<stg><name>aes_encrypt</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %input_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_15_read)

]]></Node>
<StgValue><ssdm name="input_15_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %input_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_14_read)

]]></Node>
<StgValue><ssdm name="input_14_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %input_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_13_read)

]]></Node>
<StgValue><ssdm name="input_13_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %input_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_12_read)

]]></Node>
<StgValue><ssdm name="input_12_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %input_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_11_read)

]]></Node>
<StgValue><ssdm name="input_11_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %input_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_10_read)

]]></Node>
<StgValue><ssdm name="input_10_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %input_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_9_read)

]]></Node>
<StgValue><ssdm name="input_9_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %input_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_8_read)

]]></Node>
<StgValue><ssdm name="input_8_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %input_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_7_read)

]]></Node>
<StgValue><ssdm name="input_7_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %input_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_6_read)

]]></Node>
<StgValue><ssdm name="input_6_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %input_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_5_read)

]]></Node>
<StgValue><ssdm name="input_5_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %input_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_4_read)

]]></Node>
<StgValue><ssdm name="input_4_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %input_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_3_read)

]]></Node>
<StgValue><ssdm name="input_3_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %input_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_2_read)

]]></Node>
<StgValue><ssdm name="input_2_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %input_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_1_read)

]]></Node>
<StgValue><ssdm name="input_1_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %input_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_0_read)

]]></Node>
<StgValue><ssdm name="input_0_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
:16  %block = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="block"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
:17  %expandedKey = alloca [176 x i8], align 16

]]></Node>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.loopexit17

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit17:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit17.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="3">
<![CDATA[
.loopexit17:1  %zext_ln47 = zext i3 %i_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit17:2  %icmp_ln47 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit17:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit17:4  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit17:5  br i1 %icmp_ln47, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %trunc_ln52 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1.preheader:1  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:0  call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="3">
<![CDATA[
.preheader1:1  %zext_ln50 = zext i3 %j_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %icmp_ln50 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln50, label %.loopexit17.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln52 = add i4 %zext_ln50, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
:1  %tmp = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %input_0_read_1, i8 %input_1_read_1, i8 %input_2_read_1, i8 %input_3_read_1, i8 %input_4_read_1, i8 %input_5_read_1, i8 %input_6_read_1, i8 %input_7_read_1, i8 %input_8_read_1, i8 %input_9_read_1, i8 %input_10_read_1, i8 %input_11_read_1, i8 %input_12_read_1, i8 %input_13_read_1, i8 %input_14_read_1, i8 %input_15_read_1, i4 %add_ln52)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="3">
<![CDATA[
:2  %trunc_ln52_1 = trunc i3 %j_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  %shl_ln52_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln52_1 = add i4 %zext_ln47, %shl_ln52_1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln52 = zext i4 %add_ln52_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="block_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:7  store i8 %tmp, i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.loopexit17.loopexit:0  br label %.loopexit17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:0  call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_1 = phi i3 [ 0, %2 ], [ %i_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="3">
<![CDATA[
.loopexit:1  %zext_ln63 = zext i3 %i_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %icmp_ln63 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %i_2 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln63, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %trunc_ln68 = trunc i3 %i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i3 [ %j_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="3">
<![CDATA[
.preheader:1  %zext_ln66 = zext i3 %j_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln66 = icmp eq i3 %j_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %j_2 = add i3 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln66, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln68_1 = trunc i3 %j_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %shl_ln68_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln68 = add i4 %shl_ln68_1, %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln68 = zext i4 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="block_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
:5  %block_load = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln68_1 = add i4 %zext_ln66, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
:5  %block_load = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln68_1 = zext i4 %add_ln68_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:9  store i8 %block_load, i8* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="input_0_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_0_read"/></StgValue>
</port>
<port id="103" name="input_1_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_1_read"/></StgValue>
</port>
<port id="104" name="input_2_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_2_read"/></StgValue>
</port>
<port id="105" name="input_3_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_3_read"/></StgValue>
</port>
<port id="106" name="input_4_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_4_read"/></StgValue>
</port>
<port id="107" name="input_5_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_5_read"/></StgValue>
</port>
<port id="108" name="input_6_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_6_read"/></StgValue>
</port>
<port id="109" name="input_7_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_7_read"/></StgValue>
</port>
<port id="110" name="input_8_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_8_read"/></StgValue>
</port>
<port id="111" name="input_9_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_9_read"/></StgValue>
</port>
<port id="112" name="input_10_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_10_read"/></StgValue>
</port>
<port id="113" name="input_11_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_11_read"/></StgValue>
</port>
<port id="114" name="input_12_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_12_read"/></StgValue>
</port>
<port id="115" name="input_13_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_13_read"/></StgValue>
</port>
<port id="116" name="input_14_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_14_read"/></StgValue>
</port>
<port id="117" name="input_15_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_15_read"/></StgValue>
</port>
<port id="118" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="key" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="Rcon" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i8" to="input_15_read_1" fromId="122" toId="10">
</dataflow>
<dataflow id="124" from="input_15_read" to="input_15_read_1" fromId="117" toId="10">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i8" to="input_14_read_1" fromId="122" toId="11">
</dataflow>
<dataflow id="126" from="input_14_read" to="input_14_read_1" fromId="116" toId="11">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i8" to="input_13_read_1" fromId="122" toId="12">
</dataflow>
<dataflow id="128" from="input_13_read" to="input_13_read_1" fromId="115" toId="12">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i8" to="input_12_read_1" fromId="122" toId="13">
</dataflow>
<dataflow id="130" from="input_12_read" to="input_12_read_1" fromId="114" toId="13">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.i8" to="input_11_read_1" fromId="122" toId="14">
</dataflow>
<dataflow id="132" from="input_11_read" to="input_11_read_1" fromId="113" toId="14">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i8" to="input_10_read_1" fromId="122" toId="15">
</dataflow>
<dataflow id="134" from="input_10_read" to="input_10_read_1" fromId="112" toId="15">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i8" to="input_9_read_1" fromId="122" toId="16">
</dataflow>
<dataflow id="136" from="input_9_read" to="input_9_read_1" fromId="111" toId="16">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i8" to="input_8_read_1" fromId="122" toId="17">
</dataflow>
<dataflow id="138" from="input_8_read" to="input_8_read_1" fromId="110" toId="17">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i8" to="input_7_read_1" fromId="122" toId="18">
</dataflow>
<dataflow id="140" from="input_7_read" to="input_7_read_1" fromId="109" toId="18">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i8" to="input_6_read_1" fromId="122" toId="19">
</dataflow>
<dataflow id="142" from="input_6_read" to="input_6_read_1" fromId="108" toId="19">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i8" to="input_5_read_1" fromId="122" toId="20">
</dataflow>
<dataflow id="144" from="input_5_read" to="input_5_read_1" fromId="107" toId="20">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_auto.i8" to="input_4_read_1" fromId="122" toId="21">
</dataflow>
<dataflow id="146" from="input_4_read" to="input_4_read_1" fromId="106" toId="21">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i8" to="input_3_read_1" fromId="122" toId="22">
</dataflow>
<dataflow id="148" from="input_3_read" to="input_3_read_1" fromId="105" toId="22">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i8" to="input_2_read_1" fromId="122" toId="23">
</dataflow>
<dataflow id="150" from="input_2_read" to="input_2_read_1" fromId="104" toId="23">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.i8" to="input_1_read_1" fromId="122" toId="24">
</dataflow>
<dataflow id="152" from="input_1_read" to="input_1_read_1" fromId="103" toId="24">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.i8" to="input_0_read_1" fromId="122" toId="25">
</dataflow>
<dataflow id="154" from="input_0_read" to="input_0_read_1" fromId="102" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_155" to="block" fromId="155" toId="26">
</dataflow>
<dataflow id="157" from="StgValue_155" to="expandedKey" fromId="155" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_158" to="i_0" fromId="158" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln47" to="i_0" fromId="28" toId="29">
</dataflow>
<dataflow id="161" from="i" to="i_0" fromId="33" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln0" to="i_0" fromId="54" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="163" from="i_0" to="zext_ln47" fromId="29" toId="30">
</dataflow>
<dataflow id="164" from="i_0" to="icmp_ln47" fromId="29" toId="31">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln47" fromId="165" toId="31">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="167" toId="32">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty" fromId="169" toId="32">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty" fromId="169" toId="32">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty" fromId="169" toId="32">
</dataflow>
<dataflow id="173" from="i_0" to="i" fromId="29" toId="33">
</dataflow>
<dataflow id="175" from="StgValue_174" to="i" fromId="174" toId="33">
</dataflow>
<dataflow id="176" from="icmp_ln47" to="br_ln47" fromId="31" toId="34">
</dataflow>
<dataflow id="177" from="i_0" to="trunc_ln52" fromId="29" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="178" toId="36">
</dataflow>
<dataflow id="180" from="trunc_ln52" to="shl_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_181" to="shl_ln" fromId="181" toId="36">
</dataflow>
<dataflow id="184" from="expandKey" to="call_ln57" fromId="183" toId="38">
</dataflow>
<dataflow id="185" from="expandedKey" to="call_ln57" fromId="27" toId="38">
</dataflow>
<dataflow id="186" from="key" to="call_ln57" fromId="119" toId="38">
</dataflow>
<dataflow id="187" from="sbox" to="call_ln57" fromId="120" toId="38">
</dataflow>
<dataflow id="188" from="Rcon" to="call_ln57" fromId="121" toId="38">
</dataflow>
<dataflow id="189" from="j" to="j_0" fromId="43" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln50" to="j_0" fromId="53" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="191" from="StgValue_158" to="j_0" fromId="158" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln50" to="j_0" fromId="37" toId="39">
</dataflow>
<dataflow id="193" from="j_0" to="zext_ln50" fromId="39" toId="40">
</dataflow>
<dataflow id="194" from="j_0" to="icmp_ln50" fromId="39" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_165" to="icmp_ln50" fromId="165" toId="41">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="167" toId="42">
</dataflow>
<dataflow id="197" from="StgValue_169" to="empty_6" fromId="169" toId="42">
</dataflow>
<dataflow id="198" from="StgValue_169" to="empty_6" fromId="169" toId="42">
</dataflow>
<dataflow id="199" from="StgValue_169" to="empty_6" fromId="169" toId="42">
</dataflow>
<dataflow id="200" from="j_0" to="j" fromId="39" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_174" to="j" fromId="174" toId="43">
</dataflow>
<dataflow id="202" from="icmp_ln50" to="br_ln50" fromId="41" toId="44">
</dataflow>
<dataflow id="203" from="zext_ln50" to="add_ln52" fromId="40" toId="45">
</dataflow>
<dataflow id="204" from="shl_ln" to="add_ln52" fromId="36" toId="45">
</dataflow>
<dataflow id="206" from="_ssdm_op_Mux.ap_auto.16i8.i4" to="tmp" fromId="205" toId="46">
</dataflow>
<dataflow id="207" from="input_0_read_1" to="tmp" fromId="25" toId="46">
</dataflow>
<dataflow id="208" from="input_1_read_1" to="tmp" fromId="24" toId="46">
</dataflow>
<dataflow id="209" from="input_2_read_1" to="tmp" fromId="23" toId="46">
</dataflow>
<dataflow id="210" from="input_3_read_1" to="tmp" fromId="22" toId="46">
</dataflow>
<dataflow id="211" from="input_4_read_1" to="tmp" fromId="21" toId="46">
</dataflow>
<dataflow id="212" from="input_5_read_1" to="tmp" fromId="20" toId="46">
</dataflow>
<dataflow id="213" from="input_6_read_1" to="tmp" fromId="19" toId="46">
</dataflow>
<dataflow id="214" from="input_7_read_1" to="tmp" fromId="18" toId="46">
</dataflow>
<dataflow id="215" from="input_8_read_1" to="tmp" fromId="17" toId="46">
</dataflow>
<dataflow id="216" from="input_9_read_1" to="tmp" fromId="16" toId="46">
</dataflow>
<dataflow id="217" from="input_10_read_1" to="tmp" fromId="15" toId="46">
</dataflow>
<dataflow id="218" from="input_11_read_1" to="tmp" fromId="14" toId="46">
</dataflow>
<dataflow id="219" from="input_12_read_1" to="tmp" fromId="13" toId="46">
</dataflow>
<dataflow id="220" from="input_13_read_1" to="tmp" fromId="12" toId="46">
</dataflow>
<dataflow id="221" from="input_14_read_1" to="tmp" fromId="11" toId="46">
</dataflow>
<dataflow id="222" from="input_15_read_1" to="tmp" fromId="10" toId="46">
</dataflow>
<dataflow id="223" from="add_ln52" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="224" from="j_0" to="trunc_ln52_1" fromId="39" toId="47">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln52_1" fromId="178" toId="48">
</dataflow>
<dataflow id="226" from="trunc_ln52_1" to="shl_ln52_1" fromId="47" toId="48">
</dataflow>
<dataflow id="227" from="StgValue_181" to="shl_ln52_1" fromId="181" toId="48">
</dataflow>
<dataflow id="228" from="zext_ln47" to="add_ln52_1" fromId="30" toId="49">
</dataflow>
<dataflow id="229" from="shl_ln52_1" to="add_ln52_1" fromId="48" toId="49">
</dataflow>
<dataflow id="230" from="add_ln52_1" to="zext_ln52" fromId="49" toId="50">
</dataflow>
<dataflow id="231" from="block" to="block_addr" fromId="26" toId="51">
</dataflow>
<dataflow id="233" from="StgValue_232" to="block_addr" fromId="232" toId="51">
</dataflow>
<dataflow id="234" from="zext_ln52" to="block_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="235" from="tmp" to="store_ln52" fromId="46" toId="52">
</dataflow>
<dataflow id="236" from="block_addr" to="store_ln52" fromId="51" toId="52">
</dataflow>
<dataflow id="237" from="expandKey" to="call_ln57" fromId="183" toId="55">
</dataflow>
<dataflow id="238" from="expandedKey" to="call_ln57" fromId="27" toId="55">
</dataflow>
<dataflow id="239" from="key" to="call_ln57" fromId="119" toId="55">
</dataflow>
<dataflow id="240" from="sbox" to="call_ln57" fromId="120" toId="55">
</dataflow>
<dataflow id="241" from="Rcon" to="call_ln57" fromId="121" toId="55">
</dataflow>
<dataflow id="243" from="aes_main" to="call_ln60" fromId="242" toId="56">
</dataflow>
<dataflow id="244" from="block" to="call_ln60" fromId="26" toId="56">
</dataflow>
<dataflow id="245" from="expandedKey" to="call_ln60" fromId="27" toId="56">
</dataflow>
<dataflow id="246" from="sbox" to="call_ln60" fromId="120" toId="56">
</dataflow>
<dataflow id="247" from="aes_main" to="call_ln60" fromId="242" toId="57">
</dataflow>
<dataflow id="248" from="block" to="call_ln60" fromId="26" toId="57">
</dataflow>
<dataflow id="249" from="expandedKey" to="call_ln60" fromId="27" toId="57">
</dataflow>
<dataflow id="250" from="sbox" to="call_ln60" fromId="120" toId="57">
</dataflow>
<dataflow id="251" from="StgValue_158" to="i_1" fromId="158" toId="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln63" to="i_1" fromId="58" toId="59">
</dataflow>
<dataflow id="253" from="i_2" to="i_1" fromId="63" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="br_ln0" to="i_1" fromId="82" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="255" from="i_1" to="zext_ln63" fromId="59" toId="60">
</dataflow>
<dataflow id="256" from="i_1" to="icmp_ln63" fromId="59" toId="61">
</dataflow>
<dataflow id="257" from="StgValue_165" to="icmp_ln63" fromId="165" toId="61">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="167" toId="62">
</dataflow>
<dataflow id="259" from="StgValue_169" to="empty_7" fromId="169" toId="62">
</dataflow>
<dataflow id="260" from="StgValue_169" to="empty_7" fromId="169" toId="62">
</dataflow>
<dataflow id="261" from="StgValue_169" to="empty_7" fromId="169" toId="62">
</dataflow>
<dataflow id="262" from="i_1" to="i_2" fromId="59" toId="63">
</dataflow>
<dataflow id="263" from="StgValue_174" to="i_2" fromId="174" toId="63">
</dataflow>
<dataflow id="264" from="icmp_ln63" to="br_ln63" fromId="61" toId="64">
</dataflow>
<dataflow id="265" from="i_1" to="trunc_ln68" fromId="59" toId="65">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln1" fromId="178" toId="66">
</dataflow>
<dataflow id="267" from="trunc_ln68" to="shl_ln1" fromId="65" toId="66">
</dataflow>
<dataflow id="268" from="StgValue_181" to="shl_ln1" fromId="181" toId="66">
</dataflow>
<dataflow id="269" from="j_2" to="j_1" fromId="73" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="br_ln66" to="j_1" fromId="87" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="271" from="StgValue_158" to="j_1" fromId="158" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="br_ln66" to="j_1" fromId="67" toId="69">
</dataflow>
<dataflow id="273" from="j_1" to="zext_ln66" fromId="69" toId="70">
</dataflow>
<dataflow id="274" from="j_1" to="icmp_ln66" fromId="69" toId="71">
</dataflow>
<dataflow id="275" from="StgValue_165" to="icmp_ln66" fromId="165" toId="71">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="167" toId="72">
</dataflow>
<dataflow id="277" from="StgValue_169" to="empty_8" fromId="169" toId="72">
</dataflow>
<dataflow id="278" from="StgValue_169" to="empty_8" fromId="169" toId="72">
</dataflow>
<dataflow id="279" from="StgValue_169" to="empty_8" fromId="169" toId="72">
</dataflow>
<dataflow id="280" from="j_1" to="j_2" fromId="69" toId="73">
</dataflow>
<dataflow id="281" from="StgValue_174" to="j_2" fromId="174" toId="73">
</dataflow>
<dataflow id="282" from="icmp_ln66" to="br_ln66" fromId="71" toId="74">
</dataflow>
<dataflow id="283" from="j_1" to="trunc_ln68_1" fromId="69" toId="75">
</dataflow>
<dataflow id="284" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln68_1" fromId="178" toId="76">
</dataflow>
<dataflow id="285" from="trunc_ln68_1" to="shl_ln68_1" fromId="75" toId="76">
</dataflow>
<dataflow id="286" from="StgValue_181" to="shl_ln68_1" fromId="181" toId="76">
</dataflow>
<dataflow id="287" from="shl_ln68_1" to="add_ln68" fromId="76" toId="77">
</dataflow>
<dataflow id="288" from="zext_ln63" to="add_ln68" fromId="60" toId="77">
</dataflow>
<dataflow id="289" from="add_ln68" to="zext_ln68" fromId="77" toId="78">
</dataflow>
<dataflow id="290" from="block" to="block_addr_1" fromId="26" toId="79">
</dataflow>
<dataflow id="291" from="StgValue_232" to="block_addr_1" fromId="232" toId="79">
</dataflow>
<dataflow id="292" from="zext_ln68" to="block_addr_1" fromId="78" toId="79">
</dataflow>
<dataflow id="293" from="block_addr_1" to="block_load" fromId="79" toId="80">
</dataflow>
<dataflow id="294" from="zext_ln66" to="add_ln68_1" fromId="70" toId="81">
</dataflow>
<dataflow id="295" from="shl_ln1" to="add_ln68_1" fromId="66" toId="81">
</dataflow>
<dataflow id="296" from="block_addr_1" to="block_load" fromId="79" toId="83">
</dataflow>
<dataflow id="297" from="add_ln68_1" to="zext_ln68_1" fromId="81" toId="84">
</dataflow>
<dataflow id="298" from="output_r" to="output_addr" fromId="118" toId="85">
</dataflow>
<dataflow id="299" from="StgValue_232" to="output_addr" fromId="232" toId="85">
</dataflow>
<dataflow id="300" from="zext_ln68_1" to="output_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="301" from="block_load" to="store_ln68" fromId="83" toId="86">
</dataflow>
<dataflow id="302" from="output_addr" to="store_ln68" fromId="85" toId="86">
</dataflow>
<dataflow id="303" from="icmp_ln47" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="304" from="icmp_ln50" to="StgValue_3" fromId="41" toId="3">
</dataflow>
<dataflow id="305" from="icmp_ln63" to="StgValue_7" fromId="61" toId="7">
</dataflow>
<dataflow id="306" from="icmp_ln66" to="StgValue_8" fromId="71" toId="8">
</dataflow>
</dataflows>


</stg>
