// Seed: 61977619
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri  id_4 = 1'b0 && id_2;
  wire id_5;
  wire id_6;
  wire id_7;
  always @(-1'h0 or posedge 1 or posedge "");
endmodule
module module_1 #(
    parameter id_10 = 32'd39
) (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wor _id_10,
    output tri id_11,
    output supply1 id_12,
    input tri0 id_13,
    input supply0 id_14
);
  logic [7:0] id_16;
  assign id_11 = -1;
  wire id_17;
  ;
  logic [1 : id_10] id_18, id_19;
  wire id_20;
  ;
  assign id_17 = (id_13);
  assign id_16[-1+(1)] = (1'd0);
  assign id_19 = -1 - id_8;
  assign id_19 = -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_18
  );
  assign id_19 = 1;
endmodule
