#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 30 16:25:00 2024
# Process ID: 14632
# Current directory: C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9536 C:\Users\johnn\Desktop\HDL\Hardware-Design\final\Final Project\projectRG\projectRG.xpr
# Log file: C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/vivado.log
# Journal file: C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG\vivado.jou
# Running On: coolpeko, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 8, Host memory: 34110 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/Images/Army/Bomb_Cat_20x10.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Write_Depth_A {800} \
  CONFIG.Write_Width_A {2} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_Army_Bomb_Cat
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/Images/Army/Bomb_Cat_20x10.coe} \
  CONFIG.Component_Name {mem_Army_Bomb_Cat} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Write_Depth_A {800} \
  CONFIG.Write_Width_A {2} \
] [get_ips mem_Army_Bomb_Cat]
generate_target {instantiation_template} [get_files {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/mem_Army_Bomb_Cat/mem_Army_Bomb_Cat.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/mem_Army_Bomb_Cat/mem_Army_Bomb_Cat.xci}}]
generate_target all [get_files  {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/mem_Army_Bomb_Cat/mem_Army_Bomb_Cat.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/mem_Army_Bomb_Cat/mem_Army_Bomb_Cat.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/mem_Army_Bomb_Cat/mem_Army_Bomb_Cat.xci}}] -directory {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.ip_user_files} -ipstatic_source_dir {C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.cache/compile_simlib/modelsim} {questa=C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.cache/compile_simlib/questa} {riviera=C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.cache/compile_simlib/riviera} {activehdl=C:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/johnn/Desktop/HDL/Hardware-Design/final/Final Project/projectRG/projectRG.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
