Search.setIndex({docnames:["Altera","DT5495","FIFO","FSM","ISE","Install","LUPO","MZTIO","README","VHDL","Vivado","counter","exp","index","temp","verilog"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.todo":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["Altera.rst","DT5495.rst","FIFO.rst","FSM.rst","ISE.rst","Install.rst","LUPO.rst","MZTIO.rst","README.rst","VHDL.rst","Vivado.rst","counter.rst","exp.rst","index.rst","temp.rst","verilog.rst"],objects:{},objnames:{},objtypes:{},terms:{"00":9,"0002":5,"0003":5,"001":5,"002":5,"003":5,"004":5,"01":9,"013":5,"0184":5,"046d":5,"09fb":5,"0bda":5,"0e38":9,"100":14,"1001":9,"11":9,"12":5,"14":5,"16":14,"19":5,"1d6b":5,"20":9,"2001":14,"209053":5,"2107":5,"23":14,"254":14,"255":14,"256":14,"30":9,"31":9,"32":[9,14],"3_1207_2324":5,"413c":5,"57":5,"59":14,"60":14,"6001":5,"64":9,"666":5,"7_1015_1":5,"8000":5,"8008":5,"8087":5,"89":5,"90401400":14,"98":14,"99":14,"boolean":[9,11],"byte":9,"case":[3,9,14],"default":3,"for":[9,11,13],"function":[9,14],"if":[3,9,11,14],"in":[5,9,14],"int":14,"null":9,"return":14,"true":9,"with":9,_module_nam:5,abs:9,add:11,add_:11,add_cnt:11,address:14,all:9,altera:8,altrea:8,alwai:[3,11,14],and:11,architectur:9,arrai:9,array_nam:14,arrays:14,arria10:5,articl:14,assign:14,b0:3,b1:3,be:14,becaus:14,begin:[3,9,11,14],bin:5,bit:[9,14],bit_vector:9,block:[9,14],blog:14,bus:5,c077:5,caen:8,card:5,cd:5,cento:5,chmod:5,cin:14,clk:[3,11],clock:9,code:[3,5],combin:14,comput:5,concurr:9,condit:11,configur:9,conflict:5,constant:9,content:13,contin:14,continu:5,corp:5,cout:14,csdn:14,cyclone10gx:5,data:9,data_in:14,data_out:14,data_out_it_0:14,dell:5,design:5,detail:14,dev:5,devdata:5,devic:5,din:9,don:14,dout0:11,dout1:11,dout:[9,11],dout_tmp:11,downto:9,dt5495:[8,13],edit:5,els:[3,9,11,14],elsif:[9,11],emerg:14,empti:2,end:[3,9,11,14],end_:11,end_cnt:11,endcas:3,endgener:14,endmodul:14,entiti:9,enumer:9,error:[5,14],event:[9,11],fadd:14,falling_edg:9,fals:9,fifo:8,file:5,file_nam:14,flag_add:12,flag_sel:12,for_loop:9,foundat:5,fpga:8,freetyp:5,freetype_curpath:5,freetype_level:5,freetype_majlevel:5,gcc:5,gener:[9,13],genreat:14,genvar:14,gfor:14,gz:5,here:3,hl:5,home:5,http:14,hub:5,id:5,idl:3,idle2read_start:3,idle2s1_start:3,idle2write_start:3,if_elsif_end:9,if_then_els:9,ii:5,iic:8,inc:5,info:5,initi:14,input:14,integ:[9,11],intel:[5,8],ip:[2,5,8],is:[9,14],is_module_rm:5,ise:8,jtag:5,last:11,ld_library_path:5,led:8,lib:5,librari:9,library_path:5,lic:5,licens:5,list:14,load:5,localhost:5,log:5,logitech:5,loop:9,loop_exit:9,lsusb:5,lupo:[8,13],m105:5,max:[11,14],mem_arrai:14,memori:14,min:14,mod:9,mode:5,modelsim:[5,13],modelsim_as:5,modelsimprosetup:5,modul:[5,14,15],modulefil:5,mous:5,ms:9,my_memori:14,mztio:[8,13],name:5,nand:9,natur:9,negedg:[3,11],net:14,next:5,nios2:5,node:9,nor:9,normal:2,nornal:2,not:9,number:11,object:9,of:[9,14],opt:5,optic:5,or:[3,9,11],os:5,other:9,out1:3,out:14,output:14,packag:9,part2:5,path:5,pcie:8,port:9,posedg:[3,11],prepend:5,primit:14,procedur:9,process:[9,11],qdz:5,qsy:5,quartu:[5,8,13],quartusprosetup:5,r_shift1:9,r_signed_l:9,r_signed_r:9,r_unsigned_l:9,r_unsigned_r:9,ram:9,rand:14,random:13,rang:[9,11],rdreq:2,read:3,reader:5,readm:13,readmemb:14,readmemh:14,real:9,realtek:5,reg:[11,14],releas:5,rem:9,remov:5,replac:14,rising_edg:9,rom:9,root:5,rst_n:[3,11],rts5182:5,run:5,s12s2_start:3,s1:3,s22idl:3,s22idl_start:3,s2:3,scaler:8,select:9,semiconductor:5,server:5,set:5,signal:[9,11,14],simul:14,spi:8,start:9,start_addr:14,state:9,state_typ:9,statement:9,statu:5,std_logic:9,std_logic_1164:9,std_logic_arith:9,std_logic_sign:9,std_logic_unsign:9,step1:9,step2:9,stop:9,stop_addr:14,stratix10:5,sum:14,synopsi:9,sys:5,syscon:5,sysnam:5,system:14,tar:5,task:14,that:14,the:14,then:[9,11],thi:14,time:9,to:[9,11],to_integ:9,to_unsign:9,top_modul:14,type:9,u0:14,uart:8,ui:14,unam:5,unexpect:5,uninstal:5,until:9,us:9,use:9,valu:[11,14],variabl:[9,14],verilog:[3,8,11,13],vhdl:[3,8,11,13],view:5,vinado:5,vivado:8,vivadolic:5,vsim:5,wait:9,weixin_38197667:14,when:9,when_cas:9,when_els:9,while_loop:9,wide:14,width:14,will:14,wire:11,with_select:9,won:14,word:9,wordsiz:14,write:3,wuhongyi:5,xilinx:[5,8],xilinx_ise_ds_lin_14:5,xilinx_vivado_sdk_2018:5,xnor:9,xor:9,xsetup:5,xvf:5,xx:3,xxxxx:3,zero:14,zheli:[0,10],zxvf:5},titles:["Altera \u8f6f\u4ef6","DT5495","FIFO","\u72b6\u6001\u673a","ISE \u8f6f\u4ef6","\u8f6f\u4ef6\u5b89\u88c5","LUPO","MZTIO","README","VHDL","Vivado \u8f6f\u4ef6","\u8ba1\u6570\u5668","\u7ecf\u9a8c\u603b\u7ed3","Application of FPGA in medium and low energy experimental nuclear physics","\u4e34\u65f6\u5b58\u653e","verilog"],titleterms:{"10":11,"for":14,"in":13,ahead:2,altera:[0,5,13],and:[9,13],applic:13,assign:[3,11],blaster:5,cnt:11,dt5495:1,energi:13,experiment:13,fifo:[2,12,13],fpga:13,gener:14,ieee:9,ise:[4,5,13],linux:5,low:13,lupo:6,medium:13,modelsim:0,mztio:7,nuclear:13,numeric_std:9,of:13,physic:13,quartu:0,random:14,readm:8,shift_left:9,shift_right:9,show:2,sign:9,state_c:3,state_n:3,std_logic_vector:9,unsign:9,usb:5,verilog:[14,15],vhdl:9,vivado:[5,10,13],xx2xx_start:3}})