// Seed: 3551349669
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6
    , id_10,
    input wand id_7,
    output tri0 id_8
);
  wire id_11;
  assign module_1.id_3 = 0;
  wor  id_12;
  wire id_13;
  wire id_14 = id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output logic id_4,
    input supply1 id_5
);
  initial if (id_2) id_4 <= 1'b0;
  id_7(
      1 < 1, 1
  );
  supply0 id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_5,
      id_3
  );
endmodule
