# FIFO_Project
Implementation of classic RTL module with the addition of SystemVerilog Assertions (SVA). 
