<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="sld_instance_index" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="sld_sim_total_length" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="sld_sim_n_scan" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="sld_ir_width" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="sld_auto_instance_index" TYPE="STRING" VALUE="NO" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="sld_sim_action" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="lpm_hint" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="sld_virtual_jtag" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="ir_out" TYPE="INPUT" WIDTH="sld_ir_width" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="tdo" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="jtag_state_sdr" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_sirs" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_sir" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_cdr" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_e2dr" TYPE="OUTPUT" />
		<PORT NAME="tms" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_sdrs" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_tlr" TYPE="OUTPUT" />
		<PORT NAME="ir_in" TYPE="OUTPUT" WIDTH="sld_ir_width" />
		<PORT NAME="virtual_state_sdr" TYPE="OUTPUT" />
		<PORT NAME="tdi" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_uir" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_cir" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_cdr" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_uir" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_e2dr" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_e2ir" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_cir" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_pir" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_udr" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_udr" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_e1dr" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_e1dr" TYPE="OUTPUT" />
		<PORT NAME="virtual_state_pdr" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_rti" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_e1ir" TYPE="OUTPUT" />
		<PORT NAME="jtag_state_pdr" TYPE="OUTPUT" />
		<PORT NAME="tck" TYPE="OUTPUT" />
	</PORTS>
</ROOT>
