Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	test_pe/U36/A1 test_pe/U36/ZN test_pe/U5/A1 test_pe/U5/ZN sb_wide/sbmux_pre_2_0_11/I2 sb_wide/sbmux_pre_2_0_11/Z sb_wide/sbmux_pipe_2_0_11/I0 sb_wide/sbmux_pipe_2_0_11/Z sb_wide/U363/I sb_wide/U363/Z cb_data0/cbmux11_2/I1 cb_data0/cbmux11_2/Z cb_data0/U7/A1 cb_data0/U7/ZN cb_data0/U11/A1 cb_data0/U11/ZN cb_data0/cbmux6_5/I1 cb_data0/cbmux6_5/Z test_pe/test_opt_reg_a/U90/I test_pe/test_opt_reg_a/U90/ZN test_pe/test_opt_reg_a/U89/A2 test_pe/test_opt_reg_a/U89/ZN test_pe/test_pe_comp/test_mult_add/U1067/A1 test_pe/test_pe_comp/test_mult_add/U1067/ZN test_pe/test_pe_comp/test_mult_add/U49/A1 test_pe/test_pe_comp/test_mult_add/U49/ZN test_pe/test_pe_comp/test_mult_add/U392/A1 test_pe/test_pe_comp/test_mult_add/U392/ZN test_pe/test_pe_comp/test_mult_add/U983/A1 test_pe/test_pe_comp/test_mult_add/U983/ZN test_pe/test_pe_comp/test_mult_add/U310/A1 test_pe/test_pe_comp/test_mult_add/U310/ZN test_pe/test_pe_comp/test_mult_add/U816/A1 test_pe/test_pe_comp/test_mult_add/U816/ZN test_pe/test_pe_comp/test_mult_add/U782/A1 test_pe/test_pe_comp/test_mult_add/U782/Z test_pe/test_pe_comp/test_mult_add/U829/A1 test_pe/test_pe_comp/test_mult_add/U829/Z test_pe/test_pe_comp/test_mult_add/U481/A1 test_pe/test_pe_comp/test_mult_add/U481/ZN test_pe/test_pe_comp/test_mult_add/U736/A1 test_pe/test_pe_comp/test_mult_add/U736/ZN test_pe/test_pe_comp/test_mult_add/U137/A1 test_pe/test_pe_comp/test_mult_add/U137/ZN test_pe/test_pe_comp/test_mult_add/U765/I test_pe/test_pe_comp/test_mult_add/U765/ZN test_pe/test_pe_comp/test_mult_add/U853/A1 test_pe/test_pe_comp/test_mult_add/U853/ZN test_pe/test_pe_comp/test_mult_add/U478/A1 test_pe/test_pe_comp/test_mult_add/U478/ZN test_pe/test_pe_comp/test_mult_add/U449/A1 test_pe/test_pe_comp/test_mult_add/U449/ZN test_pe/test_pe_comp/test_mult_add/U447/A1 test_pe/test_pe_comp/test_mult_add/U447/Z test_pe/test_pe_comp/test_mult_add/U702/I test_pe/test_pe_comp/test_mult_add/U702/ZN test_pe/test_pe_comp/U137/A1 test_pe/test_pe_comp/U137/ZN test_pe/test_pe_comp/U288/A1 test_pe/test_pe_comp/U288/ZN 
Information: Timing loop detected. (OPT-150)
	sb_wide/sbmux_pre_1_0_11/I1 sb_wide/sbmux_pre_1_0_11/Z sb_wide/sbmux_pipe_1_0_11/I0 sb_wide/sbmux_pipe_1_0_11/Z sb_wide/U369/I sb_wide/U369/Z cb_data1/cbmux11_2/I1 cb_data1/cbmux11_2/Z cb_data1/U7/A1 cb_data1/U7/ZN cb_data1/U11/A1 cb_data1/U11/ZN cb_data1/cbmux11_5/I1 cb_data1/cbmux11_5/Z test_pe/test_opt_reg_file/U16/I0 test_pe/test_opt_reg_file/U16/Z test_pe/U4/A1 test_pe/U4/ZN test_pe/U5/A2 test_pe/U5/ZN 
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data0/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux11_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux10_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux9_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_2_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit0/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit0/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_4_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_bit1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_1b/sbmux_pipe_1_4_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_bit1/cbmux0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_bit1/cbmux0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_11'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux11_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux15_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux11_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux14_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux13_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'cb_data1/cbmux12_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_10'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux10_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux15_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux14_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux13_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux12_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_9'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux9_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_15'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_14'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_13'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_4_12'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_6'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux6_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_5'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux5_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_4'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux4_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_8'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux8_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_3'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux3_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_1_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data1/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux2_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_7'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux7_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux1_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_0_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I0' and 'Z' on cell 'sb_wide/sbmux_pipe_2_2_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I3' and 'Z' on cell 'cb_data0/cbmux0_2'
         to break a timing loop (originally by case_analysis). (OPT-314)
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
        -capacitance
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:24:20 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: Inactive.

  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS1_S1_T3[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U98/B1 (IND2D4BWP)                       0.0526    0.0002 *   0.1344 r
  test_pe/test_opt_reg_a/U98/ZN (IND2D4BWP)                       0.0332    0.0355     0.1699 f
  test_pe/test_opt_reg_a/n70 (net)              3       0.0050              0.0000     0.1699 f
  test_pe/test_opt_reg_a/U60/I (CKND3BWP)                         0.0332    0.0001 *   0.1700 f
  test_pe/test_opt_reg_a/U60/ZN (CKND3BWP)                        0.0197    0.0219     0.1918 r
  test_pe/test_opt_reg_a/n24 (net)              1       0.0023              0.0000     0.1918 r
  test_pe/test_opt_reg_a/U61/I (INVD4BWP)                         0.0197    0.0000 *   0.1919 r
  test_pe/test_opt_reg_a/U61/ZN (INVD4BWP)                        0.0192    0.0196     0.2114 f
  test_pe/test_opt_reg_a/n73 (net)              5       0.0076              0.0000     0.2114 f
  test_pe/test_opt_reg_a/U64/A1 (ND2D3BWP)                        0.0192    0.0000 *   0.2115 f
  test_pe/test_opt_reg_a/U64/ZN (ND2D3BWP)                        0.0234    0.0190     0.2305 r
  test_pe/test_opt_reg_a/n33 (net)              1       0.0024              0.0000     0.2305 r
  test_pe/test_opt_reg_a/U75/B (OAI21D4BWP)                       0.0234    0.0000 *   0.2305 r
  test_pe/test_opt_reg_a/U75/ZN (OAI21D4BWP)                      0.0490    0.0397     0.2702 f
  test_pe/test_opt_reg_a/res[12] (net)          5       0.0068              0.0000     0.2702 f
  test_pe/test_opt_reg_a/res[12] (test_opt_reg_DataWidth16_0)               0.0000     0.2702 f
  test_pe/op_a[12] (net)                                0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (test_pe_comp_unq1_0)                       0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (net)                   0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (test_mult_add_DataWidth16_0)    0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (net)        0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/U59/A2 (XOR2D2BWP)           0.0490    0.0003 *   0.2705 f
  test_pe/test_pe_comp/test_mult_add/U59/Z (XOR2D2BWP)            0.0459    0.1048     0.3753 r
  test_pe/test_pe_comp/test_mult_add/n19 (net)     2    0.0055              0.0000     0.3753 r
  test_pe/test_pe_comp/test_mult_add/U60/A2 (CKND2D8BWP)          0.0459    0.0000 *   0.3753 r
  test_pe/test_pe_comp/test_mult_add/U60/ZN (CKND2D8BWP)          0.0308    0.0366     0.4119 f
  test_pe/test_pe_comp/test_mult_add/n701 (net)     8   0.0097              0.0000     0.4119 f
  test_pe/test_pe_comp/test_mult_add/U497/A1 (OAI22D1BWP)         0.0308    0.0002 *   0.4120 f
  test_pe/test_pe_comp/test_mult_add/U497/ZN (OAI22D1BWP)         0.0803    0.0504     0.4624 r
  test_pe/test_pe_comp/test_mult_add/n549 (net)     1   0.0015              0.0000     0.4624 r
  test_pe/test_pe_comp/test_mult_add/U606/B (FA1D2BWP)            0.0803    0.0000 *   0.4625 r
  test_pe/test_pe_comp/test_mult_add/U606/CO (FA1D2BWP)           0.0330    0.1410     0.6035 r
  test_pe/test_pe_comp/test_mult_add/n584 (net)     3   0.0030              0.0000     0.6035 r
  test_pe/test_pe_comp/test_mult_add/U936/A2 (IOA21D2BWP)         0.0330    0.0000 *   0.6035 r
  test_pe/test_pe_comp/test_mult_add/U936/ZN (IOA21D2BWP)         0.0277    0.0589     0.6624 r
  test_pe/test_pe_comp/test_mult_add/n592 (net)     1   0.0018              0.0000     0.6624 r
  test_pe/test_pe_comp/test_mult_add/U631/B (FA1D2BWP)            0.0277    0.0000 *   0.6624 r
  test_pe/test_pe_comp/test_mult_add/U631/S (FA1D2BWP)            0.0331    0.1490     0.8115 f
  test_pe/test_pe_comp/test_mult_add/n723 (net)     4   0.0032              0.0000     0.8115 f
  test_pe/test_pe_comp/test_mult_add/U757/A1 (XOR3D1BWP)          0.0331    0.0000 *   0.8115 f
  test_pe/test_pe_comp/test_mult_add/U757/Z (XOR3D1BWP)           0.0336    0.1435     0.9549 f
  test_pe/test_pe_comp/test_mult_add/n1218 (net)     1   0.0017             0.0000     0.9549 f
  test_pe/test_pe_comp/test_mult_add/U457/A1 (ND2D3BWP)           0.0336    0.0000 *   0.9549 f
  test_pe/test_pe_comp/test_mult_add/U457/ZN (ND2D3BWP)           0.0264    0.0251     0.9801 r
  test_pe/test_pe_comp/test_mult_add/n981 (net)     2   0.0030              0.0000     0.9801 r
  test_pe/test_pe_comp/test_mult_add/U452/B (OAI21D4BWP)          0.0264    0.0000 *   0.9801 r
  test_pe/test_pe_comp/test_mult_add/U452/ZN (OAI21D4BWP)         0.0350    0.0371     1.0172 f
  test_pe/test_pe_comp/test_mult_add/n757 (net)     2   0.0051              0.0000     1.0172 f
  test_pe/test_pe_comp/test_mult_add/U617/B (AOI21D4BWP)          0.0350    0.0001 *   1.0173 f
  test_pe/test_pe_comp/test_mult_add/U617/ZN (AOI21D4BWP)         0.0561    0.0570     1.0743 r
  test_pe/test_pe_comp/test_mult_add/n1085 (net)     1   0.0049             0.0000     1.0743 r
  test_pe/test_pe_comp/test_mult_add/U611/A2 (ND2D8BWP)           0.0561    0.0001 *   1.0743 r
  test_pe/test_pe_comp/test_mult_add/U611/ZN (ND2D8BWP)           0.0250    0.0368     1.1112 f
  test_pe/test_pe_comp/test_mult_add/n1118 (net)     3   0.0068             0.0000     1.1112 f
  test_pe/test_pe_comp/test_mult_add/U902/A1 (AOI21D4BWP)         0.0250    0.0000 *   1.1112 f
  test_pe/test_pe_comp/test_mult_add/U902/ZN (AOI21D4BWP)         0.0413    0.0299     1.1411 r
  test_pe/test_pe_comp/test_mult_add/n1147 (net)     1   0.0016             0.0000     1.1411 r
  test_pe/test_pe_comp/test_mult_add/U113/A1 (XNR2D2BWP)          0.0413    0.0000 *   1.1412 r
  test_pe/test_pe_comp/test_mult_add/U113/ZN (XNR2D2BWP)          0.0314    0.0777     1.2188 f
  test_pe/test_pe_comp/test_mult_add/n1094 (net)     1   0.0022             0.0000     1.2188 f
  test_pe/test_pe_comp/test_mult_add/U713/I (CKND3BWP)            0.0314    0.0000 *   1.2189 f
  test_pe/test_pe_comp/test_mult_add/U713/ZN (CKND3BWP)           0.0294    0.0283     1.2472 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0051           0.0000     1.2472 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.2472 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0051              0.0000     1.2472 r
  test_pe/test_pe_comp/U138/I (INVD2BWP)                          0.0294    0.0001 *   1.2472 r
  test_pe/test_pe_comp/U138/ZN (INVD2BWP)                         0.0127    0.0162     1.2634 f
  test_pe/test_pe_comp/n429 (net)               1       0.0013              0.0000     1.2634 f
  test_pe/test_pe_comp/U313/A2 (ND3D2BWP)                         0.0127    0.0000 *   1.2634 f
  test_pe/test_pe_comp/U313/ZN (ND3D2BWP)                         0.0289    0.0216     1.2851 r
  test_pe/test_pe_comp/n417 (net)               1       0.0018              0.0000     1.2851 r
  test_pe/test_pe_comp/U325/A1 (ND2D3BWP)                         0.0289    0.0000 *   1.2851 r
  test_pe/test_pe_comp/U325/ZN (ND2D3BWP)                         0.0266    0.0231     1.3081 f
  test_pe/test_pe_comp/n258 (net)               1       0.0021              0.0000     1.3081 f
  test_pe/test_pe_comp/U255/A1 (AOI31D4BWP)                       0.0266    0.0000 *   1.3082 f
  test_pe/test_pe_comp/U255/ZN (AOI31D4BWP)                       0.0884    0.0566     1.3647 r
  test_pe/test_pe_comp/ovfl (net)               6       0.0083              0.0000     1.3647 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.3647 r
  test_pe/V (net)                                       0.0083              0.0000     1.3647 r
  test_pe/U32/A1 (ND2D2BWP)                                       0.0884    0.0001 *   1.3648 r
  test_pe/U32/ZN (ND2D2BWP)                                       0.0341    0.0365     1.4013 f
  test_pe/n245 (net)                            1       0.0015              0.0000     1.4013 f
  test_pe/U68/A1 (ND2D3BWP)                                       0.0341    0.0000 *   1.4013 f
  test_pe/U68/ZN (ND2D3BWP)                                       0.0294    0.0270     1.4283 r
  test_pe/n269 (net)                            2       0.0036              0.0000     1.4283 r
  test_pe/U67/A1 (NR2D4BWP)                                       0.0294    0.0000 *   1.4283 r
  test_pe/U67/ZN (NR2D4BWP)                                       0.0221    0.0162     1.4444 f
  test_pe/n258 (net)                            1       0.0019              0.0000     1.4444 f
  test_pe/U188/A2 (NR2XD2BWP)                                     0.0221    0.0000 *   1.4445 f
  test_pe/U188/ZN (NR2XD2BWP)                                     0.0258    0.0287     1.4732 r
  test_pe/n254 (net)                            1       0.0018              0.0000     1.4732 r
  test_pe/U58/A2 (ND2D3BWP)                                       0.0258    0.0000 *   1.4732 r
  test_pe/U58/ZN (ND2D3BWP)                                       0.0194    0.0246     1.4978 f
  test_pe/n239 (net)                            1       0.0019              0.0000     1.4978 f
  test_pe/U57/A2 (NR2XD2BWP)                                      0.0194    0.0000 *   1.4978 f
  test_pe/U57/ZN (NR2XD2BWP)                                      0.0271    0.0295     1.5273 r
  test_pe/n274 (net)                            1       0.0023              0.0000     1.5273 r
  test_pe/U285/I (INVD4BWP)                                       0.0271    0.0000 *   1.5273 r
  test_pe/U285/ZN (INVD4BWP)                                      0.0160    0.0188     1.5461 f
  test_pe/res_p (net)                           4       0.0050              0.0000     1.5461 f
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.5461 f
  pe_out_res_p (net)                                    0.0050              0.0000     1.5461 f
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.5461 f
  sb_1b/pe_output_0[0] (net)                            0.0050              0.0000     1.5461 f
  sb_1b/sbmux_pre_1_3_0/I1 (MUX4D1BWP)                            0.0160    0.0001 *   1.5462 f    d 
  sb_1b/sbmux_pre_1_3_0/Z (MUX4D1BWP)                             0.0310    0.0950     1.6413 f    d 
  sb_1b/postmux_1_3[0] (net)                    2       0.0011              0.0000     1.6413 f
  sb_1b/sbmux_pipe_1_3_0/I0 (MUX2D1BWP)                           0.0310    0.0000 *   1.6413 f    d 
  sb_1b/sbmux_pipe_1_3_0/Z (MUX2D1BWP)                            0.0355    0.0774     1.7186 f    d 
  sb_1b/n22 (net)                               1       0.0028              0.0000     1.7186 f
  sb_1b/U3/I (CKBD16BWP)                                          0.0355    0.0000 *   1.7187 f
  sb_1b/U3/Z (CKBD16BWP)                                          0.0632    0.0791     1.7978 f
  sb_1b/out_1_3[0] (net)                        3       0.1015              0.0000     1.7978 f
  sb_1b/out_1_3[0] (sb_unq2_0)                                              0.0000     1.7978 f
  out_BUS1_S1_T3[0] (net)                               0.1015              0.0000     1.7978 f
  out_BUS1_S1_T3[0] (out)                                         0.0632    0.0020 *   1.7997 f
  data arrival time                                                                    1.7997

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7997
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0003


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS1_S1_T1[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U98/B1 (IND2D4BWP)                       0.0526    0.0002 *   0.1344 r
  test_pe/test_opt_reg_a/U98/ZN (IND2D4BWP)                       0.0332    0.0355     0.1699 f
  test_pe/test_opt_reg_a/n70 (net)              3       0.0050              0.0000     0.1699 f
  test_pe/test_opt_reg_a/U60/I (CKND3BWP)                         0.0332    0.0001 *   0.1700 f
  test_pe/test_opt_reg_a/U60/ZN (CKND3BWP)                        0.0197    0.0219     0.1918 r
  test_pe/test_opt_reg_a/n24 (net)              1       0.0023              0.0000     0.1918 r
  test_pe/test_opt_reg_a/U61/I (INVD4BWP)                         0.0197    0.0000 *   0.1919 r
  test_pe/test_opt_reg_a/U61/ZN (INVD4BWP)                        0.0192    0.0196     0.2114 f
  test_pe/test_opt_reg_a/n73 (net)              5       0.0076              0.0000     0.2114 f
  test_pe/test_opt_reg_a/U64/A1 (ND2D3BWP)                        0.0192    0.0000 *   0.2115 f
  test_pe/test_opt_reg_a/U64/ZN (ND2D3BWP)                        0.0234    0.0190     0.2305 r
  test_pe/test_opt_reg_a/n33 (net)              1       0.0024              0.0000     0.2305 r
  test_pe/test_opt_reg_a/U75/B (OAI21D4BWP)                       0.0234    0.0000 *   0.2305 r
  test_pe/test_opt_reg_a/U75/ZN (OAI21D4BWP)                      0.0490    0.0397     0.2702 f
  test_pe/test_opt_reg_a/res[12] (net)          5       0.0068              0.0000     0.2702 f
  test_pe/test_opt_reg_a/res[12] (test_opt_reg_DataWidth16_0)               0.0000     0.2702 f
  test_pe/op_a[12] (net)                                0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (test_pe_comp_unq1_0)                       0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (net)                   0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (test_mult_add_DataWidth16_0)    0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (net)        0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/U59/A2 (XOR2D2BWP)           0.0490    0.0003 *   0.2705 f
  test_pe/test_pe_comp/test_mult_add/U59/Z (XOR2D2BWP)            0.0459    0.1048     0.3753 r
  test_pe/test_pe_comp/test_mult_add/n19 (net)     2    0.0055              0.0000     0.3753 r
  test_pe/test_pe_comp/test_mult_add/U60/A2 (CKND2D8BWP)          0.0459    0.0000 *   0.3753 r
  test_pe/test_pe_comp/test_mult_add/U60/ZN (CKND2D8BWP)          0.0308    0.0366     0.4119 f
  test_pe/test_pe_comp/test_mult_add/n701 (net)     8   0.0097              0.0000     0.4119 f
  test_pe/test_pe_comp/test_mult_add/U497/A1 (OAI22D1BWP)         0.0308    0.0002 *   0.4120 f
  test_pe/test_pe_comp/test_mult_add/U497/ZN (OAI22D1BWP)         0.0803    0.0504     0.4624 r
  test_pe/test_pe_comp/test_mult_add/n549 (net)     1   0.0015              0.0000     0.4624 r
  test_pe/test_pe_comp/test_mult_add/U606/B (FA1D2BWP)            0.0803    0.0000 *   0.4625 r
  test_pe/test_pe_comp/test_mult_add/U606/CO (FA1D2BWP)           0.0330    0.1410     0.6035 r
  test_pe/test_pe_comp/test_mult_add/n584 (net)     3   0.0030              0.0000     0.6035 r
  test_pe/test_pe_comp/test_mult_add/U936/A2 (IOA21D2BWP)         0.0330    0.0000 *   0.6035 r
  test_pe/test_pe_comp/test_mult_add/U936/ZN (IOA21D2BWP)         0.0277    0.0589     0.6624 r
  test_pe/test_pe_comp/test_mult_add/n592 (net)     1   0.0018              0.0000     0.6624 r
  test_pe/test_pe_comp/test_mult_add/U631/B (FA1D2BWP)            0.0277    0.0000 *   0.6624 r
  test_pe/test_pe_comp/test_mult_add/U631/S (FA1D2BWP)            0.0331    0.1490     0.8115 f
  test_pe/test_pe_comp/test_mult_add/n723 (net)     4   0.0032              0.0000     0.8115 f
  test_pe/test_pe_comp/test_mult_add/U757/A1 (XOR3D1BWP)          0.0331    0.0000 *   0.8115 f
  test_pe/test_pe_comp/test_mult_add/U757/Z (XOR3D1BWP)           0.0336    0.1435     0.9549 f
  test_pe/test_pe_comp/test_mult_add/n1218 (net)     1   0.0017             0.0000     0.9549 f
  test_pe/test_pe_comp/test_mult_add/U457/A1 (ND2D3BWP)           0.0336    0.0000 *   0.9549 f
  test_pe/test_pe_comp/test_mult_add/U457/ZN (ND2D3BWP)           0.0264    0.0251     0.9801 r
  test_pe/test_pe_comp/test_mult_add/n981 (net)     2   0.0030              0.0000     0.9801 r
  test_pe/test_pe_comp/test_mult_add/U452/B (OAI21D4BWP)          0.0264    0.0000 *   0.9801 r
  test_pe/test_pe_comp/test_mult_add/U452/ZN (OAI21D4BWP)         0.0350    0.0371     1.0172 f
  test_pe/test_pe_comp/test_mult_add/n757 (net)     2   0.0051              0.0000     1.0172 f
  test_pe/test_pe_comp/test_mult_add/U617/B (AOI21D4BWP)          0.0350    0.0001 *   1.0173 f
  test_pe/test_pe_comp/test_mult_add/U617/ZN (AOI21D4BWP)         0.0561    0.0570     1.0743 r
  test_pe/test_pe_comp/test_mult_add/n1085 (net)     1   0.0049             0.0000     1.0743 r
  test_pe/test_pe_comp/test_mult_add/U611/A2 (ND2D8BWP)           0.0561    0.0001 *   1.0743 r
  test_pe/test_pe_comp/test_mult_add/U611/ZN (ND2D8BWP)           0.0250    0.0368     1.1112 f
  test_pe/test_pe_comp/test_mult_add/n1118 (net)     3   0.0068             0.0000     1.1112 f
  test_pe/test_pe_comp/test_mult_add/U902/A1 (AOI21D4BWP)         0.0250    0.0000 *   1.1112 f
  test_pe/test_pe_comp/test_mult_add/U902/ZN (AOI21D4BWP)         0.0413    0.0299     1.1411 r
  test_pe/test_pe_comp/test_mult_add/n1147 (net)     1   0.0016             0.0000     1.1411 r
  test_pe/test_pe_comp/test_mult_add/U113/A1 (XNR2D2BWP)          0.0413    0.0000 *   1.1412 r
  test_pe/test_pe_comp/test_mult_add/U113/ZN (XNR2D2BWP)          0.0314    0.0777     1.2188 f
  test_pe/test_pe_comp/test_mult_add/n1094 (net)     1   0.0022             0.0000     1.2188 f
  test_pe/test_pe_comp/test_mult_add/U713/I (CKND3BWP)            0.0314    0.0000 *   1.2189 f
  test_pe/test_pe_comp/test_mult_add/U713/ZN (CKND3BWP)           0.0294    0.0283     1.2472 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0051           0.0000     1.2472 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.2472 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0051              0.0000     1.2472 r
  test_pe/test_pe_comp/U138/I (INVD2BWP)                          0.0294    0.0001 *   1.2472 r
  test_pe/test_pe_comp/U138/ZN (INVD2BWP)                         0.0127    0.0162     1.2634 f
  test_pe/test_pe_comp/n429 (net)               1       0.0013              0.0000     1.2634 f
  test_pe/test_pe_comp/U313/A2 (ND3D2BWP)                         0.0127    0.0000 *   1.2634 f
  test_pe/test_pe_comp/U313/ZN (ND3D2BWP)                         0.0289    0.0216     1.2851 r
  test_pe/test_pe_comp/n417 (net)               1       0.0018              0.0000     1.2851 r
  test_pe/test_pe_comp/U325/A1 (ND2D3BWP)                         0.0289    0.0000 *   1.2851 r
  test_pe/test_pe_comp/U325/ZN (ND2D3BWP)                         0.0266    0.0231     1.3081 f
  test_pe/test_pe_comp/n258 (net)               1       0.0021              0.0000     1.3081 f
  test_pe/test_pe_comp/U255/A1 (AOI31D4BWP)                       0.0266    0.0000 *   1.3082 f
  test_pe/test_pe_comp/U255/ZN (AOI31D4BWP)                       0.0884    0.0566     1.3647 r
  test_pe/test_pe_comp/ovfl (net)               6       0.0083              0.0000     1.3647 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.3647 r
  test_pe/V (net)                                       0.0083              0.0000     1.3647 r
  test_pe/U32/A1 (ND2D2BWP)                                       0.0884    0.0001 *   1.3648 r
  test_pe/U32/ZN (ND2D2BWP)                                       0.0341    0.0365     1.4013 f
  test_pe/n245 (net)                            1       0.0015              0.0000     1.4013 f
  test_pe/U68/A1 (ND2D3BWP)                                       0.0341    0.0000 *   1.4013 f
  test_pe/U68/ZN (ND2D3BWP)                                       0.0294    0.0270     1.4283 r
  test_pe/n269 (net)                            2       0.0036              0.0000     1.4283 r
  test_pe/U67/A1 (NR2D4BWP)                                       0.0294    0.0000 *   1.4283 r
  test_pe/U67/ZN (NR2D4BWP)                                       0.0221    0.0162     1.4444 f
  test_pe/n258 (net)                            1       0.0019              0.0000     1.4444 f
  test_pe/U188/A2 (NR2XD2BWP)                                     0.0221    0.0000 *   1.4445 f
  test_pe/U188/ZN (NR2XD2BWP)                                     0.0258    0.0287     1.4732 r
  test_pe/n254 (net)                            1       0.0018              0.0000     1.4732 r
  test_pe/U58/A2 (ND2D3BWP)                                       0.0258    0.0000 *   1.4732 r
  test_pe/U58/ZN (ND2D3BWP)                                       0.0194    0.0246     1.4978 f
  test_pe/n239 (net)                            1       0.0019              0.0000     1.4978 f
  test_pe/U57/A2 (NR2XD2BWP)                                      0.0194    0.0000 *   1.4978 f
  test_pe/U57/ZN (NR2XD2BWP)                                      0.0271    0.0295     1.5273 r
  test_pe/n274 (net)                            1       0.0023              0.0000     1.5273 r
  test_pe/U285/I (INVD4BWP)                                       0.0271    0.0000 *   1.5273 r
  test_pe/U285/ZN (INVD4BWP)                                      0.0160    0.0188     1.5461 f
  test_pe/res_p (net)                           4       0.0050              0.0000     1.5461 f
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.5461 f
  pe_out_res_p (net)                                    0.0050              0.0000     1.5461 f
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.5461 f
  sb_1b/pe_output_0[0] (net)                            0.0050              0.0000     1.5461 f
  sb_1b/sbmux_pre_1_1_0/I1 (MUX4D1BWP)                            0.0160    0.0001 *   1.5462 f    d 
  sb_1b/sbmux_pre_1_1_0/Z (MUX4D1BWP)                             0.0304    0.0945     1.6407 f    d 
  sb_1b/postmux_1_1[0] (net)                    2       0.0010              0.0000     1.6407 f
  sb_1b/sbmux_pipe_1_1_0/I0 (MUX2D1BWP)                           0.0304    0.0000 *   1.6407 f    d 
  sb_1b/sbmux_pipe_1_1_0/Z (MUX2D1BWP)                            0.0353    0.0771     1.7178 f    d 
  sb_1b/n21 (net)                               1       0.0027              0.0000     1.7178 f
  sb_1b/U2/I (CKBD16BWP)                                          0.0353    0.0000 *   1.7178 f
  sb_1b/U2/Z (CKBD16BWP)                                          0.0633    0.0791     1.7969 f
  sb_1b/out_1_1[0] (net)                        3       0.1017              0.0000     1.7969 f
  sb_1b/out_1_1[0] (sb_unq2_0)                                              0.0000     1.7969 f
  out_BUS1_S1_T1[0] (net)                               0.1017              0.0000     1.7969 f
  out_BUS1_S1_T1[0] (out)                                         0.0633    0.0026 *   1.7995 f
  data arrival time                                                                    1.7995

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7995
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0005


  Startpoint: test_pe/op_code_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gout (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/op_code_reg[4]/CP (SDFCNQD1BWP)                         0.0000    0.0000     0.0000 r
  test_pe/op_code_reg[4]/Q (SDFCNQD1BWP)                          0.0370    0.1374     0.1374 f
  test_pe/op_code[4] (net)                      6       0.0040              0.0000     0.1374 f
  test_pe/test_pe_comp/op_code[4] (test_pe_comp_unq1_0)                     0.0000     0.1374 f
  test_pe/test_pe_comp/op_code[4] (net)                 0.0040              0.0000     0.1374 f
  test_pe/test_pe_comp/U14/I (INVD1BWP)                           0.0370    0.0000 *   0.1375 f
  test_pe/test_pe_comp/U14/ZN (INVD1BWP)                          0.0317    0.0312     0.1687 r
  test_pe/test_pe_comp/n10 (net)                2       0.0017              0.0000     0.1687 r
  test_pe/test_pe_comp/U15/A2 (ND2D2BWP)                          0.0317    0.0000 *   0.1687 r
  test_pe/test_pe_comp/U15/ZN (ND2D2BWP)                          0.0383    0.0384     0.2071 f
  test_pe/test_pe_comp/n52 (net)                5       0.0042              0.0000     0.2071 f
  test_pe/test_pe_comp/U95/I (INVD1BWP)                           0.0383    0.0000 *   0.2071 f
  test_pe/test_pe_comp/U95/ZN (INVD1BWP)                          0.0336    0.0329     0.2400 r
  test_pe/test_pe_comp/n223 (net)               2       0.0019              0.0000     0.2400 r
  test_pe/test_pe_comp/U294/A1 (ND2D1BWP)                         0.0336    0.0000 *   0.2400 r
  test_pe/test_pe_comp/U294/ZN (ND2D1BWP)                         0.0747    0.0577     0.2976 f
  test_pe/test_pe_comp/n337 (net)               4       0.0048              0.0000     0.2976 f
  test_pe/test_pe_comp/U386/A1 (AOI21D2BWP)                       0.0747    0.0001 *   0.2977 f
  test_pe/test_pe_comp/U386/ZN (AOI21D2BWP)                       0.1643    0.1202     0.4179 r
  test_pe/test_pe_comp/n356 (net)              17       0.0114              0.0000     0.4179 r
  test_pe/test_pe_comp/U413/I0 (MUX2D1BWP)                        0.1643    0.0002 *   0.4181 r
  test_pe/test_pe_comp/U413/Z (MUX2D1BWP)                         0.0311    0.1059     0.5241 r
  test_pe/test_pe_comp/add_b[0][5] (net)        2       0.0011              0.0000     0.5241 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/b[5] (test_full_add_DataWidth16_0)   0.0000   0.5241 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/b[5] (net)   0.0011              0.0000     0.5241 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U15/I (INVD0BWP)       0.0311    0.0000 *   0.5241 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U15/ZN (INVD0BWP)      0.0194    0.0219     0.5459 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n131 (net)     1   0.0007        0.0000     0.5459 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U59/A1 (INR2XD1BWP)    0.0194    0.0000 *   0.5459 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U59/ZN (INR2XD1BWP)    0.0357    0.0488     0.5947 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n56 (net)     4   0.0022         0.0000     0.5947 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U18/A1 (NR2XD0BWP)     0.0357    0.0000 *   0.5947 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U18/ZN (NR2XD0BWP)     0.0451    0.0396     0.6343 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n6 (net)     2   0.0012          0.0000     0.6343 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U19/A2 (ND2D0BWP)      0.0451    0.0000 *   0.6343 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U19/ZN (ND2D0BWP)      0.0444    0.0429     0.6772 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n8 (net)     1   0.0010          0.0000     0.6772 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U27/A2 (OAI21D2BWP)    0.0444    0.0000 *   0.6772 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U27/ZN (OAI21D2BWP)    0.0615    0.0564     0.7336 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n66 (net)     2   0.0031         0.0000     0.7336 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U54/A1 (AOI21D4BWP)    0.0615    0.0001 *   0.7337 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U54/ZN (AOI21D4BWP)    0.0313    0.0351     0.7688 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/n22 (net)     2   0.0029         0.0000     0.7688 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U64/A1 (XOR2D2BWP)     0.0313    0.0001 *   0.7689 f
  test_pe/test_pe_comp/GEN_ADD[0].full_add/U64/Z (XOR2D2BWP)      0.0487    0.0840     0.8529 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/res[15] (net)     5   0.0061     0.0000     0.8529 r
  test_pe/test_pe_comp/GEN_ADD[0].full_add/res[15] (test_full_add_DataWidth16_0)   0.0000   0.8529 r
  test_pe/test_pe_comp/add_res[0][15] (net)             0.0061              0.0000     0.8529 r
  test_pe/test_pe_comp/cmpr/diff_msb (test_cmpr_0)                          0.0000     0.8529 r
  test_pe/test_pe_comp/cmpr/diff_msb (net)              0.0061              0.0000     0.8529 r
  test_pe/test_pe_comp/cmpr/U17/I (CKND3BWP)                      0.0487    0.0000 *   0.8529 r
  test_pe/test_pe_comp/cmpr/U17/ZN (CKND3BWP)                     0.0184    0.0221     0.8751 f
  test_pe/test_pe_comp/cmpr/n24 (net)           1       0.0020              0.0000     0.8751 f
  test_pe/test_pe_comp/cmpr/U13/A1 (OAI21D4BWP)                   0.0184    0.0000 *   0.8751 f
  test_pe/test_pe_comp/cmpr/U13/ZN (OAI21D4BWP)                   0.0368    0.0279     0.9030 r
  test_pe/test_pe_comp/cmpr/n18 (net)           1       0.0017              0.0000     0.9030 r
  test_pe/test_pe_comp/cmpr/U20/A1 (ND2D3BWP)                     0.0368    0.0000 *   0.9030 r
  test_pe/test_pe_comp/cmpr/U20/ZN (ND2D3BWP)                     0.0229    0.0255     0.9285 f
  test_pe/test_pe_comp/cmpr/gte (net)           2       0.0021              0.0000     0.9285 f
  test_pe/test_pe_comp/cmpr/gte (test_cmpr_0)                               0.0000     0.9285 f
  test_pe/test_pe_comp/cmpr_gte (net)                   0.0021              0.0000     0.9285 f
  test_pe/test_pe_comp/U84/A1 (ND2D1BWP)                          0.0229    0.0000 *   0.9285 f
  test_pe/test_pe_comp/U84/ZN (ND2D1BWP)                          0.0276    0.0239     0.9524 r
  test_pe/test_pe_comp/n7 (net)                 1       0.0012              0.0000     0.9524 r
  test_pe/test_pe_comp/U24/A2 (ND2D2BWP)                          0.0276    0.0000 *   0.9524 r
  test_pe/test_pe_comp/U24/ZN (ND2D2BWP)                          0.0217    0.0266     0.9790 f
  test_pe/test_pe_comp/n8 (net)                 1       0.0016              0.0000     0.9790 f
  test_pe/test_pe_comp/U28/A1 (ND2D3BWP)                          0.0217    0.0000 *   0.9790 f
  test_pe/test_pe_comp/U28/ZN (ND2D3BWP)                          0.0324    0.0244     1.0034 r
  test_pe/test_pe_comp/n283 (net)               2       0.0043              0.0000     1.0034 r
  test_pe/test_pe_comp/U57/A1 (CKND2D8BWP)                        0.0324    0.0000 *   1.0035 r
  test_pe/test_pe_comp/U57/ZN (CKND2D8BWP)                        0.0283    0.0286     1.0321 f
  test_pe/test_pe_comp/n262 (net)              10       0.0094              0.0000     1.0321 f
  test_pe/test_pe_comp/U328/I (BUFFD4BWP)                         0.0283    0.0003 *   1.0324 f
  test_pe/test_pe_comp/U328/Z (BUFFD4BWP)                         0.0161    0.0398     1.0721 f
  test_pe/test_pe_comp/n413 (net)               5       0.0040              0.0000     1.0721 f
  test_pe/test_pe_comp/U108/A1 (OAI21D1BWP)                       0.0161    0.0000 *   1.0722 f
  test_pe/test_pe_comp/U108/ZN (OAI21D1BWP)                       0.0454    0.0337     1.1059 r
  test_pe/test_pe_comp/n66 (net)                1       0.0009              0.0000     1.1059 r
  test_pe/test_pe_comp/U113/A1 (ND4D1BWP)                         0.0454    0.0000 *   1.1059 r
  test_pe/test_pe_comp/U113/ZN (ND4D1BWP)                         0.0760    0.0599     1.1658 f
  test_pe/test_pe_comp/n67 (net)                1       0.0015              0.0000     1.1658 f
  test_pe/test_pe_comp/U114/B (IAO21D1BWP)                        0.0760    0.0000 *   1.1659 f
  test_pe/test_pe_comp/U114/ZN (IAO21D1BWP)                       0.0607    0.0578     1.2236 r
  test_pe/test_pe_comp/n70 (net)                1       0.0014              0.0000     1.2236 r
  test_pe/test_pe_comp/U115/B (OAI21D2BWP)                        0.0607    0.0000 *   1.2236 r
  test_pe/test_pe_comp/U115/ZN (OAI21D2BWP)                       0.0543    0.0534     1.2770 f
  test_pe/test_pe_comp/res[5] (net)             3       0.0036              0.0000     1.2770 f
  test_pe/test_pe_comp/res[5] (test_pe_comp_unq1_0)                         0.0000     1.2770 f
  test_pe/comp_res[5] (net)                             0.0036              0.0000     1.2770 f
  test_pe/U92/A1 (ND2D2BWP)                                       0.0543    0.0000 *   1.2771 f
  test_pe/U92/ZN (ND2D2BWP)                                       0.0634    0.0381     1.3151 r
  test_pe/n108 (net)                            1       0.0038              0.0000     1.3151 r
  test_pe/U94/A1 (ND2D3BWP)                                       0.0634    0.0002 *   1.3153 r
  test_pe/U94/ZN (ND2D3BWP)                                       0.1045    0.0844     1.3998 f
  test_pe/res[5] (net)                         21       0.0201              0.0000     1.3998 f
  test_pe/test_debug_data/data_in[5] (test_debug_reg_DataWidth16_0)         0.0000     1.3998 f
  test_pe/test_debug_data/data_in[5] (net)              0.0201              0.0000     1.3998 f
  test_pe/test_debug_data/U21/A1 (XNR2D0BWP)                      0.1045    0.0000 *   1.3998 f
  test_pe/test_debug_data/U21/ZN (XNR2D0BWP)                      0.0312    0.0997     1.4994 r
  test_pe/test_debug_data/n14 (net)             1       0.0007              0.0000     1.4994 r
  test_pe/test_debug_data/U22/A3 (ND3D1BWP)                       0.0312    0.0000 *   1.4995 r
  test_pe/test_debug_data/U22/ZN (ND3D1BWP)                       0.0596    0.0540     1.5535 f
  test_pe/test_debug_data/n19 (net)             1       0.0019              0.0000     1.5535 f
  test_pe/test_debug_data/U25/A1 (NR3D2BWP)                       0.0596    0.0000 *   1.5535 f
  test_pe/test_debug_data/U25/ZN (NR3D2BWP)                       0.0380    0.0366     1.5901 r
  test_pe/test_debug_data/n20 (net)             1       0.0009              0.0000     1.5901 r
  test_pe/test_debug_data/U26/A2 (ND3D1BWP)                       0.0380    0.0000 *   1.5901 r
  test_pe/test_debug_data/U26/ZN (ND3D1BWP)                       0.0412    0.0428     1.6329 f
  test_pe/test_debug_data/debug_irq (net)       1       0.0009              0.0000     1.6329 f
  test_pe/test_debug_data/debug_irq (test_debug_reg_DataWidth16_0)          0.0000     1.6329 f
  test_pe/irq_data (net)                                0.0009              0.0000     1.6329 f
  test_pe/U115/A1 (IOA21D2BWP)                                    0.0412    0.0000 *   1.6329 f
  test_pe/U115/ZN (IOA21D2BWP)                                    0.0244    0.0606     1.6935 f
  test_pe/irq (net)                             1       0.0020              0.0000     1.6935 f
  test_pe/irq (test_pe_unq1_0)                                              0.0000     1.6935 f
  pe_out_irq (net)                                      0.0020              0.0000     1.6935 f
  U88/A1 (ND2D4BWP)                                               0.0244    0.0000 *   1.6935 f
  U88/ZN (ND2D4BWP)                                               0.0551    0.0272     1.7207 r
  n586 (net)                                    1       0.0066              0.0000     1.7207 r
  U89/I (CKND12BWP)                                               0.0551    0.0001 *   1.7208 r
  U89/ZN (CKND12BWP)                                              0.0827    0.0702     1.7910 f
  gout (net)                                    1       0.1024              0.0000     1.7910 f
  gout (out)                                                      0.0827    0.0083 *   1.7993 f
  data arrival time                                                                    1.7993

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7993
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0007


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T1[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U98/B1 (IND2D4BWP)                       0.0526    0.0002 *   0.1344 r
  test_pe/test_opt_reg_a/U98/ZN (IND2D4BWP)                       0.0332    0.0355     0.1699 f
  test_pe/test_opt_reg_a/n70 (net)              3       0.0050              0.0000     0.1699 f
  test_pe/test_opt_reg_a/U60/I (CKND3BWP)                         0.0332    0.0001 *   0.1700 f
  test_pe/test_opt_reg_a/U60/ZN (CKND3BWP)                        0.0197    0.0219     0.1918 r
  test_pe/test_opt_reg_a/n24 (net)              1       0.0023              0.0000     0.1918 r
  test_pe/test_opt_reg_a/U61/I (INVD4BWP)                         0.0197    0.0000 *   0.1919 r
  test_pe/test_opt_reg_a/U61/ZN (INVD4BWP)                        0.0192    0.0196     0.2114 f
  test_pe/test_opt_reg_a/n73 (net)              5       0.0076              0.0000     0.2114 f
  test_pe/test_opt_reg_a/U64/A1 (ND2D3BWP)                        0.0192    0.0000 *   0.2115 f
  test_pe/test_opt_reg_a/U64/ZN (ND2D3BWP)                        0.0234    0.0190     0.2305 r
  test_pe/test_opt_reg_a/n33 (net)              1       0.0024              0.0000     0.2305 r
  test_pe/test_opt_reg_a/U75/B (OAI21D4BWP)                       0.0234    0.0000 *   0.2305 r
  test_pe/test_opt_reg_a/U75/ZN (OAI21D4BWP)                      0.0490    0.0397     0.2702 f
  test_pe/test_opt_reg_a/res[12] (net)          5       0.0068              0.0000     0.2702 f
  test_pe/test_opt_reg_a/res[12] (test_opt_reg_DataWidth16_0)               0.0000     0.2702 f
  test_pe/op_a[12] (net)                                0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (test_pe_comp_unq1_0)                       0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (net)                   0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (test_mult_add_DataWidth16_0)    0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (net)        0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/U1029/A2 (XNR2D2BWP)         0.0490    0.0003 *   0.2705 f
  test_pe/test_pe_comp/test_mult_add/U1029/ZN (XNR2D2BWP)         0.0465    0.1078     0.3783 r
  test_pe/test_pe_comp/test_mult_add/n1194 (net)     2   0.0055             0.0000     0.3783 r
  test_pe/test_pe_comp/test_mult_add/U1021/A1 (ND2D3BWP)          0.0465    0.0000 *   0.3783 r
  test_pe/test_pe_comp/test_mult_add/U1021/ZN (ND2D3BWP)          0.0484    0.0451     0.4235 f
  test_pe/test_pe_comp/test_mult_add/n1186 (net)     9   0.0078             0.0000     0.4235 f
  test_pe/test_pe_comp/test_mult_add/U582/A1 (OAI22D1BWP)         0.0484    0.0001 *   0.4236 f
  test_pe/test_pe_comp/test_mult_add/U582/ZN (OAI22D1BWP)         0.1011    0.0683     0.4919 r
  test_pe/test_pe_comp/test_mult_add/n613 (net)     3   0.0024              0.0000     0.4919 r
  test_pe/test_pe_comp/test_mult_add/U322/A2 (NR2XD0BWP)          0.1011    0.0000 *   0.4919 r
  test_pe/test_pe_comp/test_mult_add/U322/ZN (NR2XD0BWP)          0.0370    0.0456     0.5375 f
  test_pe/test_pe_comp/test_mult_add/n1184 (net)     1   0.0006             0.0000     0.5375 f
  test_pe/test_pe_comp/test_mult_add/U250/A2 (OAI21D1BWP)         0.0370    0.0000 *   0.5375 f
  test_pe/test_pe_comp/test_mult_add/U250/ZN (OAI21D1BWP)         0.0554    0.0514     0.5890 r
  test_pe/test_pe_comp/test_mult_add/n1182 (net)     2   0.0014             0.0000     0.5890 r
  test_pe/test_pe_comp/test_mult_add/U1020/A3 (XOR3D2BWP)         0.0554    0.0000 *   0.5890 r
  test_pe/test_pe_comp/test_mult_add/U1020/Z (XOR3D2BWP)          0.0300    0.1039     0.6929 f
  test_pe/test_pe_comp/test_mult_add/n645 (net)     1   0.0013              0.0000     0.6929 f
  test_pe/test_pe_comp/test_mult_add/U677/CI (FA1D1BWP)           0.0300    0.0000 *   0.6929 f
  test_pe/test_pe_comp/test_mult_add/U677/S (FA1D1BWP)            0.0355    0.0809     0.7738 r
  test_pe/test_pe_comp/test_mult_add/n624 (net)     3   0.0019              0.0000     0.7738 r
  test_pe/test_pe_comp/test_mult_add/U653/A1 (XOR3D2BWP)          0.0355    0.0000 *   0.7738 r
  test_pe/test_pe_comp/test_mult_add/U653/Z (XOR3D2BWP)           0.0320    0.1470     0.9208 f
  test_pe/test_pe_comp/test_mult_add/n763 (net)     2   0.0018              0.0000     0.9208 f
  test_pe/test_pe_comp/test_mult_add/U774/A1 (ND2D2BWP)           0.0320    0.0000 *   0.9208 f
  test_pe/test_pe_comp/test_mult_add/U774/ZN (ND2D2BWP)           0.0284    0.0263     0.9472 r
  test_pe/test_pe_comp/test_mult_add/n988 (net)     3   0.0026              0.0000     0.9472 r
  test_pe/test_pe_comp/test_mult_add/U775/A1 (NR2D2BWP)           0.0284    0.0000 *   0.9472 r
  test_pe/test_pe_comp/test_mult_add/U775/ZN (NR2D2BWP)           0.0156    0.0163     0.9635 f
  test_pe/test_pe_comp/test_mult_add/n768 (net)     1   0.0011              0.0000     0.9635 f
  test_pe/test_pe_comp/test_mult_add/U778/A1 (NR2XD1BWP)          0.0156    0.0000 *   0.9635 f
  test_pe/test_pe_comp/test_mult_add/U778/ZN (NR2XD1BWP)          0.0334    0.0267     0.9903 r
  test_pe/test_pe_comp/test_mult_add/n826 (net)     2   0.0019              0.0000     0.9903 r
  test_pe/test_pe_comp/test_mult_add/U836/I (INVD1BWP)            0.0334    0.0000 *   0.9903 r
  test_pe/test_pe_comp/test_mult_add/U836/ZN (INVD1BWP)           0.0243    0.0260     1.0163 f
  test_pe/test_pe_comp/test_mult_add/n937 (net)     2   0.0023              0.0000     1.0163 f
  test_pe/test_pe_comp/test_mult_add/U1034/B (AOI21D2BWP)         0.0243    0.0000 *   1.0163 f
  test_pe/test_pe_comp/test_mult_add/U1034/ZN (AOI21D2BWP)        0.0549    0.0530     1.0693 r
  test_pe/test_pe_comp/test_mult_add/n844 (net)     2   0.0023              0.0000     1.0693 r
  test_pe/test_pe_comp/test_mult_add/U759/A1 (OAI21D2BWP)         0.0549    0.0000 *   1.0694 r
  test_pe/test_pe_comp/test_mult_add/U759/ZN (OAI21D2BWP)         0.0355    0.0379     1.1072 f
  test_pe/test_pe_comp/test_mult_add/n828 (net)     1   0.0023              0.0000     1.1072 f
  test_pe/test_pe_comp/test_mult_add/U449/B (AOI21D4BWP)          0.0355    0.0000 *   1.1072 f
  test_pe/test_pe_comp/test_mult_add/U449/ZN (AOI21D4BWP)         0.0400    0.0462     1.1534 r
  test_pe/test_pe_comp/test_mult_add/n1063 (net)     1   0.0017             0.0000     1.1534 r
  test_pe/test_pe_comp/test_mult_add/U447/A1 (XOR2D2BWP)          0.0400    0.0000 *   1.1534 r
  test_pe/test_pe_comp/test_mult_add/U447/Z (XOR2D2BWP)           0.0300    0.0852     1.2386 f
  test_pe/test_pe_comp/test_mult_add/n1091 (net)     1   0.0017             0.0000     1.2386 f
  test_pe/test_pe_comp/test_mult_add/U702/I (CKND3BWP)            0.0300    0.0000 *   1.2387 f
  test_pe/test_pe_comp/test_mult_add/U702/ZN (CKND3BWP)           0.0310    0.0291     1.2677 r
  test_pe/test_pe_comp/test_mult_add/res[27] (net)     2   0.0056           0.0000     1.2677 r
  test_pe/test_pe_comp/test_mult_add/res[27] (test_mult_add_DataWidth16_0)   0.0000    1.2677 r
  test_pe/test_pe_comp/mult_res[27] (net)               0.0056              0.0000     1.2677 r
  test_pe/test_pe_comp/U137/A1 (ND2D3BWP)                         0.0310    0.0000 *   1.2678 r
  test_pe/test_pe_comp/U137/ZN (ND2D3BWP)                         0.0258    0.0239     1.2917 f
  test_pe/test_pe_comp/n400 (net)               1       0.0022              0.0000     1.2917 f
  test_pe/test_pe_comp/U288/A1 (ND2D4BWP)                         0.0258    0.0000 *   1.2917 f
  test_pe/test_pe_comp/U288/ZN (ND2D4BWP)                         0.0261    0.0228     1.3145 r
  test_pe/test_pe_comp/res[11] (net)            3       0.0039              0.0000     1.3145 r
  test_pe/test_pe_comp/res[11] (test_pe_comp_unq1_0)                        0.0000     1.3145 r
  test_pe/comp_res[11] (net)                            0.0039              0.0000     1.3145 r
  test_pe/U36/A1 (ND2D1BWP)                                       0.0261    0.0000 *   1.3146 r
  test_pe/U36/ZN (ND2D1BWP)                                       0.0616    0.0321     1.3467 f
  test_pe/n27 (net)                             1       0.0018              0.0000     1.3467 f
  test_pe/U5/A1 (ND2D3BWP)                                        0.0616    0.0000 *   1.3467 f
  test_pe/U5/ZN (ND2D3BWP)                                        0.1080    0.0762     1.4229 r
  test_pe/res[11] (net)                        21       0.0207              0.0000     1.4229 r
  test_pe/res[11] (test_pe_unq1_0)                                          0.0000     1.4229 r
  pe_out_res[11] (net)                                  0.0207              0.0000     1.4229 r
  sb_wide/pe_output_0[11] (sb_unq1_0)                                       0.0000     1.4229 r
  sb_wide/pe_output_0[11] (net)                         0.0207              0.0000     1.4229 r
  sb_wide/sbmux_pre_1_1_11/I1 (MUX4D1BWP)                         0.1080    0.0006 *   1.4236 r    d 
  sb_wide/sbmux_pre_1_1_11/Z (MUX4D1BWP)                          0.0412    0.1109     1.5345 r    d 
  sb_wide/postmux_1_1[11] (net)                 2       0.0020              0.0000     1.5345 r
  sb_wide/sbmux_pipe_1_1_11/I0 (MUX2D1BWP)                        0.0412    0.0000 *   1.5345 r    d 
  sb_wide/sbmux_pipe_1_1_11/Z (MUX2D1BWP)                         0.0334    0.0735     1.6080 r    d 
  sb_wide/n339 (net)                            1       0.0016              0.0000     1.6080 r
  sb_wide/U20/I (BUFFD4BWP)                                       0.0334    0.0000 *   1.6080 r
  sb_wide/U20/Z (BUFFD4BWP)                                       0.2976    0.1862     1.7943 r
  sb_wide/out_1_1[11] (net)                     2       0.1017              0.0000     1.7943 r
  sb_wide/out_1_1[11] (sb_unq1_0)                                           0.0000     1.7943 r
  out_BUS16_S1_T1[11] (net)                             0.1017              0.0000     1.7943 r
  out_BUS16_S1_T1[11] (out)                                       0.2976    0.0037 *   1.7980 r
  data arrival time                                                                    1.7980

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7980
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0020


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T3[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U86/A2 (ND2D1BWP)                        0.0526    0.0001 *   0.1344 r
  test_pe/test_opt_reg_a/U86/ZN (ND2D1BWP)                        0.0375    0.0429     0.1772 f
  test_pe/test_opt_reg_a/n45 (net)              2       0.0018              0.0000     0.1772 f
  test_pe/test_opt_reg_a/U17/S (CKMUX2D2BWP)                      0.0375    0.0000 *   0.1773 f
  test_pe/test_opt_reg_a/U17/Z (CKMUX2D2BWP)                      0.0588    0.1061     0.2833 r
  test_pe/test_opt_reg_a/res[2] (net)           5       0.0075              0.0000     0.2833 r
  test_pe/test_opt_reg_a/res[2] (test_opt_reg_DataWidth16_0)                0.0000     0.2833 r
  test_pe/op_a[2] (net)                                 0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/op_a[2] (test_pe_comp_unq1_0)                        0.0000     0.2833 r
  test_pe/test_pe_comp/op_a[2] (net)                    0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/a[2] (test_mult_add_DataWidth16_0)     0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/a[2] (net)         0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/U9/A1 (XOR2D2BWP)            0.0588    0.0002 *   0.2836 r
  test_pe/test_pe_comp/test_mult_add/U9/Z (XOR2D2BWP)             0.0378    0.1004     0.3840 f
  test_pe/test_pe_comp/test_mult_add/n3 (net)     1     0.0040              0.0000     0.3840 f
  test_pe/test_pe_comp/test_mult_add/U11/A2 (CKND2D8BWP)          0.0378    0.0000 *   0.3840 f
  test_pe/test_pe_comp/test_mult_add/U11/ZN (CKND2D8BWP)          0.0393    0.0384     0.4224 r
  test_pe/test_pe_comp/test_mult_add/n459 (net)    14   0.0130              0.0000     0.4224 r
  test_pe/test_pe_comp/test_mult_add/U364/A1 (OAI22D1BWP)         0.0393    0.0001 *   0.4225 r
  test_pe/test_pe_comp/test_mult_add/U364/ZN (OAI22D1BWP)         0.0486    0.0448     0.4673 f
  test_pe/test_pe_comp/test_mult_add/n348 (net)     1   0.0020              0.0000     0.4673 f
  test_pe/test_pe_comp/test_mult_add/U404/A (FA1D1BWP)            0.0486    0.0000 *   0.4674 f
  test_pe/test_pe_comp/test_mult_add/U404/CO (FA1D1BWP)           0.0367    0.1471     0.6145 f
  test_pe/test_pe_comp/test_mult_add/n406 (net)     3   0.0027              0.0000     0.6145 f
  test_pe/test_pe_comp/test_mult_add/U324/I (INVD0BWP)            0.0367    0.0000 *   0.6145 f
  test_pe/test_pe_comp/test_mult_add/U324/ZN (INVD0BWP)           0.0306    0.0304     0.6450 r
  test_pe/test_pe_comp/test_mult_add/n1105 (net)     1   0.0008             0.0000     0.6450 r
  test_pe/test_pe_comp/test_mult_add/U818/A1 (IOA21D2BWP)         0.0306    0.0000 *   0.6450 r
  test_pe/test_pe_comp/test_mult_add/U818/ZN (IOA21D2BWP)         0.0221    0.0542     0.6991 r
  test_pe/test_pe_comp/test_mult_add/n1103 (net)     1   0.0013             0.0000     0.6991 r
  test_pe/test_pe_comp/test_mult_add/U816/B (IOA21D2BWP)          0.0221    0.0000 *   0.6991 r
  test_pe/test_pe_comp/test_mult_add/U816/ZN (IOA21D2BWP)         0.0321    0.0284     0.7275 f
  test_pe/test_pe_comp/test_mult_add/n430 (net)     4   0.0034              0.0000     0.7275 f
  test_pe/test_pe_comp/test_mult_add/U782/A1 (XOR3D2BWP)          0.0321    0.0000 *   0.7276 f
  test_pe/test_pe_comp/test_mult_add/U782/Z (XOR3D2BWP)           0.0283    0.1482     0.8757 r
  test_pe/test_pe_comp/test_mult_add/n1109 (net)     1   0.0015             0.0000     0.8757 r
  test_pe/test_pe_comp/test_mult_add/U829/A1 (XOR2D2BWP)          0.0283    0.0000 *   0.8757 r
  test_pe/test_pe_comp/test_mult_add/U829/Z (XOR2D2BWP)           0.0338    0.0851     0.9608 f
  test_pe/test_pe_comp/test_mult_add/n427 (net)     2   0.0028              0.0000     0.9608 f
  test_pe/test_pe_comp/test_mult_add/U481/A1 (NR2XD1BWP)          0.0338    0.0000 *   0.9609 f
  test_pe/test_pe_comp/test_mult_add/U481/ZN (NR2XD1BWP)          0.0436    0.0373     0.9981 r
  test_pe/test_pe_comp/test_mult_add/n1009 (net)     2   0.0026             0.0000     0.9981 r
  test_pe/test_pe_comp/test_mult_add/U27/I (BUFFD1BWP)            0.0436    0.0000 *   0.9982 r
  test_pe/test_pe_comp/test_mult_add/U27/Z (BUFFD1BWP)            0.0248    0.0482     1.0463 r
  test_pe/test_pe_comp/test_mult_add/n1165 (net)     2   0.0013             0.0000     1.0463 r
  test_pe/test_pe_comp/test_mult_add/U1048/I (INVD0BWP)           0.0248    0.0000 *   1.0463 r
  test_pe/test_pe_comp/test_mult_add/U1048/ZN (INVD0BWP)          0.0241    0.0239     1.0703 f
  test_pe/test_pe_comp/test_mult_add/n1213 (net)     1   0.0012             0.0000     1.0703 f
  test_pe/test_pe_comp/test_mult_add/U1047/A2 (ND2D2BWP)          0.0241    0.0000 *   1.0703 f
  test_pe/test_pe_comp/test_mult_add/U1047/ZN (ND2D2BWP)          0.0192    0.0216     1.0918 r
  test_pe/test_pe_comp/test_mult_add/n1212 (net)     1   0.0012             0.0000     1.0918 r
  test_pe/test_pe_comp/test_mult_add/U132/A1 (ND2D2BWP)           0.0192    0.0000 *   1.0918 r
  test_pe/test_pe_comp/test_mult_add/U132/ZN (ND2D2BWP)           0.0172    0.0181     1.1100 f
  test_pe/test_pe_comp/test_mult_add/n475 (net)     1   0.0011              0.0000     1.1100 f
  test_pe/test_pe_comp/test_mult_add/U518/A1 (XOR2D2BWP)          0.0172    0.0000 *   1.1100 f
  test_pe/test_pe_comp/test_mult_add/U518/Z (XOR2D2BWP)           0.0466    0.0771     1.1871 r
  test_pe/test_pe_comp/test_mult_add/res[19] (net)     3   0.0057           0.0000     1.1871 r
  test_pe/test_pe_comp/test_mult_add/res[19] (test_mult_add_DataWidth16_0)   0.0000    1.1871 r
  test_pe/test_pe_comp/mult_res[19] (net)               0.0057              0.0000     1.1871 r
  test_pe/test_pe_comp/U156/I (INVD1BWP)                          0.0466    0.0002 *   1.1873 r
  test_pe/test_pe_comp/U156/ZN (INVD1BWP)                         0.0195    0.0234     1.2107 f
  test_pe/test_pe_comp/n108 (net)               1       0.0010              0.0000     1.2107 f
  test_pe/test_pe_comp/U168/A1 (OAI21D1BWP)                       0.0195    0.0000 *   1.2107 f
  test_pe/test_pe_comp/U168/ZN (OAI21D1BWP)                       0.0846    0.0545     1.2652 r
  test_pe/test_pe_comp/res[3] (net)             3       0.0024              0.0000     1.2652 r
  test_pe/test_pe_comp/res[3] (test_pe_comp_unq1_0)                         0.0000     1.2652 r
  test_pe/comp_res[3] (net)                             0.0024              0.0000     1.2652 r
  test_pe/U86/A1 (ND2D1BWP)                                       0.0846    0.0000 *   1.2653 r
  test_pe/U86/ZN (ND2D1BWP)                                       0.0675    0.0540     1.3193 f
  test_pe/n104 (net)                            1       0.0023              0.0000     1.3193 f
  test_pe/U88/A1 (ND2D3BWP)                                       0.0675    0.0001 *   1.3193 f
  test_pe/U88/ZN (ND2D3BWP)                                       0.1215    0.0901     1.4094 r
  test_pe/res[3] (net)                         21       0.0259              0.0000     1.4094 r
  test_pe/res[3] (test_pe_unq1_0)                                           0.0000     1.4094 r
  pe_out_res[3] (net)                                   0.0259              0.0000     1.4094 r
  sb_wide/pe_output_0[3] (sb_unq1_0)                                        0.0000     1.4094 r
  sb_wide/pe_output_0[3] (net)                          0.0259              0.0000     1.4094 r
  sb_wide/sbmux_pre_1_3_3/I1 (MUX4D1BWP)                          0.1215    0.0009 *   1.4103 r    d 
  sb_wide/sbmux_pre_1_3_3/Z (MUX4D1BWP)                           0.0463    0.1176     1.5279 r    d 
  sb_wide/postmux_1_3[3] (net)                  2       0.0025              0.0000     1.5279 r
  sb_wide/sbmux_pipe_1_3_3/I0 (MUX2D1BWP)                         0.0463    0.0001 *   1.5280 r    d 
  sb_wide/sbmux_pipe_1_3_3/Z (MUX2D1BWP)                          0.0303    0.0730     1.6010 r    d 
  sb_wide/n328 (net)                            1       0.0013              0.0000     1.6010 r
  sb_wide/U9/I (BUFFD4BWP)                                        0.0303    0.0000 *   1.6010 r
  sb_wide/U9/Z (BUFFD4BWP)                                        0.2977    0.1852     1.7862 r
  sb_wide/out_1_3[3] (net)                      2       0.1017              0.0000     1.7862 r
  sb_wide/out_1_3[3] (sb_unq1_0)                                            0.0000     1.7862 r
  out_BUS16_S1_T3[3] (net)                              0.1017              0.0000     1.7862 r
  out_BUS16_S1_T3[3] (out)                                        0.2977    0.0040 *   1.7902 r
  data arrival time                                                                    1.7902

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7902
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0098


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T1[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U102/A2 (ND2D3BWP)                       0.0526    0.0001 *   0.1344 r
  test_pe/test_opt_reg_a/U102/ZN (ND2D3BWP)                       0.0314    0.0398     0.1742 f
  test_pe/test_opt_reg_a/n67 (net)              4       0.0043              0.0000     0.1742 f
  test_pe/test_opt_reg_a/U71/A1 (NR2D2BWP)                        0.0314    0.0000 *   0.1742 f
  test_pe/test_opt_reg_a/U71/ZN (NR2D2BWP)                        0.0391    0.0349     0.2091 r
  test_pe/test_opt_reg_a/n32 (net)              1       0.0018              0.0000     0.2091 r
  test_pe/test_opt_reg_a/U65/I (CKND3BWP)                         0.0391    0.0000 *   0.2091 r
  test_pe/test_opt_reg_a/U65/ZN (CKND3BWP)                        0.0204    0.0239     0.2330 f
  test_pe/test_opt_reg_a/n31 (net)              1       0.0038              0.0000     0.2330 f
  test_pe/test_opt_reg_a/U74/A1 (ND2D8BWP)                        0.0204    0.0000 *   0.2330 f
  test_pe/test_opt_reg_a/U74/ZN (ND2D8BWP)                        0.0602    0.0405     0.2735 r
  test_pe/test_opt_reg_a/res[13] (net)         30       0.0306              0.0000     0.2735 r
  test_pe/test_opt_reg_a/res[13] (test_opt_reg_DataWidth16_0)               0.0000     0.2735 r
  test_pe/op_a[13] (net)                                0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/op_a[13] (test_pe_comp_unq1_0)                       0.0000     0.2735 r
  test_pe/test_pe_comp/op_a[13] (net)                   0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/a[13] (test_mult_add_DataWidth16_0)    0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/a[13] (net)        0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/U1068/A2 (XNR2D1BWP)         0.0602    0.0014 *   0.2749 r
  test_pe/test_pe_comp/test_mult_add/U1068/ZN (XNR2D1BWP)         0.0770    0.1287     0.4036 f
  test_pe/test_pe_comp/test_mult_add/n1244 (net)    11   0.0091             0.0000     0.4036 f
  test_pe/test_pe_comp/test_mult_add/U640/B2 (OAI22D1BWP)         0.0770    0.0001 *   0.4038 f
  test_pe/test_pe_comp/test_mult_add/U640/ZN (OAI22D1BWP)         0.0763    0.0793     0.4830 r
  test_pe/test_pe_comp/test_mult_add/n641 (net)     1   0.0012              0.0000     0.4830 r
  test_pe/test_pe_comp/test_mult_add/U674/A (FA1D1BWP)            0.0763    0.0000 *   0.4830 r
  test_pe/test_pe_comp/test_mult_add/U674/S (FA1D1BWP)            0.0284    0.1455     0.6286 f
  test_pe/test_pe_comp/test_mult_add/n647 (net)     1   0.0015              0.0000     0.6286 f
  test_pe/test_pe_comp/test_mult_add/U677/A (FA1D1BWP)            0.0284    0.0000 *   0.6286 f
  test_pe/test_pe_comp/test_mult_add/U677/CO (FA1D1BWP)           0.0272    0.1319     0.7605 f
  test_pe/test_pe_comp/test_mult_add/n648 (net)     1   0.0013              0.0000     0.7605 f
  test_pe/test_pe_comp/test_mult_add/U681/A (FA1D1BWP)            0.0272    0.0000 *   0.7605 f
  test_pe/test_pe_comp/test_mult_add/U681/CO (FA1D1BWP)           0.0371    0.1395     0.9000 f
  test_pe/test_pe_comp/test_mult_add/n770 (net)     2   0.0028              0.0000     0.9000 f
  test_pe/test_pe_comp/test_mult_add/U228/A1 (ND2D2BWP)           0.0371    0.0000 *   0.9000 f
  test_pe/test_pe_comp/test_mult_add/U228/ZN (ND2D2BWP)           0.0303    0.0282     0.9282 r
  test_pe/test_pe_comp/test_mult_add/n849 (net)     3   0.0027              0.0000     0.9282 r
  test_pe/test_pe_comp/test_mult_add/U204/A1 (OAI21D1BWP)         0.0303    0.0000 *   0.9282 r
  test_pe/test_pe_comp/test_mult_add/U204/ZN (OAI21D1BWP)         0.0357    0.0297     0.9579 f
  test_pe/test_pe_comp/test_mult_add/n930 (net)     2   0.0013              0.0000     0.9579 f
  test_pe/test_pe_comp/test_mult_add/U912/A2 (CKAN2D1BWP)         0.0357    0.0000 *   0.9579 f
  test_pe/test_pe_comp/test_mult_add/U912/Z (CKAN2D1BWP)          0.0233    0.0586     1.0164 f
  test_pe/test_pe_comp/test_mult_add/n936 (net)     1   0.0012              0.0000     1.0164 f
  test_pe/test_pe_comp/test_mult_add/U1044/B (AOI211XD1BWP)       0.0233    0.0000 *   1.0164 f
  test_pe/test_pe_comp/test_mult_add/U1044/ZN (AOI211XD1BWP)      0.0628    0.0619     1.0784 r
  test_pe/test_pe_comp/test_mult_add/n1211 (net)     1   0.0016             0.0000     1.0784 r
  test_pe/test_pe_comp/test_mult_add/U1030/A1 (ND2D2BWP)          0.0628    0.0000 *   1.0784 r
  test_pe/test_pe_comp/test_mult_add/U1030/ZN (ND2D2BWP)          0.0325    0.0352     1.1136 f
  test_pe/test_pe_comp/test_mult_add/n941 (net)     1   0.0023              0.0000     1.1136 f
  test_pe/test_pe_comp/test_mult_add/U722/B (AOI21D4BWP)          0.0325    0.0000 *   1.1136 f
  test_pe/test_pe_comp/test_mult_add/U722/ZN (AOI21D4BWP)         0.0405    0.0469     1.1605 r
  test_pe/test_pe_comp/test_mult_add/n1096 (net)     1   0.0022             0.0000     1.1605 r
  test_pe/test_pe_comp/test_mult_add/U717/A1 (XOR2D2BWP)          0.0405    0.0001 *   1.1605 r
  test_pe/test_pe_comp/test_mult_add/U717/Z (XOR2D2BWP)           0.0323    0.0880     1.2486 f
  test_pe/test_pe_comp/test_mult_add/n1222 (net)     1   0.0023             0.0000     1.2486 f
  test_pe/test_pe_comp/test_mult_add/U714/I (INVD4BWP)            0.0323    0.0000 *   1.2486 f
  test_pe/test_pe_comp/test_mult_add/U714/ZN (INVD4BWP)           0.0258    0.0261     1.2747 r
  test_pe/test_pe_comp/test_mult_add/res[31] (net)     2   0.0055           0.0000     1.2747 r
  test_pe/test_pe_comp/test_mult_add/res[31] (test_mult_add_DataWidth16_0)   0.0000    1.2747 r
  test_pe/test_pe_comp/mult_res[31] (net)               0.0055              0.0000     1.2747 r
  test_pe/test_pe_comp/U139/A1 (ND2D4BWP)                         0.0258    0.0000 *   1.2747 r
  test_pe/test_pe_comp/U139/ZN (ND2D4BWP)                         0.0305    0.0259     1.3006 f
  test_pe/test_pe_comp/n428 (net)               1       0.0043              0.0000     1.3006 f
  test_pe/test_pe_comp/U11/A2 (ND2D8BWP)                          0.0305    0.0000 *   1.3007 f
  test_pe/test_pe_comp/U11/ZN (ND2D8BWP)                          0.0334    0.0325     1.3332 r
  test_pe/test_pe_comp/res[15] (net)            8       0.0134              0.0000     1.3332 r
  test_pe/test_pe_comp/res[15] (test_pe_comp_unq1_0)                        0.0000     1.3332 r
  test_pe/comp_res[15] (net)                            0.0134              0.0000     1.3332 r
  test_pe/U104/A1 (ND2D2BWP)                                      0.0334    0.0001 *   1.3333 r
  test_pe/U104/ZN (ND2D2BWP)                                      0.0507    0.0288     1.3621 f
  test_pe/n117 (net)                            1       0.0026              0.0000     1.3621 f
  test_pe/U107/A1 (ND2D4BWP)                                      0.0507    0.0001 *   1.3622 f
  test_pe/U107/ZN (ND2D4BWP)                                      0.0934    0.0666     1.4288 r
  test_pe/res[15] (net)                        21       0.0239              0.0000     1.4288 r
  test_pe/res[15] (test_pe_unq1_0)                                          0.0000     1.4288 r
  pe_out_res[15] (net)                                  0.0239              0.0000     1.4288 r
  sb_wide/pe_output_0[15] (sb_unq1_0)                                       0.0000     1.4288 r
  sb_wide/pe_output_0[15] (net)                         0.0239              0.0000     1.4288 r
  sb_wide/sbmux_pre_1_1_15/I1 (MUX4D1BWP)                         0.0934    0.0009 *   1.4297 r    d 
  sb_wide/sbmux_pre_1_1_15/Z (MUX4D1BWP)                          0.0326    0.1010     1.5308 r    d 
  sb_wide/postmux_1_1[15] (net)                 2       0.0012              0.0000     1.5308 r
  sb_wide/sbmux_pipe_1_1_15/I0 (MUX2D1BWP)                        0.0326    0.0000 *   1.5308 r    d 
  sb_wide/sbmux_pipe_1_1_15/Z (MUX2D1BWP)                         0.0344    0.0712     1.6019 r    d 
  sb_wide/n346 (net)                            1       0.0017              0.0000     1.6019 r
  sb_wide/U27/I (BUFFD4BWP)                                       0.0344    0.0000 *   1.6020 r
  sb_wide/U27/Z (BUFFD4BWP)                                       0.2956    0.1855     1.7875 r
  sb_wide/out_1_1[15] (net)                     2       0.1010              0.0000     1.7875 r
  sb_wide/out_1_1[15] (sb_unq1_0)                                           0.0000     1.7875 r
  out_BUS16_S1_T1[15] (net)                             0.1010              0.0000     1.7875 r
  out_BUS16_S1_T1[15] (out)                                       0.2956    0.0014 *   1.7889 r
  data arrival time                                                                    1.7889

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7889
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T3[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U98/B1 (IND2D4BWP)                       0.0526    0.0002 *   0.1344 r
  test_pe/test_opt_reg_a/U98/ZN (IND2D4BWP)                       0.0332    0.0355     0.1699 f
  test_pe/test_opt_reg_a/n70 (net)              3       0.0050              0.0000     0.1699 f
  test_pe/test_opt_reg_a/U63/I (CKND3BWP)                         0.0332    0.0000 *   0.1700 f
  test_pe/test_opt_reg_a/U63/ZN (CKND3BWP)                        0.0239    0.0249     0.1949 r
  test_pe/test_opt_reg_a/n35 (net)              1       0.0035              0.0000     0.1949 r
  test_pe/test_opt_reg_a/U54/I (INVD6BWP)                         0.0239    0.0000 *   0.1949 r
  test_pe/test_opt_reg_a/U54/ZN (INVD6BWP)                        0.0179    0.0199     0.2148 f
  test_pe/test_opt_reg_a/n44 (net)              5       0.0098              0.0000     0.2148 f
  test_pe/test_opt_reg_a/U25/I (INVD2BWP)                         0.0179    0.0001 *   0.2149 f
  test_pe/test_opt_reg_a/U25/ZN (INVD2BWP)                        0.0143    0.0155     0.2304 r
  test_pe/test_opt_reg_a/n18 (net)              1       0.0012              0.0000     0.2304 r
  test_pe/test_opt_reg_a/U52/A1 (ND2D2BWP)                        0.0143    0.0000 *   0.2304 r
  test_pe/test_opt_reg_a/U52/ZN (ND2D2BWP)                        0.0222    0.0172     0.2475 f
  test_pe/test_opt_reg_a/n19 (net)              1       0.0012              0.0000     0.2475 f
  test_pe/test_opt_reg_a/U51/A2 (ND2D2BWP)                        0.0222    0.0000 *   0.2475 f
  test_pe/test_opt_reg_a/U51/ZN (ND2D2BWP)                        0.0310    0.0283     0.2759 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0033              0.0000     0.2759 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.2759 r
  test_pe/op_a[4] (net)                                 0.0033              0.0000     0.2759 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.2759 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0033              0.0000     0.2759 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.2759 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0033              0.0000     0.2759 r
  test_pe/test_pe_comp/test_mult_add/U833/A2 (XOR2D2BWP)          0.0310    0.0000 *   0.2759 r
  test_pe/test_pe_comp/test_mult_add/U833/Z (XOR2D2BWP)           0.0331    0.0967     0.3726 f
  test_pe/test_pe_comp/test_mult_add/n1115 (net)     1   0.0026             0.0000     0.3726 f
  test_pe/test_pe_comp/test_mult_add/U867/I (INVD4BWP)            0.0331    0.0000 *   0.3726 f
  test_pe/test_pe_comp/test_mult_add/U867/ZN (INVD4BWP)           0.0406    0.0358     0.4084 r
  test_pe/test_pe_comp/test_mult_add/n1236 (net)    11   0.0109             0.0000     0.4084 r
  test_pe/test_pe_comp/test_mult_add/U357/I (INVD0BWP)            0.0406    0.0002 *   0.4086 r
  test_pe/test_pe_comp/test_mult_add/U357/ZN (INVD0BWP)           0.0200    0.0236     0.4322 f
  test_pe/test_pe_comp/test_mult_add/n1251 (net)     1   0.0006             0.0000     0.4322 f
  test_pe/test_pe_comp/test_mult_add/U1070/A1 (ND2D1BWP)          0.0200    0.0000 *   0.4322 f
  test_pe/test_pe_comp/test_mult_add/U1070/ZN (ND2D1BWP)          0.0266    0.0229     0.4552 r
  test_pe/test_pe_comp/test_mult_add/n1249 (net)     1   0.0012             0.0000     0.4552 r
  test_pe/test_pe_comp/test_mult_add/U80/B (OAI21D2BWP)           0.0266    0.0000 *   0.4552 r
  test_pe/test_pe_comp/test_mult_add/U80/ZN (OAI21D2BWP)          0.0363    0.0375     0.4927 f
  test_pe/test_pe_comp/test_mult_add/n1248 (net)     3   0.0026             0.0000     0.4927 f
  test_pe/test_pe_comp/test_mult_add/U838/A1 (XOR3D2BWP)          0.0363    0.0000 *   0.4928 f
  test_pe/test_pe_comp/test_mult_add/U838/Z (XOR3D2BWP)           0.0281    0.1495     0.6423 r
  test_pe/test_pe_comp/test_mult_add/n371 (net)     2   0.0015              0.0000     0.6423 r
  test_pe/test_pe_comp/test_mult_add/U1003/B (OAI21D1BWP)         0.0281    0.0000 *   0.6423 r
  test_pe/test_pe_comp/test_mult_add/U1003/ZN (OAI21D1BWP)        0.0297    0.0332     0.6755 f
  test_pe/test_pe_comp/test_mult_add/n1232 (net)     1   0.0008             0.0000     0.6755 f
  test_pe/test_pe_comp/test_mult_add/U1059/A2 (ND2D1BWP)          0.0297    0.0000 *   0.6755 f
  test_pe/test_pe_comp/test_mult_add/U1059/ZN (ND2D1BWP)          0.0402    0.0350     0.7105 r
  test_pe/test_pe_comp/test_mult_add/n387 (net)     3   0.0023              0.0000     0.7105 r
  test_pe/test_pe_comp/test_mult_add/U444/A1 (ND2D0BWP)           0.0402    0.0000 *   0.7105 r
  test_pe/test_pe_comp/test_mult_add/U444/ZN (ND2D0BWP)           0.0473    0.0433     0.7538 f
  test_pe/test_pe_comp/test_mult_add/n388 (net)     1   0.0013              0.0000     0.7538 f
  test_pe/test_pe_comp/test_mult_add/U39/A2 (ND2D2BWP)            0.0473    0.0000 *   0.7538 f
  test_pe/test_pe_comp/test_mult_add/U39/ZN (ND2D2BWP)            0.0300    0.0341     0.7879 r
  test_pe/test_pe_comp/test_mult_add/n468 (net)     3   0.0024              0.0000     0.7879 r
  test_pe/test_pe_comp/test_mult_add/U29/A1 (CKXOR2D1BWP)         0.0300    0.0000 *   0.7879 r
  test_pe/test_pe_comp/test_mult_add/U29/Z (CKXOR2D1BWP)          0.0271    0.0761     0.8640 f
  test_pe/test_pe_comp/test_mult_add/n1205 (net)     1   0.0008             0.0000     0.8640 f
  test_pe/test_pe_comp/test_mult_add/U829/A2 (XOR2D2BWP)          0.0271    0.0000 *   0.8640 f
  test_pe/test_pe_comp/test_mult_add/U829/Z (XOR2D2BWP)           0.0326    0.0882     0.9522 r
  test_pe/test_pe_comp/test_mult_add/n427 (net)     2   0.0030              0.0000     0.9522 r
  test_pe/test_pe_comp/test_mult_add/U479/A1 (ND2D3BWP)           0.0326    0.0000 *   0.9522 r
  test_pe/test_pe_comp/test_mult_add/U479/ZN (ND2D3BWP)           0.0310    0.0305     0.9827 f
  test_pe/test_pe_comp/test_mult_add/n751 (net)     3   0.0042              0.0000     0.9827 f
  test_pe/test_pe_comp/test_mult_add/U939/A2 (OAI21D2BWP)         0.0310    0.0000 *   0.9827 f
  test_pe/test_pe_comp/test_mult_add/U939/ZN (OAI21D2BWP)         0.0538    0.0480     1.0308 r
  test_pe/test_pe_comp/test_mult_add/n972 (net)     2   0.0025              0.0000     1.0308 r
  test_pe/test_pe_comp/test_mult_add/U1039/I (INVD1BWP)           0.0538    0.0000 *   1.0308 r
  test_pe/test_pe_comp/test_mult_add/U1039/ZN (INVD1BWP)          0.0225    0.0264     1.0572 f
  test_pe/test_pe_comp/test_mult_add/n975 (net)     1   0.0012              0.0000     1.0572 f
  test_pe/test_pe_comp/test_mult_add/U937/A1 (OAI21D2BWP)         0.0225    0.0000 *   1.0572 f
  test_pe/test_pe_comp/test_mult_add/U937/ZN (OAI21D2BWP)         0.0417    0.0353     1.0924 r
  test_pe/test_pe_comp/test_mult_add/n976 (net)     1   0.0015              0.0000     1.0924 r
  test_pe/test_pe_comp/test_mult_add/U1061/B (AOI21D2BWP)         0.0417    0.0000 *   1.0924 r
  test_pe/test_pe_comp/test_mult_add/U1061/ZN (AOI21D2BWP)        0.0240    0.0259     1.1183 f
  test_pe/test_pe_comp/test_mult_add/n1237 (net)     1   0.0011             0.0000     1.1183 f
  test_pe/test_pe_comp/test_mult_add/U1055/A1 (XNR2D2BWP)         0.0240    0.0000 *   1.1183 f
  test_pe/test_pe_comp/test_mult_add/U1055/ZN (XNR2D2BWP)         0.0526    0.0956     1.2139 r
  test_pe/test_pe_comp/test_mult_add/res[21] (net)     3   0.0067           0.0000     1.2139 r
  test_pe/test_pe_comp/test_mult_add/res[21] (test_mult_add_DataWidth16_0)   0.0000    1.2139 r
  test_pe/test_pe_comp/mult_res[21] (net)               0.0067              0.0000     1.2139 r
  test_pe/test_pe_comp/U103/I (INVD2BWP)                          0.0526    0.0003 *   1.2142 r
  test_pe/test_pe_comp/U103/ZN (INVD2BWP)                         0.0177    0.0210     1.2352 f
  test_pe/test_pe_comp/n71 (net)                1       0.0012              0.0000     1.2352 f
  test_pe/test_pe_comp/U115/A1 (OAI21D2BWP)                       0.0177    0.0000 *   1.2352 f
  test_pe/test_pe_comp/U115/ZN (OAI21D2BWP)                       0.0761    0.0491     1.2844 r
  test_pe/test_pe_comp/res[5] (net)             3       0.0038              0.0000     1.2844 r
  test_pe/test_pe_comp/res[5] (test_pe_comp_unq1_0)                         0.0000     1.2844 r
  test_pe/comp_res[5] (net)                             0.0038              0.0000     1.2844 r
  test_pe/U92/A1 (ND2D2BWP)                                       0.0761    0.0000 *   1.2844 r
  test_pe/U92/ZN (ND2D2BWP)                                       0.0578    0.0456     1.3300 f
  test_pe/n108 (net)                            1       0.0036              0.0000     1.3300 f
  test_pe/U94/A1 (ND2D3BWP)                                       0.0578    0.0002 *   1.3302 f
  test_pe/U94/ZN (ND2D3BWP)                                       0.1037    0.0741     1.4043 r
  test_pe/res[5] (net)                         21       0.0204              0.0000     1.4043 r
  test_pe/res[5] (test_pe_unq1_0)                                           0.0000     1.4043 r
  pe_out_res[5] (net)                                   0.0204              0.0000     1.4043 r
  sb_wide/pe_output_0[5] (sb_unq1_0)                                        0.0000     1.4043 r
  sb_wide/pe_output_0[5] (net)                          0.0204              0.0000     1.4043 r
  sb_wide/sbmux_pre_1_3_5/I1 (MUX4D1BWP)                          0.1037    0.0007 *   1.4050 r    d 
  sb_wide/sbmux_pre_1_3_5/Z (MUX4D1BWP)                           0.0321    0.1032     1.5081 r    d 
  sb_wide/postmux_1_3[5] (net)                  2       0.0012              0.0000     1.5081 r
  sb_wide/sbmux_pipe_1_3_5/I0 (MUX2D1BWP)                         0.0321    0.0000 *   1.5081 r    d 
  sb_wide/sbmux_pipe_1_3_5/Z (MUX2D1BWP)                          0.0538    0.0836     1.5917 r    d 
  sb_wide/n330 (net)                            1       0.0036              0.0000     1.5917 r
  sb_wide/U11/I (BUFFD4BWP)                                       0.0538    0.0002 *   1.5919 r
  sb_wide/U11/Z (BUFFD4BWP)                                       0.2982    0.1930     1.7850 r
  sb_wide/out_1_3[5] (net)                      2       0.1020              0.0000     1.7850 r
  sb_wide/out_1_3[5] (sb_unq1_0)                                            0.0000     1.7850 r
  out_BUS16_S1_T3[5] (net)                              0.1020              0.0000     1.7850 r
  out_BUS16_S1_T3[5] (out)                                        0.2982    0.0018 *   1.7867 r
  data arrival time                                                                    1.7867

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7867
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0133


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T3[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U102/A2 (ND2D3BWP)                       0.0526    0.0001 *   0.1344 r
  test_pe/test_opt_reg_a/U102/ZN (ND2D3BWP)                       0.0314    0.0398     0.1742 f
  test_pe/test_opt_reg_a/n67 (net)              4       0.0043              0.0000     0.1742 f
  test_pe/test_opt_reg_a/U71/A1 (NR2D2BWP)                        0.0314    0.0000 *   0.1742 f
  test_pe/test_opt_reg_a/U71/ZN (NR2D2BWP)                        0.0391    0.0349     0.2091 r
  test_pe/test_opt_reg_a/n32 (net)              1       0.0018              0.0000     0.2091 r
  test_pe/test_opt_reg_a/U65/I (CKND3BWP)                         0.0391    0.0000 *   0.2091 r
  test_pe/test_opt_reg_a/U65/ZN (CKND3BWP)                        0.0204    0.0239     0.2330 f
  test_pe/test_opt_reg_a/n31 (net)              1       0.0038              0.0000     0.2330 f
  test_pe/test_opt_reg_a/U74/A1 (ND2D8BWP)                        0.0204    0.0000 *   0.2330 f
  test_pe/test_opt_reg_a/U74/ZN (ND2D8BWP)                        0.0602    0.0405     0.2735 r
  test_pe/test_opt_reg_a/res[13] (net)         30       0.0306              0.0000     0.2735 r
  test_pe/test_opt_reg_a/res[13] (test_opt_reg_DataWidth16_0)               0.0000     0.2735 r
  test_pe/op_a[13] (net)                                0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/op_a[13] (test_pe_comp_unq1_0)                       0.0000     0.2735 r
  test_pe/test_pe_comp/op_a[13] (net)                   0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/a[13] (test_mult_add_DataWidth16_0)    0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/a[13] (net)        0.0306              0.0000     0.2735 r
  test_pe/test_pe_comp/test_mult_add/U1068/A2 (XNR2D1BWP)         0.0602    0.0014 *   0.2749 r
  test_pe/test_pe_comp/test_mult_add/U1068/ZN (XNR2D1BWP)         0.0770    0.1287     0.4036 f
  test_pe/test_pe_comp/test_mult_add/n1244 (net)    11   0.0091             0.0000     0.4036 f
  test_pe/test_pe_comp/test_mult_add/U640/B2 (OAI22D1BWP)         0.0770    0.0001 *   0.4038 f
  test_pe/test_pe_comp/test_mult_add/U640/ZN (OAI22D1BWP)         0.0763    0.0793     0.4830 r
  test_pe/test_pe_comp/test_mult_add/n641 (net)     1   0.0012              0.0000     0.4830 r
  test_pe/test_pe_comp/test_mult_add/U674/A (FA1D1BWP)            0.0763    0.0000 *   0.4830 r
  test_pe/test_pe_comp/test_mult_add/U674/S (FA1D1BWP)            0.0284    0.1455     0.6286 f
  test_pe/test_pe_comp/test_mult_add/n647 (net)     1   0.0015              0.0000     0.6286 f
  test_pe/test_pe_comp/test_mult_add/U677/A (FA1D1BWP)            0.0284    0.0000 *   0.6286 f
  test_pe/test_pe_comp/test_mult_add/U677/CO (FA1D1BWP)           0.0272    0.1319     0.7605 f
  test_pe/test_pe_comp/test_mult_add/n648 (net)     1   0.0013              0.0000     0.7605 f
  test_pe/test_pe_comp/test_mult_add/U681/A (FA1D1BWP)            0.0272    0.0000 *   0.7605 f
  test_pe/test_pe_comp/test_mult_add/U681/CO (FA1D1BWP)           0.0371    0.1395     0.9000 f
  test_pe/test_pe_comp/test_mult_add/n770 (net)     2   0.0028              0.0000     0.9000 f
  test_pe/test_pe_comp/test_mult_add/U228/A1 (ND2D2BWP)           0.0371    0.0000 *   0.9000 f
  test_pe/test_pe_comp/test_mult_add/U228/ZN (ND2D2BWP)           0.0303    0.0282     0.9282 r
  test_pe/test_pe_comp/test_mult_add/n849 (net)     3   0.0027              0.0000     0.9282 r
  test_pe/test_pe_comp/test_mult_add/U204/A1 (OAI21D1BWP)         0.0303    0.0000 *   0.9282 r
  test_pe/test_pe_comp/test_mult_add/U204/ZN (OAI21D1BWP)         0.0357    0.0297     0.9579 f
  test_pe/test_pe_comp/test_mult_add/n930 (net)     2   0.0013              0.0000     0.9579 f
  test_pe/test_pe_comp/test_mult_add/U912/A2 (CKAN2D1BWP)         0.0357    0.0000 *   0.9579 f
  test_pe/test_pe_comp/test_mult_add/U912/Z (CKAN2D1BWP)          0.0233    0.0586     1.0164 f
  test_pe/test_pe_comp/test_mult_add/n936 (net)     1   0.0012              0.0000     1.0164 f
  test_pe/test_pe_comp/test_mult_add/U1044/B (AOI211XD1BWP)       0.0233    0.0000 *   1.0164 f
  test_pe/test_pe_comp/test_mult_add/U1044/ZN (AOI211XD1BWP)      0.0628    0.0619     1.0784 r
  test_pe/test_pe_comp/test_mult_add/n1211 (net)     1   0.0016             0.0000     1.0784 r
  test_pe/test_pe_comp/test_mult_add/U1030/A1 (ND2D2BWP)          0.0628    0.0000 *   1.0784 r
  test_pe/test_pe_comp/test_mult_add/U1030/ZN (ND2D2BWP)          0.0325    0.0352     1.1136 f
  test_pe/test_pe_comp/test_mult_add/n941 (net)     1   0.0023              0.0000     1.1136 f
  test_pe/test_pe_comp/test_mult_add/U722/B (AOI21D4BWP)          0.0325    0.0000 *   1.1136 f
  test_pe/test_pe_comp/test_mult_add/U722/ZN (AOI21D4BWP)         0.0405    0.0469     1.1605 r
  test_pe/test_pe_comp/test_mult_add/n1096 (net)     1   0.0022             0.0000     1.1605 r
  test_pe/test_pe_comp/test_mult_add/U717/A1 (XOR2D2BWP)          0.0405    0.0001 *   1.1605 r
  test_pe/test_pe_comp/test_mult_add/U717/Z (XOR2D2BWP)           0.0323    0.0880     1.2486 f
  test_pe/test_pe_comp/test_mult_add/n1222 (net)     1   0.0023             0.0000     1.2486 f
  test_pe/test_pe_comp/test_mult_add/U714/I (INVD4BWP)            0.0323    0.0000 *   1.2486 f
  test_pe/test_pe_comp/test_mult_add/U714/ZN (INVD4BWP)           0.0258    0.0261     1.2747 r
  test_pe/test_pe_comp/test_mult_add/res[31] (net)     2   0.0055           0.0000     1.2747 r
  test_pe/test_pe_comp/test_mult_add/res[31] (test_mult_add_DataWidth16_0)   0.0000    1.2747 r
  test_pe/test_pe_comp/mult_res[31] (net)               0.0055              0.0000     1.2747 r
  test_pe/test_pe_comp/U139/A1 (ND2D4BWP)                         0.0258    0.0000 *   1.2747 r
  test_pe/test_pe_comp/U139/ZN (ND2D4BWP)                         0.0305    0.0259     1.3006 f
  test_pe/test_pe_comp/n428 (net)               1       0.0043              0.0000     1.3006 f
  test_pe/test_pe_comp/U11/A2 (ND2D8BWP)                          0.0305    0.0000 *   1.3007 f
  test_pe/test_pe_comp/U11/ZN (ND2D8BWP)                          0.0334    0.0325     1.3332 r
  test_pe/test_pe_comp/res[15] (net)            8       0.0134              0.0000     1.3332 r
  test_pe/test_pe_comp/res[15] (test_pe_comp_unq1_0)                        0.0000     1.3332 r
  test_pe/comp_res[15] (net)                            0.0134              0.0000     1.3332 r
  test_pe/U104/A1 (ND2D2BWP)                                      0.0334    0.0001 *   1.3333 r
  test_pe/U104/ZN (ND2D2BWP)                                      0.0507    0.0288     1.3621 f
  test_pe/n117 (net)                            1       0.0026              0.0000     1.3621 f
  test_pe/U107/A1 (ND2D4BWP)                                      0.0507    0.0001 *   1.3622 f
  test_pe/U107/ZN (ND2D4BWP)                                      0.0934    0.0666     1.4288 r
  test_pe/res[15] (net)                        21       0.0239              0.0000     1.4288 r
  test_pe/res[15] (test_pe_unq1_0)                                          0.0000     1.4288 r
  pe_out_res[15] (net)                                  0.0239              0.0000     1.4288 r
  sb_wide/pe_output_0[15] (sb_unq1_0)                                       0.0000     1.4288 r
  sb_wide/pe_output_0[15] (net)                         0.0239              0.0000     1.4288 r
  sb_wide/sbmux_pre_1_3_15/I1 (MUX4D1BWP)                         0.0934    0.0010 *   1.4298 r    d 
  sb_wide/sbmux_pre_1_3_15/Z (MUX4D1BWP)                          0.0311    0.0999     1.5297 r    d 
  sb_wide/postmux_1_3[15] (net)                 2       0.0011              0.0000     1.5297 r
  sb_wide/sbmux_pipe_1_3_15/I0 (MUX2D1BWP)                        0.0311    0.0000 *   1.5297 r    d 
  sb_wide/sbmux_pipe_1_3_15/Z (MUX2D1BWP)                         0.0331    0.0697     1.5994 r    d 
  sb_wide/n348 (net)                            1       0.0016              0.0000     1.5994 r
  sb_wide/U29/I (BUFFD4BWP)                                       0.0331    0.0000 *   1.5994 r
  sb_wide/U29/Z (BUFFD4BWP)                                       0.2954    0.1849     1.7843 r
  sb_wide/out_1_3[15] (net)                     2       0.1009              0.0000     1.7843 r
  sb_wide/out_1_3[15] (sb_unq1_0)                                           0.0000     1.7843 r
  out_BUS16_S1_T3[15] (net)                             0.1009              0.0000     1.7843 r
  out_BUS16_S1_T3[15] (out)                                       0.2954    0.0014 *   1.7857 r
  data arrival time                                                                    1.7857

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7857
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0143


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T1[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U86/A2 (ND2D1BWP)                        0.0526    0.0001 *   0.1344 r
  test_pe/test_opt_reg_a/U86/ZN (ND2D1BWP)                        0.0375    0.0429     0.1772 f
  test_pe/test_opt_reg_a/n45 (net)              2       0.0018              0.0000     0.1772 f
  test_pe/test_opt_reg_a/U17/S (CKMUX2D2BWP)                      0.0375    0.0000 *   0.1773 f
  test_pe/test_opt_reg_a/U17/Z (CKMUX2D2BWP)                      0.0588    0.1061     0.2833 r
  test_pe/test_opt_reg_a/res[2] (net)           5       0.0075              0.0000     0.2833 r
  test_pe/test_opt_reg_a/res[2] (test_opt_reg_DataWidth16_0)                0.0000     0.2833 r
  test_pe/op_a[2] (net)                                 0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/op_a[2] (test_pe_comp_unq1_0)                        0.0000     0.2833 r
  test_pe/test_pe_comp/op_a[2] (net)                    0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/a[2] (test_mult_add_DataWidth16_0)     0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/a[2] (net)         0.0075              0.0000     0.2833 r
  test_pe/test_pe_comp/test_mult_add/U823/A1 (XNR2D2BWP)          0.0588    0.0002 *   0.2836 r
  test_pe/test_pe_comp/test_mult_add/U823/ZN (XNR2D2BWP)          0.0384    0.0900     0.3736 f
  test_pe/test_pe_comp/test_mult_add/n1224 (net)     2   0.0041             0.0000     0.3736 f
  test_pe/test_pe_comp/test_mult_add/U1023/I (CKBD2BWP)           0.0384    0.0000 *   0.3736 f
  test_pe/test_pe_comp/test_mult_add/U1023/Z (CKBD2BWP)           0.0347    0.0578     0.4314 f
  test_pe/test_pe_comp/test_mult_add/n1188 (net)     6   0.0068             0.0000     0.4314 f
  test_pe/test_pe_comp/test_mult_add/U87/A1 (OAI22D2BWP)          0.0347    0.0000 *   0.4314 f
  test_pe/test_pe_comp/test_mult_add/U87/ZN (OAI22D2BWP)          0.0615    0.0404     0.4719 r
  test_pe/test_pe_comp/test_mult_add/n225 (net)     1   0.0020              0.0000     0.4719 r
  test_pe/test_pe_comp/test_mult_add/U313/A (HA1D1BWP)            0.0615    0.0000 *   0.4719 r
  test_pe/test_pe_comp/test_mult_add/U313/S (HA1D1BWP)            0.0314    0.0848     0.5567 f
  test_pe/test_pe_comp/test_mult_add/n255 (net)     3   0.0027              0.0000     0.5567 f
  test_pe/test_pe_comp/test_mult_add/U949/I (INVD0BWP)            0.0314    0.0000 *   0.5567 f
  test_pe/test_pe_comp/test_mult_add/U949/ZN (INVD0BWP)           0.0233    0.0244     0.5811 r
  test_pe/test_pe_comp/test_mult_add/n1127 (net)     1   0.0005             0.0000     0.5811 r
  test_pe/test_pe_comp/test_mult_add/U948/A2 (IOA21D1BWP)         0.0233    0.0000 *   0.5811 r
  test_pe/test_pe_comp/test_mult_add/U948/ZN (IOA21D1BWP)         0.0308    0.0613     0.6423 r
  test_pe/test_pe_comp/test_mult_add/n1126 (net)     1   0.0013             0.0000     0.6423 r
  test_pe/test_pe_comp/test_mult_add/U255/A1 (ND2D2BWP)           0.0308    0.0000 *   0.6423 r
  test_pe/test_pe_comp/test_mult_add/U255/ZN (ND2D2BWP)           0.0200    0.0222     0.6645 f
  test_pe/test_pe_comp/test_mult_add/n282 (net)     1   0.0012              0.0000     0.6645 f
  test_pe/test_pe_comp/test_mult_add/U348/A (FA1D2BWP)            0.0200    0.0000 *   0.6645 f
  test_pe/test_pe_comp/test_mult_add/U348/S (FA1D2BWP)            0.0293    0.1356     0.8002 f
  test_pe/test_pe_comp/test_mult_add/n267 (net)     2   0.0020              0.0000     0.8002 f
  test_pe/test_pe_comp/test_mult_add/U332/A1 (NR2XD1BWP)          0.0293    0.0000 *   0.8002 f
  test_pe/test_pe_comp/test_mult_add/U332/ZN (NR2XD1BWP)          0.0363    0.0318     0.8320 r
  test_pe/test_pe_comp/test_mult_add/n256 (net)     2   0.0020              0.0000     0.8320 r
  test_pe/test_pe_comp/test_mult_add/U981/A1 (OAI21D2BWP)         0.0363    0.0000 *   0.8320 r
  test_pe/test_pe_comp/test_mult_add/U981/ZN (OAI21D2BWP)         0.0279    0.0285     0.8605 f
  test_pe/test_pe_comp/test_mult_add/n1143 (net)     1   0.0014             0.0000     0.8605 f
  test_pe/test_pe_comp/test_mult_add/U980/I (INVD2BWP)            0.0279    0.0000 *   0.8605 f
  test_pe/test_pe_comp/test_mult_add/U980/ZN (INVD2BWP)           0.0233    0.0234     0.8839 r
  test_pe/test_pe_comp/test_mult_add/n269 (net)     1   0.0024              0.0000     0.8839 r
  test_pe/test_pe_comp/test_mult_add/U509/B (OAI21D4BWP)          0.0233    0.0000 *   0.8840 r
  test_pe/test_pe_comp/test_mult_add/U509/ZN (OAI21D4BWP)         0.0258    0.0300     0.9139 f
  test_pe/test_pe_comp/test_mult_add/n873 (net)     2   0.0022              0.0000     0.9139 f
  test_pe/test_pe_comp/test_mult_add/U494/A1 (ND2D2BWP)           0.0258    0.0000 *   0.9140 f
  test_pe/test_pe_comp/test_mult_add/U494/ZN (ND2D2BWP)           0.0238    0.0218     0.9358 r
  test_pe/test_pe_comp/test_mult_add/n1070 (net)     2   0.0019             0.0000     0.9358 r
  test_pe/test_pe_comp/test_mult_add/U167/A2 (ND2D2BWP)           0.0238    0.0000 *   0.9358 r
  test_pe/test_pe_comp/test_mult_add/U167/ZN (ND2D2BWP)           0.0237    0.0274     0.9631 f
  test_pe/test_pe_comp/test_mult_add/n1067 (net)     1   0.0021             0.0000     0.9631 f
  test_pe/test_pe_comp/test_mult_add/U491/A2 (ND2D3BWP)           0.0237    0.0000 *   0.9632 f
  test_pe/test_pe_comp/test_mult_add/U491/ZN (ND2D3BWP)           0.0246    0.0249     0.9880 r
  test_pe/test_pe_comp/test_mult_add/n298 (net)     2   0.0031              0.0000     0.9880 r
  test_pe/test_pe_comp/test_mult_add/U846/A1 (ND2D3BWP)           0.0246    0.0001 *   0.9881 r
  test_pe/test_pe_comp/test_mult_add/U846/ZN (ND2D3BWP)           0.0224    0.0230     1.0111 f
  test_pe/test_pe_comp/test_mult_add/n841 (net)     1   0.0025              0.0000     1.0111 f
  test_pe/test_pe_comp/test_mult_add/U436/A1 (ND2D4BWP)           0.0224    0.0001 *   1.0112 f
  test_pe/test_pe_comp/test_mult_add/U436/ZN (ND2D4BWP)           0.0301    0.0248     1.0360 r
  test_pe/test_pe_comp/test_mult_add/n384 (net)     2   0.0057              0.0000     1.0360 r
  test_pe/test_pe_comp/test_mult_add/U1001/A1 (CKND2D8BWP)        0.0301    0.0001 *   1.0361 r
  test_pe/test_pe_comp/test_mult_add/U1001/ZN (CKND2D8BWP)        0.0243    0.0255     1.0616 f
  test_pe/test_pe_comp/test_mult_add/n1012 (net)     3   0.0073             0.0000     1.0616 f
  test_pe/test_pe_comp/test_mult_add/U853/A2 (ND2D8BWP)           0.0243    0.0001 *   1.0617 f
  test_pe/test_pe_comp/test_mult_add/U853/ZN (ND2D8BWP)           0.0245    0.0253     1.0870 r
  test_pe/test_pe_comp/test_mult_add/n760 (net)     2   0.0080              0.0000     1.0870 r
  test_pe/test_pe_comp/test_mult_add/U478/A1 (CKND2D8BWP)         0.0245    0.0000 *   1.0870 r
  test_pe/test_pe_comp/test_mult_add/U478/ZN (CKND2D8BWP)         0.0350    0.0304     1.1173 f
  test_pe/test_pe_comp/test_mult_add/n1238 (net)     7   0.0132             0.0000     1.1173 f
  test_pe/test_pe_comp/test_mult_add/U130/A1 (ND2D3BWP)           0.0350    0.0004 *   1.1178 f
  test_pe/test_pe_comp/test_mult_add/U130/ZN (ND2D3BWP)           0.0187    0.0207     1.1384 r
  test_pe/test_pe_comp/test_mult_add/n1234 (net)     1   0.0012             0.0000     1.1384 r
  test_pe/test_pe_comp/test_mult_add/U985/A1 (ND2D2BWP)           0.0187    0.0000 *   1.1384 r
  test_pe/test_pe_comp/test_mult_add/U985/ZN (ND2D2BWP)           0.0194    0.0195     1.1579 f
  test_pe/test_pe_comp/test_mult_add/n1157 (net)     1   0.0014             0.0000     1.1579 f
  test_pe/test_pe_comp/test_mult_add/U993/A1 (XNR2D2BWP)          0.0194    0.0000 *   1.1579 f
  test_pe/test_pe_comp/test_mult_add/U993/ZN (XNR2D2BWP)          0.0443    0.0879     1.2459 r
  test_pe/test_pe_comp/test_mult_add/res[28] (net)     2   0.0050           0.0000     1.2459 r
  test_pe/test_pe_comp/test_mult_add/res[28] (test_mult_add_DataWidth16_0)   0.0000    1.2459 r
  test_pe/test_pe_comp/mult_res[28] (net)               0.0050              0.0000     1.2459 r
  test_pe/test_pe_comp/U140/A1 (ND2D3BWP)                         0.0443    0.0001 *   1.2459 r
  test_pe/test_pe_comp/U140/ZN (ND2D3BWP)                         0.0314    0.0321     1.2780 f
  test_pe/test_pe_comp/n96 (net)                1       0.0035              0.0000     1.2780 f
  test_pe/test_pe_comp/U149/A1 (CKND2D8BWP)                       0.0314    0.0000 *   1.2781 f
  test_pe/test_pe_comp/U149/ZN (CKND2D8BWP)                       0.0224    0.0222     1.3003 r
  test_pe/test_pe_comp/res[12] (net)            3       0.0039              0.0000     1.3003 r
  test_pe/test_pe_comp/res[12] (test_pe_comp_unq1_0)                        0.0000     1.3003 r
  test_pe/comp_res[12] (net)                            0.0039              0.0000     1.3003 r
  test_pe/U129/A1 (ND2D1BWP)                                      0.0224    0.0000 *   1.3003 r
  test_pe/U129/ZN (ND2D1BWP)                                      0.0672    0.0347     1.3350 f
  test_pe/n127 (net)                            1       0.0023              0.0000     1.3350 f
  test_pe/U131/A1 (ND2D3BWP)                                      0.0672    0.0001 *   1.3351 f
  test_pe/U131/ZN (ND2D3BWP)                                      0.1150    0.0830     1.4180 r
  test_pe/res[12] (net)                        21       0.0227              0.0000     1.4180 r
  test_pe/res[12] (test_pe_unq1_0)                                          0.0000     1.4180 r
  pe_out_res[12] (net)                                  0.0227              0.0000     1.4180 r
  sb_wide/pe_output_0[12] (sb_unq1_0)                                       0.0000     1.4180 r
  sb_wide/pe_output_0[12] (net)                         0.0227              0.0000     1.4180 r
  sb_wide/sbmux_pre_1_1_12/I1 (MUX4D1BWP)                         0.1150    0.0008 *   1.4188 r    d 
  sb_wide/sbmux_pre_1_1_12/Z (MUX4D1BWP)                          0.0332    0.1067     1.5255 r    d 
  sb_wide/postmux_1_1[12] (net)                 2       0.0013              0.0000     1.5255 r
  sb_wide/sbmux_pipe_1_1_12/I0 (MUX2D1BWP)                        0.0332    0.0000 *   1.5255 r    d 
  sb_wide/sbmux_pipe_1_1_12/Z (MUX2D1BWP)                         0.0351    0.0719     1.5975 r    d 
  sb_wide/n347 (net)                            1       0.0018              0.0000     1.5975 r
  sb_wide/U28/I (BUFFD4BWP)                                       0.0351    0.0000 *   1.5975 r
  sb_wide/U28/Z (BUFFD4BWP)                                       0.2957    0.1858     1.7833 r
  sb_wide/out_1_1[12] (net)                     2       0.1010              0.0000     1.7833 r
  sb_wide/out_1_1[12] (sb_unq1_0)                                           0.0000     1.7833 r
  out_BUS16_S1_T1[12] (net)                             0.1010              0.0000     1.7833 r
  out_BUS16_S1_T1[12] (out)                                       0.2957    0.0018 *   1.7851 r
  data arrival time                                                                    1.7851

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7851
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0149


  Startpoint: test_pe/inp_code_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_BUS16_S1_T3[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  test_pe/inp_code_reg[1]/CP (SDFCNQD4BWP)                        0.0000    0.0000     0.0000 r
  test_pe/inp_code_reg[1]/Q (SDFCNQD4BWP)                         0.0526    0.1342     0.1342 r
  test_pe/inp_code[1] (net)                     7       0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (test_opt_reg_DataWidth16_0)               0.0000     0.1342 r
  test_pe/test_opt_reg_a/mode[1] (net)                  0.0143              0.0000     0.1342 r
  test_pe/test_opt_reg_a/U98/B1 (IND2D4BWP)                       0.0526    0.0002 *   0.1344 r
  test_pe/test_opt_reg_a/U98/ZN (IND2D4BWP)                       0.0332    0.0355     0.1699 f
  test_pe/test_opt_reg_a/n70 (net)              3       0.0050              0.0000     0.1699 f
  test_pe/test_opt_reg_a/U60/I (CKND3BWP)                         0.0332    0.0001 *   0.1700 f
  test_pe/test_opt_reg_a/U60/ZN (CKND3BWP)                        0.0197    0.0219     0.1918 r
  test_pe/test_opt_reg_a/n24 (net)              1       0.0023              0.0000     0.1918 r
  test_pe/test_opt_reg_a/U61/I (INVD4BWP)                         0.0197    0.0000 *   0.1919 r
  test_pe/test_opt_reg_a/U61/ZN (INVD4BWP)                        0.0192    0.0196     0.2114 f
  test_pe/test_opt_reg_a/n73 (net)              5       0.0076              0.0000     0.2114 f
  test_pe/test_opt_reg_a/U64/A1 (ND2D3BWP)                        0.0192    0.0000 *   0.2115 f
  test_pe/test_opt_reg_a/U64/ZN (ND2D3BWP)                        0.0234    0.0190     0.2305 r
  test_pe/test_opt_reg_a/n33 (net)              1       0.0024              0.0000     0.2305 r
  test_pe/test_opt_reg_a/U75/B (OAI21D4BWP)                       0.0234    0.0000 *   0.2305 r
  test_pe/test_opt_reg_a/U75/ZN (OAI21D4BWP)                      0.0490    0.0397     0.2702 f
  test_pe/test_opt_reg_a/res[12] (net)          5       0.0068              0.0000     0.2702 f
  test_pe/test_opt_reg_a/res[12] (test_opt_reg_DataWidth16_0)               0.0000     0.2702 f
  test_pe/op_a[12] (net)                                0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (test_pe_comp_unq1_0)                       0.0000     0.2702 f
  test_pe/test_pe_comp/op_a[12] (net)                   0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (test_mult_add_DataWidth16_0)    0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/a[12] (net)        0.0068              0.0000     0.2702 f
  test_pe/test_pe_comp/test_mult_add/U1029/A2 (XNR2D2BWP)         0.0490    0.0003 *   0.2705 f
  test_pe/test_pe_comp/test_mult_add/U1029/ZN (XNR2D2BWP)         0.0465    0.1078     0.3783 r
  test_pe/test_pe_comp/test_mult_add/n1194 (net)     2   0.0055             0.0000     0.3783 r
  test_pe/test_pe_comp/test_mult_add/U1021/A1 (ND2D3BWP)          0.0465    0.0000 *   0.3783 r
  test_pe/test_pe_comp/test_mult_add/U1021/ZN (ND2D3BWP)          0.0484    0.0451     0.4235 f
  test_pe/test_pe_comp/test_mult_add/n1186 (net)     9   0.0078             0.0000     0.4235 f
  test_pe/test_pe_comp/test_mult_add/U582/A1 (OAI22D1BWP)         0.0484    0.0001 *   0.4236 f
  test_pe/test_pe_comp/test_mult_add/U582/ZN (OAI22D1BWP)         0.1011    0.0683     0.4919 r
  test_pe/test_pe_comp/test_mult_add/n613 (net)     3   0.0024              0.0000     0.4919 r
  test_pe/test_pe_comp/test_mult_add/U322/A2 (NR2XD0BWP)          0.1011    0.0000 *   0.4919 r
  test_pe/test_pe_comp/test_mult_add/U322/ZN (NR2XD0BWP)          0.0370    0.0456     0.5375 f
  test_pe/test_pe_comp/test_mult_add/n1184 (net)     1   0.0006             0.0000     0.5375 f
  test_pe/test_pe_comp/test_mult_add/U250/A2 (OAI21D1BWP)         0.0370    0.0000 *   0.5375 f
  test_pe/test_pe_comp/test_mult_add/U250/ZN (OAI21D1BWP)         0.0554    0.0514     0.5890 r
  test_pe/test_pe_comp/test_mult_add/n1182 (net)     2   0.0014             0.0000     0.5890 r
  test_pe/test_pe_comp/test_mult_add/U1020/A3 (XOR3D2BWP)         0.0554    0.0000 *   0.5890 r
  test_pe/test_pe_comp/test_mult_add/U1020/Z (XOR3D2BWP)          0.0300    0.1039     0.6929 f
  test_pe/test_pe_comp/test_mult_add/n645 (net)     1   0.0013              0.0000     0.6929 f
  test_pe/test_pe_comp/test_mult_add/U677/CI (FA1D1BWP)           0.0300    0.0000 *   0.6929 f
  test_pe/test_pe_comp/test_mult_add/U677/S (FA1D1BWP)            0.0355    0.0809     0.7738 r
  test_pe/test_pe_comp/test_mult_add/n624 (net)     3   0.0019              0.0000     0.7738 r
  test_pe/test_pe_comp/test_mult_add/U653/A1 (XOR3D2BWP)          0.0355    0.0000 *   0.7738 r
  test_pe/test_pe_comp/test_mult_add/U653/Z (XOR3D2BWP)           0.0320    0.1470     0.9208 f
  test_pe/test_pe_comp/test_mult_add/n763 (net)     2   0.0018              0.0000     0.9208 f
  test_pe/test_pe_comp/test_mult_add/U774/A1 (ND2D2BWP)           0.0320    0.0000 *   0.9208 f
  test_pe/test_pe_comp/test_mult_add/U774/ZN (ND2D2BWP)           0.0284    0.0263     0.9472 r
  test_pe/test_pe_comp/test_mult_add/n988 (net)     3   0.0026              0.0000     0.9472 r
  test_pe/test_pe_comp/test_mult_add/U775/A1 (NR2D2BWP)           0.0284    0.0000 *   0.9472 r
  test_pe/test_pe_comp/test_mult_add/U775/ZN (NR2D2BWP)           0.0156    0.0163     0.9635 f
  test_pe/test_pe_comp/test_mult_add/n768 (net)     1   0.0011              0.0000     0.9635 f
  test_pe/test_pe_comp/test_mult_add/U778/A1 (NR2XD1BWP)          0.0156    0.0000 *   0.9635 f
  test_pe/test_pe_comp/test_mult_add/U778/ZN (NR2XD1BWP)          0.0334    0.0267     0.9903 r
  test_pe/test_pe_comp/test_mult_add/n826 (net)     2   0.0019              0.0000     0.9903 r
  test_pe/test_pe_comp/test_mult_add/U836/I (INVD1BWP)            0.0334    0.0000 *   0.9903 r
  test_pe/test_pe_comp/test_mult_add/U836/ZN (INVD1BWP)           0.0243    0.0260     1.0163 f
  test_pe/test_pe_comp/test_mult_add/n937 (net)     2   0.0023              0.0000     1.0163 f
  test_pe/test_pe_comp/test_mult_add/U1034/B (AOI21D2BWP)         0.0243    0.0000 *   1.0163 f
  test_pe/test_pe_comp/test_mult_add/U1034/ZN (AOI21D2BWP)        0.0549    0.0530     1.0693 r
  test_pe/test_pe_comp/test_mult_add/n844 (net)     2   0.0023              0.0000     1.0693 r
  test_pe/test_pe_comp/test_mult_add/U759/A1 (OAI21D2BWP)         0.0549    0.0000 *   1.0694 r
  test_pe/test_pe_comp/test_mult_add/U759/ZN (OAI21D2BWP)         0.0355    0.0379     1.1072 f
  test_pe/test_pe_comp/test_mult_add/n828 (net)     1   0.0023              0.0000     1.1072 f
  test_pe/test_pe_comp/test_mult_add/U449/B (AOI21D4BWP)          0.0355    0.0000 *   1.1072 f
  test_pe/test_pe_comp/test_mult_add/U449/ZN (AOI21D4BWP)         0.0400    0.0462     1.1534 r
  test_pe/test_pe_comp/test_mult_add/n1063 (net)     1   0.0017             0.0000     1.1534 r
  test_pe/test_pe_comp/test_mult_add/U447/A1 (XOR2D2BWP)          0.0400    0.0000 *   1.1534 r
  test_pe/test_pe_comp/test_mult_add/U447/Z (XOR2D2BWP)           0.0300    0.0852     1.2386 f
  test_pe/test_pe_comp/test_mult_add/n1091 (net)     1   0.0017             0.0000     1.2386 f
  test_pe/test_pe_comp/test_mult_add/U702/I (CKND3BWP)            0.0300    0.0000 *   1.2387 f
  test_pe/test_pe_comp/test_mult_add/U702/ZN (CKND3BWP)           0.0310    0.0291     1.2677 r
  test_pe/test_pe_comp/test_mult_add/res[27] (net)     2   0.0056           0.0000     1.2677 r
  test_pe/test_pe_comp/test_mult_add/res[27] (test_mult_add_DataWidth16_0)   0.0000    1.2677 r
  test_pe/test_pe_comp/mult_res[27] (net)               0.0056              0.0000     1.2677 r
  test_pe/test_pe_comp/U137/A1 (ND2D3BWP)                         0.0310    0.0000 *   1.2678 r
  test_pe/test_pe_comp/U137/ZN (ND2D3BWP)                         0.0258    0.0239     1.2917 f
  test_pe/test_pe_comp/n400 (net)               1       0.0022              0.0000     1.2917 f
  test_pe/test_pe_comp/U288/A1 (ND2D4BWP)                         0.0258    0.0000 *   1.2917 f
  test_pe/test_pe_comp/U288/ZN (ND2D4BWP)                         0.0261    0.0228     1.3145 r
  test_pe/test_pe_comp/res[11] (net)            3       0.0039              0.0000     1.3145 r
  test_pe/test_pe_comp/res[11] (test_pe_comp_unq1_0)                        0.0000     1.3145 r
  test_pe/comp_res[11] (net)                            0.0039              0.0000     1.3145 r
  test_pe/U36/A1 (ND2D1BWP)                                       0.0261    0.0000 *   1.3146 r
  test_pe/U36/ZN (ND2D1BWP)                                       0.0616    0.0321     1.3467 f
  test_pe/n27 (net)                             1       0.0018              0.0000     1.3467 f
  test_pe/U5/A1 (ND2D3BWP)                                        0.0616    0.0000 *   1.3467 f
  test_pe/U5/ZN (ND2D3BWP)                                        0.1080    0.0762     1.4229 r
  test_pe/res[11] (net)                        21       0.0207              0.0000     1.4229 r
  test_pe/res[11] (test_pe_unq1_0)                                          0.0000     1.4229 r
  pe_out_res[11] (net)                                  0.0207              0.0000     1.4229 r
  sb_wide/pe_output_0[11] (sb_unq1_0)                                       0.0000     1.4229 r
  sb_wide/pe_output_0[11] (net)                         0.0207              0.0000     1.4229 r
  sb_wide/sbmux_pre_1_3_11/I1 (MUX4D1BWP)                         0.1080    0.0008 *   1.4237 r    d 
  sb_wide/sbmux_pre_1_3_11/Z (MUX4D1BWP)                          0.0328    0.1047     1.5285 r    d 
  sb_wide/postmux_1_3[11] (net)                 2       0.0013              0.0000     1.5285 r
  sb_wide/sbmux_pipe_1_3_11/I0 (MUX2D1BWP)                        0.0328    0.0000 *   1.5285 r    d 
  sb_wide/sbmux_pipe_1_3_11/Z (MUX2D1BWP)                         0.0290    0.0672     1.5957 r    d 
  sb_wide/n342 (net)                            1       0.0012              0.0000     1.5957 r
  sb_wide/U23/I (BUFFD4BWP)                                       0.0290    0.0000 *   1.5957 r
  sb_wide/U23/Z (BUFFD4BWP)                                       0.2954    0.1835     1.7791 r
  sb_wide/out_1_3[11] (net)                     2       0.1008              0.0000     1.7791 r
  sb_wide/out_1_3[11] (sb_unq1_0)                                           0.0000     1.7791 r
  out_BUS16_S1_T3[11] (net)                             0.1008              0.0000     1.7791 r
  out_BUS16_S1_T3[11] (out)                                       0.2954    0.0011 *   1.7802 r
  data arrival time                                                                    1.7802

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.7802
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0198


1
