
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7108
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:43]
INFO: [Synth 8-3491] module 'add_8' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:13' bound to instance 'A1' of component 'add_8' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:89]
INFO: [Synth 8-638] synthesizing module 'add_8' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:21]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U0' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:9]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U1' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:38]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U2' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:44]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U3' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:50]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U4' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:56]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U5' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:62]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U6' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:68]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/adder.vhd:4' bound to instance 'U7' of component 'adder' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'add_8' (2#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:21]
INFO: [Synth 8-3491] module 'add_8' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/addc.vhd:13' bound to instance 'A2' of component 'add_8' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:95]
INFO: [Synth 8-3491] module 'ExclusiveOr' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/exclusiveOr.vhd:5' bound to instance 'X' of component 'ExclusiveOr' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ExclusiveOr' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/exclusiveOr.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ExclusiveOr' (3#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/exclusiveOr.vhd:13]
INFO: [Synth 8-3491] module 'Hold' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/hold.vhd:5' bound to instance 'H' of component 'Hold' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Hold' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/hold.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Hold' (4#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/hold.vhd:13]
INFO: [Synth 8-3491] module 'load' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/load.vhd:5' bound to instance 'L' of component 'load' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:111]
INFO: [Synth 8-638] synthesizing module 'load' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/load.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'load' (5#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/load.vhd:13]
INFO: [Synth 8-3491] module 'mux5' declared at 'C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/mux5.vhd:34' bound to instance 'M' of component 'mux5' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mux5' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/mux5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux5' (6#1) [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/mux5.vhd:40]
ERROR: [Synth 8-549] port width mismatch for port 'result': port width = 9, actual width = 8 [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:117]
ERROR: [Synth 8-549] port width mismatch for port 'I3': port width = 9, actual width = 8 [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:121]
ERROR: [Synth 8-549] port width mismatch for port 'I4': port width = 9, actual width = 8 [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:122]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [C:/Users/hgailson/Downloads/project_1.4/project_1.4.srcs/sources_1/new/ALU.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.566 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 19:12:50 2023...
