INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module lipsi_top2
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
