#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0036B058 .scope module, "ffT" "ffT" 2 9;
 .timescale 0 0;
v0059A680_0 .net "clear", 0 0, C4<z>; 0 drivers
v0059A6D8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005A4CE0_0 .net "preset", 0 0, C4<z>; 0 drivers
v005A4D38_0 .var "q", 0 0;
v005A4D90_0 .var "qnot", 0 0;
v003635C8_0 .net "t", 0 0, C4<z>; 0 drivers
E_00591470 .event posedge, v0059A680_0, v005A4CE0_0, v0059A6D8_0;
S_0036B960 .scope module, "testeContadorEmAnel" "testeContadorEmAnel" 3 33;
 .timescale 0 0;
v005D38B0_0 .var "clear", 0 0;
v005D3908_0 .net "clk", 0 0, v005D3858_0; 1 drivers
RS_005A73B4/0/0 .resolv tri, L_005D4098, L_005D4148, L_005D41F8, L_005D42A8;
RS_005A73B4/0/4 .resolv tri, L_005D4358, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A73B4 .resolv tri, RS_005A73B4/0/0, RS_005A73B4/0/4, C4<zzzzz>, C4<zzzzz>;
v005D3960_0 .net8 "saida", 4 0, RS_005A73B4; 5 drivers
v005D39B8_0 .var "sinal", 0 0;
S_0036B630 .scope module, "clk1" "clock" 3 39, 4 9, S_0036B960;
 .timescale 0 0;
v005D3858_0 .var "clk", 0 0;
S_0036AFD0 .scope module, "contadorAnel" "contadorEmAnel" 3 41, 3 10, S_0036B960;
 .timescale 0 0;
L_005A5328 .functor OR 1, L_005D3A10, v005D39B8_0, C4<0>, C4<0>;
L_005A5408 .functor NOT 1, L_005A5328, C4<0>, C4<0>, C4<0>;
v005D3358_0 .net *"_s1", 0 0, L_005D3A10; 1 drivers
v005D33B0_0 .net *"_s51", 0 0, L_005D40F0; 1 drivers
v005D3408_0 .net *"_s55", 0 0, L_005D41A0; 1 drivers
v005D3460_0 .net *"_s59", 0 0, L_005D4250; 1 drivers
v005D34B8_0 .net *"_s63", 0 0, L_005D4300; 1 drivers
v005D3510_0 .net *"_s67", 0 0, L_005D43B0; 1 drivers
v005D3568_0 .net "clear", 0 0, v005D38B0_0; 1 drivers
v005D35C0_0 .alias "clk", 0 0, v005D3908_0;
RS_005A7384/0/0 .resolv tri, L_005D3A68, L_005D3B18, L_005D3C78, L_005D3DD8;
RS_005A7384/0/4 .resolv tri, L_005D3F38, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A7384 .resolv tri, RS_005A7384/0/0, RS_005A7384/0/4, C4<zzzzz>, C4<zzzzz>;
v005D3618_0 .net8 "q", 4 0, RS_005A7384; 5 drivers
RS_005A739C/0/0 .resolv tri, L_005D3AC0, L_005D3B70, L_005D3CD0, L_005D3E30;
RS_005A739C/0/4 .resolv tri, L_005D3F90, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A739C .resolv tri, RS_005A739C/0/0, RS_005A739C/0/4, C4<zzzzz>, C4<zzzzz>;
v005D3670_0 .net8 "qnot", 4 0, RS_005A739C; 5 drivers
v005D36C8_0 .alias "s", 4 0, v005D3960_0;
v005D3720_0 .net "signal", 0 0, v005D39B8_0; 1 drivers
v005D3778_0 .net "tmp1", 0 0, L_005A5328; 1 drivers
v005D3800_0 .net "tmp2", 0 0, L_005A5408; 1 drivers
L_005D3A10 .part RS_005A7384, 4, 1;
L_005D3A68 .part/pv v005D32A8_0, 0, 1, 5;
L_005D3AC0 .part/pv v005D3300_0, 0, 1, 5;
L_005D3B18 .part/pv v005D3040_0, 1, 1, 5;
L_005D3B70 .part/pv v005D3098_0, 1, 1, 5;
L_005D3BC8 .part RS_005A7384, 0, 1;
L_005D3C20 .part RS_005A739C, 0, 1;
L_005D3C78 .part/pv v005D2DD8_0, 2, 1, 5;
L_005D3CD0 .part/pv v005D2E30_0, 2, 1, 5;
L_005D3D28 .part RS_005A7384, 1, 1;
L_005D3D80 .part RS_005A739C, 1, 1;
L_005D3DD8 .part/pv v005D2B70_0, 3, 1, 5;
L_005D3E30 .part/pv v005D2BC8_0, 3, 1, 5;
L_005D3E88 .part RS_005A7384, 2, 1;
L_005D3EE0 .part RS_005A739C, 2, 1;
L_005D3F38 .part/pv v005D2908_0, 4, 1, 5;
L_005D3F90 .part/pv v005D2960_0, 4, 1, 5;
L_005D3FE8 .part RS_005A7384, 3, 1;
L_005D4040 .part RS_005A739C, 3, 1;
L_005D4098 .part/pv L_005D40F0, 0, 1, 5;
L_005D40F0 .part RS_005A7384, 4, 1;
L_005D4148 .part/pv L_005D41A0, 1, 1, 5;
L_005D41A0 .part RS_005A7384, 3, 1;
L_005D41F8 .part/pv L_005D4250, 2, 1, 5;
L_005D4250 .part RS_005A7384, 2, 1;
L_005D42A8 .part/pv L_005D4300, 3, 1, 5;
L_005D4300 .part RS_005A7384, 1, 1;
L_005D4358 .part/pv L_005D43B0, 4, 1, 5;
L_005D43B0 .part RS_005A7384, 0, 1;
S_0036B6B8 .scope module, "flip1" "ffJK" 3 19, 2 34, S_0036AFD0;
 .timescale 0 0;
v005D30F0_0 .alias "clear", 0 0, v005D3568_0;
v005D3148_0 .alias "clk", 0 0, v005D3908_0;
v005D31A0_0 .alias "j", 0 0, v005D3778_0;
v005D31F8_0 .alias "k", 0 0, v005D3800_0;
v005D3250_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D32A8_0 .var "q", 0 0;
v005D3300_0 .var "qnot", 0 0;
E_00591110 .event posedge, v00363620_0, v005D3250_0, v00363678_0;
S_0036B740 .scope module, "flip2" "ffJK" 3 20, 2 34, S_0036AFD0;
 .timescale 0 0;
v005D2E88_0 .alias "clear", 0 0, v005D3568_0;
v005D2EE0_0 .alias "clk", 0 0, v005D3908_0;
v005D2F38_0 .net "j", 0 0, L_005D3BC8; 1 drivers
v005D2F90_0 .net "k", 0 0, L_005D3C20; 1 drivers
v005D2FE8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D3040_0 .var "q", 0 0;
v005D3098_0 .var "qnot", 0 0;
E_00591450 .event posedge, v00363620_0, v005D2FE8_0, v00363678_0;
S_0036B7C8 .scope module, "flip3" "ffJK" 3 21, 2 34, S_0036AFD0;
 .timescale 0 0;
v005D2C20_0 .alias "clear", 0 0, v005D3568_0;
v005D2C78_0 .alias "clk", 0 0, v005D3908_0;
v005D2CD0_0 .net "j", 0 0, L_005D3D28; 1 drivers
v005D2D28_0 .net "k", 0 0, L_005D3D80; 1 drivers
v005D2D80_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D2DD8_0 .var "q", 0 0;
v005D2E30_0 .var "qnot", 0 0;
E_00591130 .event posedge, v00363620_0, v005D2D80_0, v00363678_0;
S_0036B850 .scope module, "flip4" "ffJK" 3 22, 2 34, S_0036AFD0;
 .timescale 0 0;
v005D29B8_0 .alias "clear", 0 0, v005D3568_0;
v005D2A10_0 .alias "clk", 0 0, v005D3908_0;
v005D2A68_0 .net "j", 0 0, L_005D3E88; 1 drivers
v005D2AC0_0 .net "k", 0 0, L_005D3EE0; 1 drivers
v005D2B18_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D2B70_0 .var "q", 0 0;
v005D2BC8_0 .var "qnot", 0 0;
E_00591170 .event posedge, v00363620_0, v005D2B18_0, v00363678_0;
S_0036B8D8 .scope module, "flip5" "ffJK" 3 23, 2 34, S_0036AFD0;
 .timescale 0 0;
v00363620_0 .alias "clear", 0 0, v005D3568_0;
v00363678_0 .alias "clk", 0 0, v005D3908_0;
v005D2800_0 .net "j", 0 0, L_005D3FE8; 1 drivers
v005D2858_0 .net "k", 0 0, L_005D4040; 1 drivers
v005D28B0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D2908_0 .var "q", 0 0;
v005D2960_0 .var "qnot", 0 0;
E_005911F0 .event posedge, v00363620_0, v005D28B0_0, v00363678_0;
    .scope S_0036B058;
T_0 ;
    %wait E_00591470;
    %load/v 8, v0059A680_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v005A4D38_0, 0, 1;
    %set/v v005A4D90_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005A4CE0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %set/v v005A4D38_0, 1, 1;
    %set/v v005A4D90_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v003635C8_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005A4D38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4D38_0, 0, 8;
    %load/v 8, v005A4D90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4D90_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0036B630;
T_1 ;
    %set/v v005D3858_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0036B630;
T_2 ;
    %delay 5, 0;
    %load/v 8, v005D3858_0, 1;
    %inv 8, 1;
    %set/v v005D3858_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0036B6B8;
T_3 ;
    %wait E_00591110;
    %load/v 8, v005D30F0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005D32A8_0, 0, 1;
    %set/v v005D3300_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005D3250_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005D32A8_0, 1, 1;
    %set/v v005D3300_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005D31A0_0, 1;
    %load/v 9, v005D31F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D32A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3300_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005D31A0_0, 1;
    %inv 8, 1;
    %load/v 9, v005D31F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D32A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3300_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005D31A0_0, 1;
    %load/v 9, v005D31F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005D32A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D32A8_0, 0, 8;
    %load/v 8, v005D3300_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3300_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0036B740;
T_4 ;
    %wait E_00591450;
    %load/v 8, v005D2E88_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005D3040_0, 0, 1;
    %set/v v005D3098_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005D2FE8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005D3040_0, 1, 1;
    %set/v v005D3098_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005D2F38_0, 1;
    %load/v 9, v005D2F90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3040_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3098_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005D2F38_0, 1;
    %inv 8, 1;
    %load/v 9, v005D2F90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3040_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3098_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005D2F38_0, 1;
    %load/v 9, v005D2F90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005D3040_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3040_0, 0, 8;
    %load/v 8, v005D3098_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3098_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0036B7C8;
T_5 ;
    %wait E_00591130;
    %load/v 8, v005D2C20_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005D2DD8_0, 0, 1;
    %set/v v005D2E30_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005D2D80_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005D2DD8_0, 1, 1;
    %set/v v005D2E30_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005D2CD0_0, 1;
    %load/v 9, v005D2D28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2DD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2E30_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005D2CD0_0, 1;
    %inv 8, 1;
    %load/v 9, v005D2D28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2DD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2E30_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005D2CD0_0, 1;
    %load/v 9, v005D2D28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005D2DD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2DD8_0, 0, 8;
    %load/v 8, v005D2E30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2E30_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0036B850;
T_6 ;
    %wait E_00591170;
    %load/v 8, v005D29B8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005D2B70_0, 0, 1;
    %set/v v005D2BC8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D2B18_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005D2B70_0, 1, 1;
    %set/v v005D2BC8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D2A68_0, 1;
    %load/v 9, v005D2AC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2B70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2BC8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005D2A68_0, 1;
    %inv 8, 1;
    %load/v 9, v005D2AC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2B70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2BC8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005D2A68_0, 1;
    %load/v 9, v005D2AC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005D2B70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2B70_0, 0, 8;
    %load/v 8, v005D2BC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2BC8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0036B8D8;
T_7 ;
    %wait E_005911F0;
    %load/v 8, v00363620_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005D2908_0, 0, 1;
    %set/v v005D2960_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005D28B0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005D2908_0, 1, 1;
    %set/v v005D2960_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005D2800_0, 1;
    %load/v 9, v005D2858_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2960_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005D2800_0, 1;
    %inv 8, 1;
    %load/v 9, v005D2858_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2960_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005D2800_0, 1;
    %load/v 9, v005D2858_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v005D2908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2908_0, 0, 8;
    %load/v 8, v005D2960_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D2960_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0036B960;
T_8 ;
    %set/v v005D38B0_0, 0, 1;
    %set/v v005D39B8_0, 0, 1;
    %vpi_call 3 48 "$display", "\012Guia 09:";
    %vpi_call 3 49 "$display", "Exercicio 06 Extra - Contador Anel - Alvaro Henrique de Araujo Rungue - 395487 ";
    %vpi_call 3 51 "$display", "\012Saida:\012";
    %vpi_call 3 52 "$monitor", "%4b", v005D3960_0;
    %delay 1, 0;
    %set/v v005D38B0_0, 1, 1;
    %delay 1, 0;
    %set/v v005D38B0_0, 0, 1;
    %delay 1, 0;
    %set/v v005D39B8_0, 1, 1;
    %delay 3, 0;
    %set/v v005D39B8_0, 0, 1;
    %delay 90, 0;
    %vpi_call 3 59 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipFlops.v";
    "C:\Users\HENRIQUE\Desktop\Guia 09 - 395487\Exercicio06.v";
    "./clock.v";
