Timing Analyzer report for Serial_system_bus
Tue Dec  9 15:27:36 2025
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Serial_system_bus                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.1%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   2.5%      ;
;     Processors 5-6         ;   2.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; constraints.sdc ; OK     ; Tue Dec  9 15:27:34 2025 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 173.07 MHz ; 173.07 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; 14.222 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.292 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 16.805 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 2.660 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.571 ; 0.000                          ;
+----------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.222 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.714      ;
; 14.269 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 5.662      ;
; 14.314 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.622      ;
; 14.342 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.594      ;
; 14.361 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 5.570      ;
; 14.389 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 5.542      ;
; 14.505 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.397      ;
; 14.506 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.396      ;
; 14.507 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.395      ;
; 14.509 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.393      ;
; 14.636 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.300      ;
; 14.654 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.282      ;
; 14.668 ; master_port:master1_port|counter[1]                                                                                                               ; master_port:master1_port|mwdata                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.270      ;
; 14.670 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.262      ;
; 14.681 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 4.927      ;
; 14.688 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[2]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 4.920      ;
; 14.694 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.242      ;
; 14.708 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.228      ;
; 14.708 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.228      ;
; 14.709 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 4.899      ;
; 14.726 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.210      ;
; 14.726 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.206      ;
; 14.731 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.174      ;
; 14.732 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.173      ;
; 14.733 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.172      ;
; 14.735 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.170      ;
; 14.754 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.182      ;
; 14.766 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.170      ;
; 14.772 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.164      ;
; 14.780 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.156      ;
; 14.795 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.141      ;
; 14.809 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.121      ;
; 14.812 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.124      ;
; 14.813 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.123      ;
; 14.816 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.113      ;
; 14.818 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.111      ;
; 14.826 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.110      ;
; 14.830 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.106      ;
; 14.830 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.096      ;
; 14.838 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[11]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.091      ;
; 14.840 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[8]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.089      ;
; 14.840 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[10]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.089      ;
; 14.841 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[9]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.088      ;
; 14.848 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.088      ;
; 14.848 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.081      ;
; 14.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.077      ;
; 14.853 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.083      ;
; 14.867 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.069      ;
; 14.874 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.383     ; 4.738      ;
; 14.886 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_memory_bram:sm|rdata[5]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.390     ; 4.719      ;
; 14.888 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.048      ;
; 14.896 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.039      ;
; 14.897 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.039      ;
; 14.901 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.029      ;
; 14.902 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.034      ;
; 14.910 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.029      ;
; 14.911 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.021      ;
; 14.915 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.021      ;
; 14.915 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.017      ;
; 14.915 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.017      ;
; 14.915 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.987      ;
; 14.915 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                                                   ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.024      ;
; 14.918 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.984      ;
; 14.920 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.982      ;
; 14.920 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.982      ;
; 14.922 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.014      ;
; 14.929 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.001      ;
; 14.940 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.996      ;
; 14.943 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.988      ;
; 14.949 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                                            ; bus_bridge_master:master2_bridge|expect_rdata                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.986      ;
; 14.950 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.984      ;
; 14.952 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.983      ;
; 14.955 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.981      ;
; 14.955 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.981      ;
; 14.969 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.967      ;
; 14.971 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.958      ;
; 14.971 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[7]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.958      ;
; 14.973 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.963      ;
; 14.979 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.950      ;
; 14.979 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.950      ;
; 14.980 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.956      ;
; 14.984 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.952      ;
; 14.988 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.946      ;
; 14.988 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.946      ;
; 14.991 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 4.623      ;
; 14.994 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.942      ;
; 14.999 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.932      ;
; 15.001 ; bus_bridge_slave:slave3_bridge|state.RDATA                                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.943      ;
; 15.001 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.933      ;
; 15.002 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.934      ;
; 15.002 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.937      ;
; 15.007 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                                                   ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.932      ;
; 15.013 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.923      ;
; 15.017 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_memory_bram:sm|rdata[7]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 4.600      ;
; 15.023 ; master_port:master1_port|mvalid                                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.874      ;
; 15.024 ; master_port:master1_port|mvalid                                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.873      ;
; 15.025 ; master_port:master1_port|mvalid                                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.872      ;
; 15.027 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.909      ;
; 15.027 ; master_port:master1_port|mvalid                                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.870      ;
; 15.030 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.906      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.292 ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.859      ;
; 0.297 ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.862      ;
; 0.309 ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.876      ;
; 0.310 ; slave:slave1_inst|slave_port:sp|addr[7]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.873      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|addr[5]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.874      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|addr[8]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.883      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|addr[7]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 0.880      ;
; 0.321 ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.888      ;
; 0.322 ; slave:slave1_inst|slave_port:sp|addr[6]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.885      ;
; 0.322 ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.887      ;
; 0.323 ; slave:slave2_inst|slave_port:sp|addr[3]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.888      ;
; 0.328 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                          ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.901      ;
; 0.328 ; slave:slave2_inst|slave_port:sp|addr[7]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.910      ;
; 0.329 ; slave:slave2_inst|slave_port:sp|addr[2]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.894      ;
; 0.329 ; slave:slave2_inst|slave_port:sp|addr[6]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.911      ;
; 0.331 ; slave:slave1_inst|slave_port:sp|addr[6]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 0.892      ;
; 0.332 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                      ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.900      ;
; 0.334 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                     ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.902      ;
; 0.338 ; slave:slave2_inst|slave_port:sp|addr[6]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.908      ;
; 0.341 ; slave:slave1_inst|slave_port:sp|addr[4]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.904      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|addr[5]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.907      ;
; 0.345 ; slave:slave2_inst|slave_port:sp|addr[1]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.912      ;
; 0.347 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                     ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.915      ;
; 0.347 ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.926      ;
; 0.349 ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a1~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.915      ;
; 0.351 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                      ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.915      ;
; 0.351 ; slave:slave1_inst|slave_port:sp|addr[4]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 0.912      ;
; 0.352 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                     ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.923      ;
; 0.354 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                      ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.918      ;
; 0.356 ; slave:slave2_inst|slave_port:sp|addr[10]                                         ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.921      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                           ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|wdata[0]                                         ; slave:slave2_inst|slave_port:sp|wdata[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|wdata[1]                                         ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|wdata[2]                                         ; slave:slave2_inst|slave_port:sp|wdata[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|wdata[5]                                         ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|wdata[6]                                         ; slave:slave2_inst|slave_port:sp|wdata[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                   ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2                           ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1                           ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.NONE                          ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.NONE                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_grant                               ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_grant                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                           ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; demo_state.DEMO_WAIT                                                             ; demo_state.DEMO_WAIT                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; demo_state.DEMO_WAIT_START                                                       ; demo_state.DEMO_WAIT_START                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; captured_write_mode                                                              ; captured_write_mode                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|clear_addr[0]         ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|clear_addr[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; demo_state.DEMO_IDLE                                                             ; demo_state.DEMO_IDLE                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|srdata                                           ; slave:slave1_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[0]                                         ; slave:slave1_inst|slave_port:sp|wdata[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[1]                                         ; slave:slave1_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[2]                                         ; slave:slave1_inst|slave_port:sp|wdata[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[3]                                         ; slave:slave1_inst|slave_port:sp|wdata[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[4]                                         ; slave:slave1_inst|slave_port:sp|wdata[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; slave:slave1_inst|slave_port:sp|addr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; slave:slave1_inst|slave_port:sp|addr[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; slave:slave1_inst|slave_port:sp|addr[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; slave:slave1_inst|slave_port:sp|addr[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[4]                                          ; slave:slave1_inst|slave_port:sp|addr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[5]                                          ; slave:slave1_inst|slave_port:sp|addr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[6]                                          ; slave:slave1_inst|slave_port:sp|addr[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[7]                                          ; slave:slave1_inst|slave_port:sp|addr[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[8]                                          ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[9]                                          ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[10]                                         ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[5]                                         ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[6]                                         ; slave:slave1_inst|slave_port:sp|wdata[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[7]                                         ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                               ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                               ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                               ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                               ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|svalid                                           ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.RVALID                                     ; slave:slave1_inst|slave_port:sp|state.RVALID                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.RDATA                                      ; slave:slave1_inst|slave_port:sp|state.RDATA                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.WDATA                                      ; slave:slave1_inst|slave_port:sp|state.WDATA                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+---------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[5]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[4]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[6]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[7]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.ADDR                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.IDLE                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RVALID                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.SREADY                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemren                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.095      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[6]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[4]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.091      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.WDATA                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|ren_prev                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|rvalid                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RDATA                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|svalid                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[12]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[10]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[14]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[16]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[22]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.092      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory~0                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.094      ;
; 16.805 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|srdata                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.096      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.092      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[18]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.806 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[20]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.091      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_en                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[3]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[2]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[5]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.811 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_m_ready                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.090      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.090      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.090      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.090      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.090      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
; 16.812 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.098      ;
+--------+---------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                          ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[17]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[19]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[16]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[18]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[13]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[12]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[14]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[15]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[10]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.660 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.891      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.888      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_u_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.886      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[20]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.889      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_en                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_m_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.886      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.886      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.886      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.886      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.885      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
; 2.662 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.881      ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.235 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 193.09 MHz ; 193.09 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 14.821 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.291 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.164 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.395 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.590 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.821 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.122      ;
; 14.868 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.070      ;
; 14.922 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.021      ;
; 14.948 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.995      ;
; 14.969 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.969      ;
; 14.995 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.943      ;
; 15.100 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.810      ;
; 15.100 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.810      ;
; 15.102 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.808      ;
; 15.104 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.806      ;
; 15.175 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.767      ;
; 15.201 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.741      ;
; 15.213 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.729      ;
; 15.222 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.345     ; 4.428      ;
; 15.230 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[2]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.345     ; 4.420      ;
; 15.235 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.707      ;
; 15.244 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.695      ;
; 15.251 ; master_port:master1_port|counter[1]                                                                                                               ; master_port:master1_port|mwdata                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.693      ;
; 15.262 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.345     ; 4.388      ;
; 15.295 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.644      ;
; 15.304 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.638      ;
; 15.325 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.617      ;
; 15.326 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.589      ;
; 15.326 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.589      ;
; 15.328 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.587      ;
; 15.330 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.585      ;
; 15.334 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.608      ;
; 15.334 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.598      ;
; 15.341 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.594      ;
; 15.342 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.593      ;
; 15.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.597      ;
; 15.352 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.587      ;
; 15.357 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.585      ;
; 15.360 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.582      ;
; 15.361 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[11]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.574      ;
; 15.362 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[10]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.573      ;
; 15.364 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[9]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.571      ;
; 15.366 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.576      ;
; 15.366 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.576      ;
; 15.366 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[8]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.569      ;
; 15.372 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.570      ;
; 15.374 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.568      ;
; 15.392 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.550      ;
; 15.394 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.548      ;
; 15.398 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.544      ;
; 15.399 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.537      ;
; 15.403 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.533      ;
; 15.404 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.538      ;
; 15.411 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.343     ; 4.241      ;
; 15.415 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.527      ;
; 15.420 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_memory_bram:sm|rdata[5]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.346     ; 4.229      ;
; 15.426 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.516      ;
; 15.434 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.513      ;
; 15.436 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                                                   ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.511      ;
; 15.441 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.445 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.494      ;
; 15.446 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.493      ;
; 15.450 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.486      ;
; 15.453 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.457      ;
; 15.455 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.487      ;
; 15.455 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.455      ;
; 15.455 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|wdata[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.455      ;
; 15.466 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.476      ;
; 15.467 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.471      ;
; 15.470 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.474      ;
; 15.475 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.460      ;
; 15.475 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[7]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.460      ;
; 15.478 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                                            ; bus_bridge_master:master2_bridge|expect_rdata                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.463      ;
; 15.479 ; slave:slave1_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.460      ;
; 15.481 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.461      ;
; 15.481 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.454      ;
; 15.481 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.454      ;
; 15.486 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.456      ;
; 15.487 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.455      ;
; 15.489 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.451      ;
; 15.491 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.449      ;
; 15.493 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.449      ;
; 15.505 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.436      ;
; 15.507 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 4.147      ;
; 15.507 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.435      ;
; 15.515 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.427      ;
; 15.518 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.420      ;
; 15.519 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.423      ;
; 15.521 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.423      ;
; 15.535 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.412      ;
; 15.536 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.406      ;
; 15.537 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                                                   ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.410      ;
; 15.538 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_memory_bram:sm|rdata[7]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.338     ; 4.119      ;
; 15.539 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.403      ;
; 15.541 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.401      ;
; 15.541 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.400      ;
; 15.545 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.394      ;
; 15.546 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.393      ;
; 15.548 ; bus_bridge_slave:slave3_bridge|state.RDATA                                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 4.404      ;
; 15.551 ; slave:slave2_inst|slave_port:sp|svalid                                                                                                            ; master_port:master1_port|rdata[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.392      ;
; 15.556 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.386      ;
; 15.560 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.377      ;
; 15.561 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.386      ;
; 15.562 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                                    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.380      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; slave:slave2_inst|slave_port:sp|addr[0]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.798      ;
; 0.292 ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.801      ;
; 0.300 ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.803      ;
; 0.301 ; slave:slave1_inst|slave_port:sp|addr[5]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.804      ;
; 0.302 ; slave:slave1_inst|slave_port:sp|addr[1]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.811      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.810      ;
; 0.310 ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.819      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|addr[6]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.814      ;
; 0.311 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|master_port:master|state.REQ                        ; bus_bridge_master:master2_bridge|master_port:master|state.REQ                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|master_port:master|state.IDLE                       ; bus_bridge_master:master2_bridge|master_port:master|state.IDLE                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|master_port:master|state.SPLIT                      ; bus_bridge_master:master2_bridge|master_port:master|state.SPLIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|mode                                 ; bus_bridge_slave:slave3_bridge|slave_port:slave|mode                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.WAIT                           ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.WAIT                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.RDATA                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.RDATA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwen                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwen                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.SPLIT                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.SPLIT                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[0]                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[1]                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[2]                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[3]                          ; bus_bridge_slave:slave3_bridge|slave_port:slave|rcounter[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; master_port:master1_port|state.WDATA                                                 ; master_port:master1_port|state.WDATA                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; master_port:master1_port|state.REQ                                                   ; master_port:master1_port|state.REQ                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                               ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                               ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                               ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|srdata                                               ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[0]                                             ; slave:slave1_inst|slave_port:sp|wdata[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[1]                                             ; slave:slave1_inst|slave_port:sp|wdata[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[2]                                             ; slave:slave1_inst|slave_port:sp|wdata[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[3]                                             ; slave:slave1_inst|slave_port:sp|wdata[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[4]                                             ; slave:slave1_inst|slave_port:sp|wdata[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; slave:slave1_inst|slave_port:sp|addr[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[1]                                              ; slave:slave1_inst|slave_port:sp|addr[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[2]                                              ; slave:slave1_inst|slave_port:sp|addr[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[3]                                              ; slave:slave1_inst|slave_port:sp|addr[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[4]                                              ; slave:slave1_inst|slave_port:sp|addr[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[5]                                              ; slave:slave1_inst|slave_port:sp|addr[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[6]                                              ; slave:slave1_inst|slave_port:sp|addr[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; slave:slave1_inst|slave_port:sp|addr[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[8]                                              ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[9]                                              ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[10]                                             ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[5]                                             ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[6]                                             ; slave:slave1_inst|slave_port:sp|wdata[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[7]                                             ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|svalid                                               ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.RVALID                                         ; slave:slave1_inst|slave_port:sp|state.RVALID                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.RDATA                                          ; slave:slave1_inst|slave_port:sp|state.RDATA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.WDATA                                          ; slave:slave1_inst|slave_port:sp|state.WDATA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[4]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_master:master2_bridge|master_port:master|rdata[1]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[7]                                                    ; master_port:master1_port|rdata[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[6]                                                    ; master_port:master1_port|rdata[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[5]                                                    ; master_port:master1_port|rdata[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[4]                                                    ; master_port:master1_port|rdata[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[3]                                                    ; master_port:master1_port|rdata[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[2]                                                    ; master_port:master1_port|rdata[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[1]                                                    ; master_port:master1_port|rdata[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|rdata[0]                                                    ; master_port:master1_port|rdata[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                       ;
+--------+---------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.164 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.740      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.ADDR                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.IDLE                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.743      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RVALID                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.SREADY                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemren                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[6]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[4]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.WDATA                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|ren_prev                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|rvalid                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RDATA                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|svalid                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory~0                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.742      ;
; 17.165 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|srdata                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.745      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[3]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[2]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[5]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[4]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[7]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.744      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.741      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[18]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.166 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[20]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.167 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[22]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.740      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.745      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.745      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.745      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.745      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.745      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[18]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.748      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[12]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[14]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.748      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.748      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[4]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[7]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[5]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.748      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[8]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
; 17.172 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[10]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.749      ;
+--------+---------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                           ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_en                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_m_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.600      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.600      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.600      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.600      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.600      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_u_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[20]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[17]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[19]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[16]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[13]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[15]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.603      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.601      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.597      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.593      ;
; 2.395 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.598      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[18]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[12]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[14]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
; 2.396 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.604      ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.704 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 16.544 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.143 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 18.097 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.529 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.378 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.544 ; slave:slave2_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.409      ;
; 16.574 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                          ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.374      ;
; 16.619 ; slave:slave2_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.334      ;
; 16.641 ; slave:slave2_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.312      ;
; 16.649 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                          ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.299      ;
; 16.671 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                          ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.277      ;
; 16.753 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.176      ;
; 16.754 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.175      ;
; 16.755 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.174      ;
; 16.755 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.174      ;
; 16.872 ; slave:slave1_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.078      ;
; 16.884 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.066      ;
; 16.904 ; master_port:master1_port|counter[1]                                             ; master_port:master1_port|mwdata                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.048      ;
; 16.906 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.047      ;
; 16.915 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.038      ;
; 16.915 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.035      ;
; 16.916 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.016      ;
; 16.917 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.015      ;
; 16.918 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.014      ;
; 16.918 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.014      ;
; 16.919 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.034      ;
; 16.928 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.025      ;
; 16.935 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.018      ;
; 16.939 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.014      ;
; 16.942 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.011      ;
; 16.944 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.009      ;
; 16.947 ; slave:slave1_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.003      ;
; 16.948 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.995      ;
; 16.951 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.002      ;
; 16.952 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.001      ;
; 16.955 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.998      ;
; 16.960 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.993      ;
; 16.961 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.986      ;
; 16.961 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.986      ;
; 16.966 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                 ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.990      ;
; 16.968 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.985      ;
; 16.969 ; slave:slave1_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.981      ;
; 16.971 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.982      ;
; 16.972 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[9]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.975      ;
; 16.972 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.957      ;
; 16.972 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[11]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.975      ;
; 16.973 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[8]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.974      ;
; 16.973 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[10]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.974      ;
; 16.974 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|wdata[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.955      ;
; 16.978 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|wdata[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.951      ;
; 16.978 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                 ; master_port:master1_port|rdata[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.978      ;
; 16.979 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave1_inst|slave_port:sp|wdata[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.950      ;
; 16.984 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.969      ;
; 16.987 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.966      ;
; 16.988 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.959      ;
; 16.989 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                          ; bus_bridge_master:master2_bridge|expect_rdata                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.964      ;
; 16.992 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.955      ;
; 17.013 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.940      ;
; 17.022 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.931      ;
; 17.022 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.931      ;
; 17.025 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.928      ;
; 17.031 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.922      ;
; 17.034 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.919      ;
; 17.037 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.913      ;
; 17.038 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.912      ;
; 17.041 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                 ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.915      ;
; 17.043 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.907      ;
; 17.046 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.907      ;
; 17.047 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.906      ;
; 17.049 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.904      ;
; 17.051 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.896      ;
; 17.051 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[7]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.896      ;
; 17.051 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|wdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.898      ;
; 17.053 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                 ; master_port:master1_port|rdata[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.903      ;
; 17.055 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.898      ;
; 17.057 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.896      ;
; 17.058 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.895      ;
; 17.058 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.895      ;
; 17.058 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.889      ;
; 17.058 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.889      ;
; 17.061 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.892      ;
; 17.063 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                 ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.893      ;
; 17.066 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.887      ;
; 17.066 ; master_port:master1_port|mvalid                                                 ; slave:slave1_inst|slave_port:sp|addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.861      ;
; 17.067 ; master_port:master1_port|mvalid                                                 ; slave:slave1_inst|slave_port:sp|addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.860      ;
; 17.068 ; master_port:master1_port|mvalid                                                 ; slave:slave1_inst|slave_port:sp|addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.859      ;
; 17.068 ; master_port:master1_port|mvalid                                                 ; slave:slave1_inst|slave_port:sp|addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.859      ;
; 17.075 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                 ; master_port:master1_port|rdata[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.881      ;
; 17.076 ; slave:slave2_inst|slave_port:sp|svalid                                          ; master_port:master1_port|rdata[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.877      ;
; 17.078 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.875      ;
; 17.081 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|wdata[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.868      ;
; 17.083 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                  ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.867      ;
; 17.089 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                      ; slave:slave2_inst|slave_port:sp|wdata[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.861      ;
; 17.090 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.863      ;
; 17.093 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.860      ;
; 17.095 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.858      ;
; 17.098 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.854      ;
; 17.103 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                  ; bus_bridge_master:master2_bridge|master_port:master|mwdata                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.847      ;
; 17.103 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.849      ;
; 17.104 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.849      ;
; 17.104 ; bus_bridge_slave:slave3_bridge|state.RDATA                                      ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.858      ;
; 17.105 ; slave:slave2_inst|slave_port:sp|svalid                                          ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.845      ;
; 17.106 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                          ; master_port:master1_port|rdata[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.842      ;
; 17.111 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.835      ;
; 17.117 ; slave:slave2_inst|slave_port:sp|svalid                                          ; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.833      ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; slave:slave2_inst|slave_port:sp|addr[0]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.471      ;
; 0.151 ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|addr[1]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; slave:slave1_inst|slave_port:sp|addr[5]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.154 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                         ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; slave:slave1_inst|slave_port:sp|addr[8]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; slave:slave1_inst|slave_port:sp|addr[3]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; slave:slave1_inst|slave_port:sp|addr[6]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; slave:slave2_inst|slave_port:sp|addr[3]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; slave:slave2_inst|slave_port:sp|addr[2]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.485      ;
; 0.161 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                              ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                         ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                         ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.483      ;
; 0.167 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; slave:slave1_inst|slave_port:sp|addr[4]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; slave:slave2_inst|slave_port:sp|addr[5]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.494      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|addr[0]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a1~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.498      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|addr[6]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|addr[6]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.507      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|addr[7]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.507      ;
; 0.172 ; slave:slave1_inst|slave_port:sp|addr[6]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.492      ;
; 0.174 ; slave:slave2_inst|slave_port:sp|addr[10]                                             ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a0~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; slave:slave2_inst|slave_port:sp|addr[1]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.502      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|addr[8]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a1~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.505      ;
; 0.180 ; slave:slave1_inst|slave_port:sp|addr[4]                                              ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.500      ;
; 0.180 ; slave:slave1_inst|slave_port:sp|addr[10]                                             ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.502      ;
; 0.180 ; slave:slave2_inst|slave_memory_bram:sm|clear_addr[10]                                ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.507      ;
; 0.181 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                              ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_d9p1:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.509      ;
; 0.182 ; slave:slave2_inst|slave_port:sp|addr[0]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a5~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.515      ;
; 0.183 ; slave:slave2_inst|slave_port:sp|addr[7]                                              ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_c8p1:auto_generated|ram_block1a4~portb_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.513      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[4]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_master:master2_bridge|master_port:master|rdata[1]                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[7]                                                    ; master_port:master1_port|rdata[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[6]                                                    ; master_port:master1_port|rdata[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[5]                                                    ; master_port:master1_port|rdata[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[4]                                                    ; master_port:master1_port|rdata[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[3]                                                    ; master_port:master1_port|rdata[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[2]                                                    ; master_port:master1_port|rdata[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[1]                                                    ; master_port:master1_port|rdata[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|rdata[0]                                                    ; master_port:master1_port|rdata[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]        ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|srdata                                               ; slave:slave2_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[2]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[2]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[3]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[4]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[5]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[6]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[7]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[8]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[9]                              ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[9]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[10]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|addr[10]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[6]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|wdata[0]                                             ; slave:slave2_inst|slave_port:sp|wdata[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|wdata[1]                                             ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|wdata[2]                                             ; slave:slave2_inst|slave_port:sp|wdata[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|wdata[5]                                             ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[0]                                              ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[1]                                              ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[2]                                              ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[3]                                              ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[4]                                              ; slave:slave2_inst|slave_port:sp|addr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[5]                                              ; slave:slave2_inst|slave_port:sp|addr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[8]                                              ; slave:slave2_inst|slave_port:sp|addr[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[9]                                              ; slave:slave2_inst|slave_port:sp|addr[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[10]                                             ; slave:slave2_inst|slave_port:sp|addr[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|addr[11]                                             ; slave:slave2_inst|slave_port:sp|addr[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave2_inst|slave_port:sp|wdata[6]                                             ; slave:slave2_inst|slave_port:sp|wdata[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                       ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2                               ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.097 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.827      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[12]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[10]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[6]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[14]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[16]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[18]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[20]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.098 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0_bypass[22]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.826      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|counter[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.ADDR                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.IDLE                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[7]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[6]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[5]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[4]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[3]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[2]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|wdata[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[10]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[9]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[8]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[7]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[3]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[2]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|addr[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RVALID                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.SREADY                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemren                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.825      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.WDATA                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|ren_prev                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|rvalid                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|state.RDATA                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|svalid                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_memory_bram:sm|memory~0                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.828      ;
; 18.099 ; reset_sync[2] ; slave:slave1_inst|slave_port:sp|srdata                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.830      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.831      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.831      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.831      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.831      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.831      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.834      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.834      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.834      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.834      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.829      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.829      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.829      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.829      ;
; 18.104 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.829      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|u_din[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|u_din[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|u_din[12]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|u_din[2]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|u_din[3]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
; 18.105 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.835      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                           ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_en                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|u_din[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_m_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.654      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.654      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.654      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.654      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.654      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.657      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.657      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.657      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.657      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.652      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.652      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.652      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.652      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.648      ;
; 1.529 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|prev_u_ready                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.653      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[20]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[17]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[19]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[16]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[18]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[13]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[12]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[14]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[15]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[10]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.658      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|fifo_din[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.656      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
; 1.530 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.652      ;
+-------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.226 ns




+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.222 ; 0.143 ; 16.805   ; 1.529   ; 9.378               ;
;  CLOCK_50        ; 14.222 ; 0.143 ; 16.805   ; 1.529   ; 9.378               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_BRIDGE_S_RX      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_BRIDGE_M_RX      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16134    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16134    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 779      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 779      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Tue Dec  9 15:27:34 2025
Info: Command: quartus_sta Serial_system_bus -c Serial_system_bus
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'constraints.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.222               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.805               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.660               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.571               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.235 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.821               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.164               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.395               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.590               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.704 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.544               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.097               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.529               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.226 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 556 megabytes
    Info: Processing ended: Tue Dec  9 15:27:36 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


