

================================================================
== Vitis HLS Report for 'conv_via_tiling'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_4         |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_91_5        |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_102_6     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_129_12  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 39 
42 --> 43 
43 --> 44 
44 --> 45 41 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 56 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 48 
56 --> 57 
57 --> 44 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.50>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tr = alloca i32 1" [merged_conv_top.cpp:90]   --->   Operation 58 'alloca' 'tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%pad_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %pad"   --->   Operation 59 'read' 'pad_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%stride_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride"   --->   Operation 60 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 61 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 62 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight"   --->   Operation 63 'read' 'weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 64 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 65 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 66 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%out_ch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %out_ch"   --->   Operation 67 'read' 'out_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%in_ch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %in_ch"   --->   Operation 68 'read' 'in_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%localOut = alloca i64 1" [merged_conv_top.cpp:108]   --->   Operation 69 'alloca' 'localOut' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%localW = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 70 'alloca' 'localW' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%localW_1 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 71 'alloca' 'localW_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%localW_2 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 72 'alloca' 'localW_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%localW_3 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 73 'alloca' 'localW_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%localW_4 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 74 'alloca' 'localW_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%localW_5 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 75 'alloca' 'localW_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%localW_6 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 76 'alloca' 'localW_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%localW_7 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 77 'alloca' 'localW_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%localW_8 = alloca i64 1" [merged_conv_top.cpp:134]   --->   Operation 78 'alloca' 'localW_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%localIn = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 79 'alloca' 'localIn' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%localIn_1 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 80 'alloca' 'localIn_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%localIn_2 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 81 'alloca' 'localIn_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%localIn_3 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 82 'alloca' 'localIn_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%localIn_4 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 83 'alloca' 'localIn_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%localIn_5 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 84 'alloca' 'localIn_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%localIn_6 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 85 'alloca' 'localIn_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%localIn_7 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 86 'alloca' 'localIn_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%localIn_8 = alloca i64 1" [merged_conv_top.cpp:162]   --->   Operation 87 'alloca' 'localIn_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%shl_ln29 = shl i32 %pad_read, i32 1" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 88 'shl' 'shl_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln29 = add i32 %shl_ln29, i32 4294967293" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 89 'add' 'add_ln29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln29_1 = add i32 %add_ln29, i32 %H_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 90 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [36/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 91 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln29_3 = add i32 %add_ln29, i32 %W_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 92 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [36/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 93 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln90 = store i29 0, i29 %tr" [merged_conv_top.cpp:90]   --->   Operation 94 'store' 'store_ln90' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 95 [35/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 95 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [35/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 96 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 97 [34/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 97 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [34/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 98 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 99 [33/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 99 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [33/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 100 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 101 [32/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 101 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [32/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 102 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 103 [31/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 103 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [31/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 104 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 105 [30/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 105 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [30/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 106 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 107 [29/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 107 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [29/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 108 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 109 [28/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 109 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [28/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 110 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 111 [27/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 111 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [27/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 112 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 113 [26/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 113 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [26/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 114 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 115 [25/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 115 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [25/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 116 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 117 [24/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 117 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [24/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 118 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 119 [23/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 119 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [23/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 120 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 121 [22/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 121 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [22/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 122 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 123 [21/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 123 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [21/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 124 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 125 [20/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 125 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [20/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 126 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 127 [19/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 127 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [19/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 128 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 129 [18/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 129 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [18/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 130 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 131 [17/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 131 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [17/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 132 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 133 [16/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 133 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 134 [16/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 134 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 135 [15/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 135 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [15/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 136 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 137 [14/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 137 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [14/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 138 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 139 [13/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 139 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [13/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 140 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 141 [12/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 141 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [12/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 142 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 143 [11/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 143 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [11/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 144 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 145 [10/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 145 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 146 [10/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 146 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 147 [9/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 147 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 148 [9/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 148 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 149 [8/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 149 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 150 [8/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 150 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 151 [7/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 151 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [7/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 152 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 153 [6/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 153 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 154 [6/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 154 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 155 [5/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 155 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 156 [5/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 156 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 157 [4/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 157 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 158 [4/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 158 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 159 [3/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 159 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 160 [3/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 160 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 161 [2/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 161 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 162 [2/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 162 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.91>
ST_36 : Operation 163 [1/36] (1.47ns)   --->   "%sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 163 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (1.01ns)   --->   "%out_h = add i32 %sdiv_ln29, i32 1" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 164 'add' 'out_h' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 165 [1/36] (1.47ns)   --->   "%sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 165 'sdiv' 'sdiv_ln29_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 166 [1/1] (1.01ns)   --->   "%out_w = add i32 %sdiv_ln29_1, i32 1" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 166 'add' 'out_w' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 167 [1/1] (1.01ns)   --->   "%cmp366 = icmp_sgt  i32 %out_h, i32 0" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 167 'icmp' 'cmp366' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 168 [1/1] (1.01ns)   --->   "%cmp764 = icmp_sgt  i32 %out_w, i32 0" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 168 'icmp' 'cmp764' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %out_h" [merged_conv_top.cpp:45]   --->   Operation 169 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i32 %out_w" [merged_conv_top.cpp:45]   --->   Operation 170 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 171 [1/1] (3.42ns)   --->   "%mul_ln45 = mul i64 %zext_ln45, i64 %zext_ln45_1" [merged_conv_top.cpp:45]   --->   Operation 171 'mul' 'mul_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.53>
ST_37 : Operation 172 [1/1] (0.00ns)   --->   "%out_w_cast = zext i32 %out_w" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 172 'zext' 'out_w_cast' <Predicate = (cmp764 & cmp366)> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %out_h" [merged_conv_top.cpp:75]   --->   Operation 173 'zext' 'zext_ln75' <Predicate = (cmp764 & cmp366)> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (3.42ns)   --->   "%mul_ln75 = mul i63 %out_w_cast, i63 %zext_ln75" [merged_conv_top.cpp:75]   --->   Operation 174 'mul' 'mul_ln75' <Predicate = (cmp764 & cmp366)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%empty = select i1 %cmp764, i63 %mul_ln75, i63 0" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 175 'select' 'empty' <Predicate = (cmp366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 176 [1/1] (0.41ns) (out node of the LUT)   --->   "%empty_62 = select i1 %cmp366, i63 %empty, i63 0" [./common.h:29->merged_conv_top.cpp:71]   --->   Operation 176 'select' 'empty_62' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i32 %out_ch_read" [merged_conv_top.cpp:45]   --->   Operation 177 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i64 %mul_ln45" [merged_conv_top.cpp:45]   --->   Operation 178 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (4.53ns)   --->   "%mul_ln45_1 = mul i96 %zext_ln45_2, i96 %zext_ln45_3" [merged_conv_top.cpp:45]   --->   Operation 179 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 4.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln29 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, i32 %mem2, i32 %mem1, i32 %out_w, i96 %mul_ln45_1, i32 %out_h, i63 %empty_62, i64 %mul_ln45, i64 %output_r_read, i1 %cmp764, i64 %bias_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 180 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.90>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [merged_conv_top.cpp:45]   --->   Operation 181 'spectopmodule' 'spectopmodule_ln45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem2, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem2"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_ch"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_ch, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_ch, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_ch"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_ch, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_ch, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_19, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pad"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pad, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pad, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%specresourcelimit_ln70 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function, void @empty_12" [merged_conv_top.cpp:70]   --->   Operation 212 'specresourcelimit' 'specresourcelimit_ln70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "%out_ch_cast = sext i32 %out_ch_read"   --->   Operation 213 'sext' 'out_ch_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln29 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, i32 %mem2, i32 %mem1, i32 %out_w, i96 %mul_ln45_1, i32 %out_h, i63 %empty_62, i64 %mul_ln45, i64 %output_r_read, i1 %cmp764, i64 %bias_read" [./common.h:29->merged_conv_top.cpp:72]   --->   Operation 214 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 215 [1/1] (1.01ns)   --->   "%add_ln33 = add i32 %sdiv_ln29, i32 7" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 215 'add' 'add_ln33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %add_ln33" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 216 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [1/1] (3.41ns)   --->   "%mul_ln33 = mul i65 %sext_ln33, i65 4908534053" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 217 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 218 [1/1] (1.09ns)   --->   "%sub_ln33_4 = sub i65 0, i65 %mul_ln33" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 218 'sub' 'sub_ln33_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 219 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33, i32 31" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 219 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sub_ln90_3)   --->   "%tmp_2_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %sub_ln33_4, i32 35, i32 64" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 220 'partselect' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln33, i32 35, i32 64" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 221 'partselect' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln90_3)   --->   "%select_ln90_1 = select i1 %tmp, i30 %tmp_2_cast, i30 %tmp_3_cast" [merged_conv_top.cpp:90]   --->   Operation 222 'select' 'select_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 223 [1/1] (0.99ns) (out node of the LUT)   --->   "%sub_ln90_3 = sub i30 0, i30 %select_ln90_1" [merged_conv_top.cpp:90]   --->   Operation 223 'sub' 'sub_ln90_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [1/1] (1.01ns)   --->   "%add_ln33_1 = add i32 %sdiv_ln29_1, i32 7" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 224 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i32 %add_ln33_1" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 225 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 226 [1/1] (3.41ns)   --->   "%mul_ln33_1 = mul i65 %sext_ln33_1, i65 4908534053" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 226 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [1/1] (1.09ns)   --->   "%sub_ln33_5 = sub i65 0, i65 %mul_ln33_1" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 227 'sub' 'sub_ln33_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_1, i32 31" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 228 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sub_ln90_4)   --->   "%tmp_4_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %sub_ln33_5, i32 35, i32 64" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 229 'partselect' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln33_1, i32 35, i32 64" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 230 'partselect' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln90_4)   --->   "%select_ln90_2 = select i1 %tmp_10, i30 %tmp_4_cast, i30 %tmp_5_cast" [merged_conv_top.cpp:90]   --->   Operation 231 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%sub_ln90_4 = sub i30 0, i30 %select_ln90_2" [merged_conv_top.cpp:90]   --->   Operation 232 'sub' 'sub_ln90_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [1/1] (1.01ns)   --->   "%add_ln33_2 = add i32 %out_ch_read, i32 63" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 233 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_2, i32 31" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 234 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 235 [1/1] (1.01ns)   --->   "%sub_ln33 = sub i32 4294967233, i32 %out_ch_read" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 235 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln33, i32 6, i32 31" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 236 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i26 %tmp_6" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 237 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 238 [1/1] (0.95ns)   --->   "%sub_ln33_1 = sub i27 0, i27 %zext_ln33" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 238 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln33_2, i32 6, i32 31" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 239 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i26 %tmp_7" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 240 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 241 [1/1] (0.32ns)   --->   "%out_ch_tiles = select i1 %tmp_11, i27 %sub_ln33_1, i27 %zext_ln33_1" [./common.h:33->merged_conv_top.cpp:86]   --->   Operation 241 'select' 'out_ch_tiles' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 242 [1/1] (1.01ns)   --->   "%add_ln33_3 = add i32 %in_ch_read, i32 63" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 242 'add' 'add_ln33_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_3, i32 31" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 243 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (1.01ns)   --->   "%sub_ln33_2 = sub i32 4294967233, i32 %in_ch_read" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 244 'sub' 'sub_ln33_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln33_2, i32 6, i32 31" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 245 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i26 %tmp_8" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 246 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 247 [1/1] (0.95ns)   --->   "%sub_ln33_3 = sub i27 0, i27 %zext_ln33_2" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 247 'sub' 'sub_ln33_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln33_3, i32 6, i32 31" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 248 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i26 %tmp_9" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 249 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.32ns)   --->   "%in_ch_tiles = select i1 %tmp_12, i27 %sub_ln33_3, i27 %zext_ln33_3" [./common.h:33->merged_conv_top.cpp:87]   --->   Operation 250 'select' 'in_ch_tiles' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i32 %in_ch_read" [merged_conv_top.cpp:90]   --->   Operation 251 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 252 [1/1] (1.01ns)   --->   "%sub_ln90 = sub i32 4294967294, i32 %sdiv_ln29_1" [merged_conv_top.cpp:90]   --->   Operation 252 'sub' 'sub_ln90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 253 [1/1] (1.01ns)   --->   "%sub_ln90_1 = sub i32 4294967294, i32 %sdiv_ln29" [merged_conv_top.cpp:90]   --->   Operation 253 'sub' 'sub_ln90_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [1/1] (0.38ns)   --->   "%select_ln33 = select i1 %tmp_10, i30 %sub_ln90_4, i30 %tmp_5_cast" [./common.h:33->merged_conv_top.cpp:85]   --->   Operation 254 'select' 'select_ln33' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 255 [1/1] (0.38ns)   --->   "%select_ln33_1 = select i1 %tmp, i30 %sub_ln90_3, i30 %tmp_3_cast" [./common.h:33->merged_conv_top.cpp:84]   --->   Operation 255 'select' 'select_ln33_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_91_5" [merged_conv_top.cpp:90]   --->   Operation 256 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.03>
ST_39 : Operation 257 [1/1] (0.00ns)   --->   "%tr_1 = load i29 %tr" [merged_conv_top.cpp:90]   --->   Operation 257 'load' 'tr_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i29 %tr_1" [merged_conv_top.cpp:90]   --->   Operation 258 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 259 [1/1] (0.99ns)   --->   "%icmp_ln90 = icmp_slt  i30 %zext_ln90_1, i30 %select_ln33_1" [merged_conv_top.cpp:90]   --->   Operation 259 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 260 [1/1] (0.98ns)   --->   "%add_ln90_2 = add i29 %tr_1, i29 1" [merged_conv_top.cpp:90]   --->   Operation 260 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.end327.loopexit, void %VITIS_LOOP_91_5.split" [merged_conv_top.cpp:90]   --->   Operation 261 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i29 %tr_1" [merged_conv_top.cpp:90]   --->   Operation 262 'zext' 'zext_ln90_2' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_39 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tr_1, i3 0" [merged_conv_top.cpp:90]   --->   Operation 263 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_39 : Operation 264 [1/1] (1.01ns)   --->   "%sub_ln90_5 = sub i32 %p_shl1, i32 %zext_ln90_2" [merged_conv_top.cpp:90]   --->   Operation 264 'sub' 'sub_ln90_5' <Predicate = (icmp_ln90)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (1.01ns)   --->   "%add_ln90 = add i32 %sub_ln90_5, i32 %sub_ln90_1" [merged_conv_top.cpp:90]   --->   Operation 265 'add' 'add_ln90' <Predicate = (icmp_ln90)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln203 = ret" [merged_conv_top.cpp:203]   --->   Operation 266 'ret' 'ret_ln203' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i29 %tr_1" [merged_conv_top.cpp:90]   --->   Operation 267 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [merged_conv_top.cpp:90]   --->   Operation 268 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 269 [1/1] (1.01ns)   --->   "%icmp_ln90_1 = icmp_sgt  i32 %add_ln90, i32 4294967288" [merged_conv_top.cpp:90]   --->   Operation 269 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (0.44ns)   --->   "%select_ln90 = select i1 %icmp_ln90_1, i32 %add_ln90, i32 4294967288" [merged_conv_top.cpp:90]   --->   Operation 270 'select' 'select_ln90' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 271 [1/1] (0.35ns)   --->   "%xor_ln90 = xor i32 %select_ln90, i32 4294967295" [merged_conv_top.cpp:90]   --->   Operation 271 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 272 [1/1] (1.01ns)   --->   "%sub_ln90_2 = sub i32 4294967294, i32 %select_ln90" [merged_conv_top.cpp:90]   --->   Operation 272 'sub' 'sub_ln90_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 273 [1/1] (3.42ns)   --->   "%mul_ln90 = mul i32 %sub_ln90_2, i32 %stride_read" [merged_conv_top.cpp:90]   --->   Operation 273 'mul' 'mul_ln90' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 274 [1/1] (1.01ns)   --->   "%add_ln90_1 = add i32 %mul_ln90, i32 3" [merged_conv_top.cpp:90]   --->   Operation 274 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i29 %tr_1" [merged_conv_top.cpp:90]   --->   Operation 275 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %trunc_ln90, i3 0" [merged_conv_top.cpp:90]   --->   Operation 276 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (1.00ns)   --->   "%sub_ln90_6 = sub i31 %p_shl2, i31 %zext_ln90" [merged_conv_top.cpp:90]   --->   Operation 277 'sub' 'sub_ln90_6' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 278 [1/1] (1.01ns)   --->   "%sub_ln94 = sub i32 %out_h, i32 %sub_ln90_5" [merged_conv_top.cpp:94]   --->   Operation 278 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln94, i32 3, i32 31" [./common.h:37->merged_conv_top.cpp:94]   --->   Operation 279 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 280 [1/1] (0.98ns)   --->   "%icmp_ln37 = icmp_sgt  i29 %tmp_13, i29 0" [./common.h:37->merged_conv_top.cpp:94]   --->   Operation 280 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.44ns)   --->   "%tileH = select i1 %icmp_ln37, i32 7, i32 %sub_ln94" [./common.h:37->merged_conv_top.cpp:94]   --->   Operation 281 'select' 'tileH' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 282 [1/1] (3.42ns)   --->   "%empty_63 = mul i32 %sub_ln90_5, i32 %stride_read" [merged_conv_top.cpp:90]   --->   Operation 282 'mul' 'empty_63' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 283 [1/1] (1.01ns)   --->   "%empty_64 = sub i32 %empty_63, i32 %pad_read" [merged_conv_top.cpp:90]   --->   Operation 283 'sub' 'empty_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i32 %add_ln90_1" [merged_conv_top.cpp:91]   --->   Operation 284 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i32 %xor_ln90" [merged_conv_top.cpp:91]   --->   Operation 285 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (0.42ns)   --->   "%br_ln91 = br void %VITIS_LOOP_102_6" [merged_conv_top.cpp:91]   --->   Operation 286 'br' 'br_ln91' <Predicate = true> <Delay = 0.42>

State 41 <SV = 40> <Delay = 1.42>
ST_41 : Operation 287 [1/1] (0.00ns)   --->   "%tc = phi i29 0, void %VITIS_LOOP_91_5.split, i29 %add_ln91_2, void %for.inc322.loopexit" [merged_conv_top.cpp:91]   --->   Operation 287 'phi' 'tc' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i29 %tc" [merged_conv_top.cpp:91]   --->   Operation 288 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.99ns)   --->   "%icmp_ln91 = icmp_slt  i30 %zext_ln91_1, i30 %select_ln33" [merged_conv_top.cpp:91]   --->   Operation 289 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 290 [1/1] (0.98ns)   --->   "%add_ln91_2 = add i29 %tc, i29 1" [merged_conv_top.cpp:91]   --->   Operation 290 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc325.loopexit, void %VITIS_LOOP_102_6.split" [merged_conv_top.cpp:91]   --->   Operation 291 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i29 %tc" [merged_conv_top.cpp:91]   --->   Operation 292 'zext' 'zext_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tc, i3 0" [merged_conv_top.cpp:91]   --->   Operation 293 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (1.01ns)   --->   "%sub_ln91_1 = sub i32 %p_shl3, i32 %zext_ln91" [merged_conv_top.cpp:91]   --->   Operation 294 'sub' 'sub_ln91_1' <Predicate = (icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %sub_ln91_1" [merged_conv_top.cpp:91]   --->   Operation 295 'trunc' 'trunc_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_41 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln90 = store i29 %add_ln90_2, i29 %tr" [merged_conv_top.cpp:90]   --->   Operation 296 'store' 'store_ln90' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_41 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_91_5" [merged_conv_top.cpp:90]   --->   Operation 297 'br' 'br_ln90' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i31 %trunc_ln91" [merged_conv_top.cpp:91]   --->   Operation 298 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 299 [1/1] (1.01ns)   --->   "%add_ln91 = add i32 %zext_ln91_3, i32 %sub_ln90" [merged_conv_top.cpp:91]   --->   Operation 299 'add' 'add_ln91' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 300 [1/1] (1.01ns)   --->   "%icmp_ln91_1 = icmp_sgt  i32 %add_ln91, i32 4294967288" [merged_conv_top.cpp:91]   --->   Operation 300 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 301 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %icmp_ln91_1, i32 %add_ln91, i32 4294967288" [merged_conv_top.cpp:91]   --->   Operation 301 'select' 'select_ln91' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 302 [1/1] (1.01ns)   --->   "%sub_ln91 = sub i32 4294967294, i32 %select_ln91" [merged_conv_top.cpp:91]   --->   Operation 302 'sub' 'sub_ln91' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 303 [1/1] (3.42ns)   --->   "%mul_ln91 = mul i32 %sub_ln91, i32 %stride_read" [merged_conv_top.cpp:91]   --->   Operation 303 'mul' 'mul_ln91' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.87>
ST_43 : Operation 304 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [merged_conv_top.cpp:91]   --->   Operation 304 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 305 [1/1] (0.35ns)   --->   "%xor_ln91 = xor i32 %select_ln91, i32 4294967295" [merged_conv_top.cpp:91]   --->   Operation 305 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 306 [1/1] (1.01ns)   --->   "%add_ln91_1 = add i32 %mul_ln91, i32 3" [merged_conv_top.cpp:91]   --->   Operation 306 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 307 [1/1] (1.01ns)   --->   "%sub_ln95 = sub i32 %out_w, i32 %zext_ln91_3" [merged_conv_top.cpp:95]   --->   Operation 307 'sub' 'sub_ln95' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln95, i32 3, i32 31" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 308 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 309 [1/1] (0.98ns)   --->   "%icmp_ln37_1 = icmp_sgt  i29 %tmp_14, i29 0" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 309 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 310 [1/1] (0.44ns)   --->   "%tileW = select i1 %icmp_ln37_1, i32 7, i32 %sub_ln95" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 310 'select' 'tileW' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 311 [1/1] (3.42ns)   --->   "%mul83 = mul i32 %tileW, i32 %tileH" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 311 'mul' 'mul83' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 312 [1/1] (1.01ns)   --->   "%cmp29252 = icmp_sgt  i32 %tileW, i32 0" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 312 'icmp' 'cmp29252' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 313 [1/1] (3.42ns)   --->   "%empty_65 = mul i32 %zext_ln91_3, i32 %stride_read" [merged_conv_top.cpp:91]   --->   Operation 313 'mul' 'empty_65' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 314 [1/1] (1.01ns)   --->   "%empty_66 = sub i32 %empty_65, i32 %pad_read" [merged_conv_top.cpp:91]   --->   Operation 314 'sub' 'empty_66' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 315 [1/1] (0.44ns)   --->   "%empty_67 = select i1 %cmp29252, i32 %xor_ln91, i32 0" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 315 'select' 'empty_67' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i32 %add_ln91_1" [merged_conv_top.cpp:91]   --->   Operation 316 'zext' 'zext_ln91_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 317 [1/1] (3.42ns)   --->   "%mul_ln91_1 = mul i64 %zext_ln91_2, i64 %zext_ln91_5" [merged_conv_top.cpp:91]   --->   Operation 317 'mul' 'mul_ln91_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i32 %tileW" [merged_conv_top.cpp:91]   --->   Operation 318 'zext' 'zext_ln91_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 319 [1/1] (3.42ns)   --->   "%mul_ln91_2 = mul i64 %zext_ln91_4, i64 %zext_ln91_6" [merged_conv_top.cpp:91]   --->   Operation 319 'mul' 'mul_ln91_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i32 %mul83" [merged_conv_top.cpp:104]   --->   Operation 320 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i64 %mul_ln91_1" [merged_conv_top.cpp:174]   --->   Operation 321 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i64 %mul_ln91_2" [merged_conv_top.cpp:192]   --->   Operation 322 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 323 [1/1] (0.42ns)   --->   "%br_ln102 = br void %for.body46" [merged_conv_top.cpp:102]   --->   Operation 323 'br' 'br_ln102' <Predicate = true> <Delay = 0.42>

State 44 <SV = 43> <Delay = 2.48>
ST_44 : Operation 324 [1/1] (0.00ns)   --->   "%oct = phi i26 0, void %VITIS_LOOP_102_6.split, i26 %add_ln102, void %VITIS_LOOP_193_28.preheader" [merged_conv_top.cpp:102]   --->   Operation 324 'phi' 'oct' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i26 %oct" [merged_conv_top.cpp:102]   --->   Operation 325 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 326 [1/1] (0.96ns)   --->   "%icmp_ln102 = icmp_slt  i27 %zext_ln102, i27 %out_ch_tiles" [merged_conv_top.cpp:102]   --->   Operation 326 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 327 [1/1] (0.95ns)   --->   "%add_ln102 = add i26 %oct, i26 1" [merged_conv_top.cpp:102]   --->   Operation 327 'add' 'add_ln102' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc322.loopexit, void %for.body46.split" [merged_conv_top.cpp:102]   --->   Operation 328 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 329 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, i32 %localOut"   --->   Operation 329 'call' 'call_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %oct, i6 0" [merged_conv_top.cpp:104]   --->   Operation 330 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 331 [1/1] (1.01ns)   --->   "%add_ln104 = add i32 %shl_ln1, i32 64" [merged_conv_top.cpp:104]   --->   Operation 331 'add' 'add_ln104' <Predicate = (icmp_ln102)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i32 %add_ln104" [merged_conv_top.cpp:104]   --->   Operation 332 'zext' 'zext_ln104_1' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 333 [1/1] (1.01ns)   --->   "%icmp_ln104 = icmp_slt  i33 %out_ch_cast, i33 %zext_ln104_1" [merged_conv_top.cpp:104]   --->   Operation 333 'icmp' 'icmp_ln104' <Predicate = (icmp_ln102)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node cur_out_ch)   --->   "%xor_ln104 = xor i1 %icmp_ln104, i1 1" [merged_conv_top.cpp:104]   --->   Operation 334 'xor' 'xor_ln104' <Predicate = (icmp_ln102)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 335 [1/1] (1.01ns)   --->   "%sub_ln104 = sub i32 %out_ch_read, i32 %shl_ln1" [merged_conv_top.cpp:104]   --->   Operation 335 'sub' 'sub_ln104' <Predicate = (icmp_ln102)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 336 [1/1] (0.44ns) (out node of the LUT)   --->   "%cur_out_ch = select i1 %xor_ln104, i32 64, i32 %sub_ln104" [merged_conv_top.cpp:104]   --->   Operation 336 'select' 'cur_out_ch' <Predicate = (icmp_ln102)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln91 = br void %VITIS_LOOP_102_6" [merged_conv_top.cpp:91]   --->   Operation 337 'br' 'br_ln91' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.42>
ST_45 : Operation 338 [1/2] (1.66ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, i32 %localOut"   --->   Operation 338 'call' 'call_ln0' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i32 %cur_out_ch" [merged_conv_top.cpp:104]   --->   Operation 339 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 340 [1/1] (3.42ns)   --->   "%mul_ln104 = mul i64 %zext_ln104_2, i64 %zext_ln104" [merged_conv_top.cpp:104]   --->   Operation 340 'mul' 'mul_ln104' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 341 [2/2] (0.00ns)   --->   "%call_ln37 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i32 %mem2, i32 %mul83, i64 %mul_ln104, i32 %shl_ln1, i32 %tileW, i32 %sub_ln90_5, i32 %out_w, i31 %trunc_ln91, i64 %output_r_read, i32 %localOut" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 341 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.42>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [merged_conv_top.cpp:102]   --->   Operation 342 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln37 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i32 %mem2, i32 %mul83, i64 %mul_ln104, i32 %shl_ln1, i32 %tileW, i32 %sub_ln90_5, i32 %out_w, i31 %trunc_ln91, i64 %output_r_read, i32 %localOut" [./common.h:37->merged_conv_top.cpp:95]   --->   Operation 343 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i32 %cur_out_ch" [merged_conv_top.cpp:131]   --->   Operation 344 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.42ns)   --->   "%br_ln129 = br void %for.body111" [merged_conv_top.cpp:129]   --->   Operation 345 'br' 'br_ln129' <Predicate = true> <Delay = 0.42>

State 48 <SV = 47> <Delay = 4.53>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%ict = phi i26 %add_ln129, void %for.body111.split, i26 0, void %for.body46.split" [merged_conv_top.cpp:129]   --->   Operation 346 'phi' 'ict' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i26 %ict" [merged_conv_top.cpp:129]   --->   Operation 347 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 348 [1/1] (0.96ns)   --->   "%icmp_ln129 = icmp_slt  i27 %zext_ln129, i27 %in_ch_tiles" [merged_conv_top.cpp:129]   --->   Operation 348 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 349 [1/1] (0.95ns)   --->   "%add_ln129 = add i26 %ict, i26 1" [merged_conv_top.cpp:129]   --->   Operation 349 'add' 'add_ln129' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %VITIS_LOOP_193_28.preheader, void %for.body111.split" [merged_conv_top.cpp:129]   --->   Operation 350 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 351 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8"   --->   Operation 351 'call' 'call_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %ict, i6 0" [merged_conv_top.cpp:131]   --->   Operation 352 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_48 : Operation 353 [1/1] (1.01ns)   --->   "%add_ln131 = add i32 %shl_ln3, i32 64" [merged_conv_top.cpp:131]   --->   Operation 353 'add' 'add_ln131' <Predicate = (icmp_ln129)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i32 %add_ln131" [merged_conv_top.cpp:131]   --->   Operation 354 'zext' 'zext_ln131' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_48 : Operation 355 [1/1] (1.01ns)   --->   "%icmp_ln131 = icmp_slt  i33 %sext_ln90, i33 %zext_ln131" [merged_conv_top.cpp:131]   --->   Operation 355 'icmp' 'icmp_ln131' <Predicate = (icmp_ln129)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node cur_in_ch)   --->   "%xor_ln131 = xor i1 %icmp_ln131, i1 1" [merged_conv_top.cpp:131]   --->   Operation 356 'xor' 'xor_ln131' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 357 [1/1] (1.01ns)   --->   "%sub_ln131 = sub i32 %in_ch_read, i32 %shl_ln3" [merged_conv_top.cpp:131]   --->   Operation 357 'sub' 'sub_ln131' <Predicate = (icmp_ln129)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 358 [1/1] (0.44ns) (out node of the LUT)   --->   "%cur_in_ch = select i1 %xor_ln131, i32 64, i32 %sub_ln131" [merged_conv_top.cpp:131]   --->   Operation 358 'select' 'cur_in_ch' <Predicate = (icmp_ln129)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 359 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8"   --->   Operation 359 'call' 'call_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i32 %cur_out_ch" [merged_conv_top.cpp:192]   --->   Operation 360 'zext' 'zext_ln192_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_48 : Operation 361 [1/1] (4.53ns)   --->   "%mul_ln192 = mul i96 %zext_ln192_1, i96 %zext_ln192" [merged_conv_top.cpp:192]   --->   Operation 361 'mul' 'mul_ln192' <Predicate = (!icmp_ln129)> <Delay = 4.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.28>
ST_49 : Operation 362 [1/2] (1.28ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8"   --->   Operation 362 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 363 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8"   --->   Operation 363 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 4.53>
ST_50 : Operation 364 [1/1] (1.01ns)   --->   "%cmp16237 = icmp_sgt  i32 %cur_in_ch, i32 0" [merged_conv_top.cpp:131]   --->   Operation 364 'icmp' 'cmp16237' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 365 [1/1] (0.00ns)   --->   "%cur_in_ch_cast = sext i32 %cur_in_ch" [merged_conv_top.cpp:131]   --->   Operation 365 'sext' 'cur_in_ch_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %cur_in_ch, i3 0" [merged_conv_top.cpp:131]   --->   Operation 366 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 367 [1/1] (1.02ns)   --->   "%mul_ln150 = add i35 %p_shl4, i35 %cur_in_ch_cast" [merged_conv_top.cpp:131]   --->   Operation 367 'add' 'mul_ln150' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i26.i11, i26 %ict, i11 0" [merged_conv_top.cpp:129]   --->   Operation 368 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 369 [1/1] (0.00ns)   --->   "%p_shl424 = zext i37 %tmp_15" [merged_conv_top.cpp:129]   --->   Operation 369 'zext' 'p_shl424' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i26.i8, i26 %ict, i8 0" [merged_conv_top.cpp:129]   --->   Operation 370 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl425 = zext i34 %tmp_16" [merged_conv_top.cpp:129]   --->   Operation 371 'zext' 'p_shl425' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 372 [1/1] (1.02ns)   --->   "%empty_68 = add i38 %p_shl424, i38 %p_shl425" [merged_conv_top.cpp:129]   --->   Operation 372 'add' 'empty_68' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 373 [1/1] (0.39ns)   --->   "%empty_69 = select i1 %cmp16237, i35 %mul_ln150, i35 0" [merged_conv_top.cpp:131]   --->   Operation 373 'select' 'empty_69' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i32 %cur_in_ch" [merged_conv_top.cpp:131]   --->   Operation 374 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i35 %p_shl4" [merged_conv_top.cpp:131]   --->   Operation 375 'zext' 'zext_ln131_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 376 [1/1] (1.02ns)   --->   "%add_ln131_1 = add i36 %zext_ln131_4, i36 %zext_ln131_2" [merged_conv_top.cpp:131]   --->   Operation 376 'add' 'add_ln131_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i36 %add_ln131_1" [merged_conv_top.cpp:131]   --->   Operation 377 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 378 [1/1] (3.40ns)   --->   "%mul_ln131 = mul i68 %zext_ln131_1, i68 %zext_ln131_3" [merged_conv_top.cpp:131]   --->   Operation 378 'mul' 'mul_ln131' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 379 [2/2] (0.00ns)   --->   "%call_ln131 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, i32 %mem1, i68 %mul_ln131, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i35 %empty_69, i36 %add_ln131_1, i32 %shl_ln1, i64 %weight_read, i38 %empty_68" [merged_conv_top.cpp:131]   --->   Operation 379 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i32 %cur_in_ch" [merged_conv_top.cpp:174]   --->   Operation 380 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 381 [1/1] (4.53ns)   --->   "%mul_ln174 = mul i96 %zext_ln174_1, i96 %zext_ln174" [merged_conv_top.cpp:174]   --->   Operation 381 'mul' 'mul_ln174' <Predicate = true> <Delay = 4.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 382 [1/2] (0.00ns)   --->   "%call_ln131 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, i32 %mem1, i68 %mul_ln131, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i35 %empty_69, i36 %add_ln131_1, i32 %shl_ln1, i64 %weight_read, i38 %empty_68" [merged_conv_top.cpp:131]   --->   Operation 382 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 383 [2/2] (0.00ns)   --->   "%call_ln91 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, i32 %mem1, i32 %add_ln91_1, i96 %mul_ln174, i64 %mul_ln91_1, i32 %shl_ln3, i32 %empty_64, i32 %W_read, i32 %H_read, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %empty_66, i32 %W_read, i64 %input_r_read" [merged_conv_top.cpp:91]   --->   Operation 383 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 384 [1/2] (0.00ns)   --->   "%call_ln91 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, i32 %mem1, i32 %add_ln91_1, i96 %mul_ln174, i64 %mul_ln91_1, i32 %shl_ln3, i32 %empty_64, i32 %W_read, i32 %H_read, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %empty_66, i32 %W_read, i64 %input_r_read" [merged_conv_top.cpp:91]   --->   Operation 384 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 3.42>
ST_54 : Operation 385 [2/2] (3.42ns)   --->   "%call_ln188 = call void @conv_kernel, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i32 %localOut, i32 %tileH, i32 %tileW, i32 %stride_read" [merged_conv_top.cpp:188]   --->   Operation 385 'call' 'call_ln188' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.77>
ST_55 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [merged_conv_top.cpp:129]   --->   Operation 386 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 387 [1/2] (0.77ns)   --->   "%call_ln188 = call void @conv_kernel, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i32 %localOut, i32 %tileH, i32 %tileW, i32 %stride_read" [merged_conv_top.cpp:188]   --->   Operation 387 'call' 'call_ln188' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.body111" [merged_conv_top.cpp:129]   --->   Operation 388 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 56 <SV = 48> <Delay = 0.00>
ST_56 : Operation 389 [2/2] (0.00ns)   --->   "%call_ln104 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, i32 %mem2, i32 %shl_ln1, i31 %sub_ln90_6, i32 %out_w, i32 %sub_ln91_1, i64 %output_r_read, i32 %xor_ln91, i96 %mul_ln192, i32 %localOut, i32 %empty_67, i64 %mul_ln91_2, i31 %sub_ln90_6, i32 %select_ln91" [merged_conv_top.cpp:104]   --->   Operation 389 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 49> <Delay = 0.00>
ST_57 : Operation 390 [1/2] (0.00ns)   --->   "%call_ln104 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, i32 %mem2, i32 %shl_ln1, i31 %sub_ln90_6, i32 %out_w, i32 %sub_ln91_1, i64 %output_r_read, i32 %xor_ln91, i96 %mul_ln192, i32 %localOut, i32 %empty_67, i64 %mul_ln91_2, i31 %sub_ln90_6, i32 %select_ln91" [merged_conv_top.cpp:104]   --->   Operation 390 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.body46" [merged_conv_top.cpp:102]   --->   Operation 391 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.508ns
The critical path consists of the following:
	s_axi read operation ('pad_read') on port 'pad' [45]  (1.000 ns)
	'shl' operation 32 bit ('shl_ln29', ./common.h:29->merged_conv_top.cpp:71) [75]  (0.000 ns)
	'add' operation 32 bit ('add_ln29', ./common.h:29->merged_conv_top.cpp:71) [76]  (1.016 ns)
	'add' operation 32 bit ('add_ln29_1', ./common.h:29->merged_conv_top.cpp:71) [77]  (1.016 ns)
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 2>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 3>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 4>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 5>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 6>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 7>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 8>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 9>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 10>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 11>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 12>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 13>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 14>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 15>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 16>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 17>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 18>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 19>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 20>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 21>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 22>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 23>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 24>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 25>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 26>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 27>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 28>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 29>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 30>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 31>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 32>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 33>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 34>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 35>: 1.476ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)

 <State 36>: 5.912ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln29', ./common.h:29->merged_conv_top.cpp:71) [78]  (1.476 ns)
	'add' operation 32 bit ('out_h', ./common.h:29->merged_conv_top.cpp:71) [79]  (1.016 ns)
	'mul' operation 64 bit ('mul_ln45', merged_conv_top.cpp:45) [93]  (3.420 ns)

 <State 37>: 4.530ns
The critical path consists of the following:
	'mul' operation 96 bit ('mul_ln45_1', merged_conv_top.cpp:45) [96]  (4.530 ns)

 <State 38>: 6.901ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln33_1', ./common.h:33->merged_conv_top.cpp:85) [107]  (1.016 ns)
	'mul' operation 65 bit ('mul_ln33_1', ./common.h:33->merged_conv_top.cpp:85) [109]  (3.410 ns)
	'sub' operation 65 bit ('sub_ln33_5', ./common.h:33->merged_conv_top.cpp:85) [110]  (1.093 ns)
	'select' operation 30 bit ('select_ln90_2', merged_conv_top.cpp:90) [114]  (0.000 ns)
	'sub' operation 30 bit ('sub_ln90_4', merged_conv_top.cpp:90) [115]  (0.996 ns)
	'select' operation 30 bit ('select_ln33', ./common.h:33->merged_conv_top.cpp:85) [137]  (0.387 ns)

 <State 39>: 2.032ns
The critical path consists of the following:
	'load' operation 29 bit ('tr', merged_conv_top.cpp:90) on local variable 'tr', merged_conv_top.cpp:90 [142]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln90_5', merged_conv_top.cpp:90) [152]  (1.016 ns)
	'add' operation 32 bit ('add_ln90', merged_conv_top.cpp:90) [153]  (1.016 ns)

 <State 40>: 6.917ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln90_1', merged_conv_top.cpp:90) [154]  (1.016 ns)
	'select' operation 32 bit ('select_ln90', merged_conv_top.cpp:90) [155]  (0.449 ns)
	'sub' operation 32 bit ('sub_ln90_2', merged_conv_top.cpp:90) [157]  (1.016 ns)
	'mul' operation 32 bit ('mul_ln90', merged_conv_top.cpp:90) [158]  (3.420 ns)
	'add' operation 32 bit ('add_ln90_1', merged_conv_top.cpp:90) [159]  (1.016 ns)

 <State 41>: 1.423ns
The critical path consists of the following:
	'phi' operation 29 bit ('tc', merged_conv_top.cpp:91) with incoming values : ('add_ln91_2', merged_conv_top.cpp:91) [173]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln91_1', merged_conv_top.cpp:91) [182]  (1.016 ns)
	blocking operation 0.406625 ns on control path)

 <State 42>: 6.917ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln91', merged_conv_top.cpp:91) [185]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln91_1', merged_conv_top.cpp:91) [186]  (1.016 ns)
	'select' operation 32 bit ('select_ln91', merged_conv_top.cpp:91) [187]  (0.449 ns)
	'sub' operation 32 bit ('sub_ln91', merged_conv_top.cpp:91) [189]  (1.016 ns)
	'mul' operation 32 bit ('mul_ln91', merged_conv_top.cpp:91) [190]  (3.420 ns)

 <State 43>: 5.870ns
The critical path consists of the following:
	'sub' operation 32 bit ('y', merged_conv_top.cpp:95) [192]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln37_1', ./common.h:37->merged_conv_top.cpp:95) [194]  (0.985 ns)
	'select' operation 32 bit ('tileW', ./common.h:37->merged_conv_top.cpp:95) [195]  (0.449 ns)
	'mul' operation 32 bit ('mul83', ./common.h:37->merged_conv_top.cpp:95) [196]  (3.420 ns)

 <State 44>: 2.481ns
The critical path consists of the following:
	'phi' operation 26 bit ('oct', merged_conv_top.cpp:102) with incoming values : ('add_ln102', merged_conv_top.cpp:102) [210]  (0.000 ns)
	'add' operation 32 bit ('add_ln104', merged_conv_top.cpp:104) [219]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln104', merged_conv_top.cpp:104) [221]  (1.016 ns)
	'xor' operation 1 bit ('xor_ln104', merged_conv_top.cpp:104) [222]  (0.000 ns)
	'select' operation 32 bit ('cur_out_ch', merged_conv_top.cpp:104) [224]  (0.449 ns)

 <State 45>: 3.420ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln104', merged_conv_top.cpp:104) [226]  (3.420 ns)

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation 26 bit ('ict', merged_conv_top.cpp:129) with incoming values : ('add_ln129', merged_conv_top.cpp:129) [231]  (0.427 ns)

 <State 48>: 4.530ns
The critical path consists of the following:
	'mul' operation 96 bit ('mul_ln192', merged_conv_top.cpp:192) [270]  (4.530 ns)

 <State 49>: 1.280ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' [238]  (1.280 ns)

 <State 50>: 4.530ns
The critical path consists of the following:
	'mul' operation 96 bit ('mul_ln174', merged_conv_top.cpp:174) [264]  (4.530 ns)

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 3.420ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln188', merged_conv_top.cpp:188) to 'conv_kernel' [266]  (3.420 ns)

 <State 55>: 0.773ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln188', merged_conv_top.cpp:188) to 'conv_kernel' [266]  (0.773 ns)

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
