# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HUB75_testing.gen/sources_1/ip/display_buffer_bram/sim/display_buffer_bram.v" \

sv xil_defaultlib  \
"../../../../HUB75_testing.srcs/sim_1/new/controller.sv" \
"../../../../HUB75_testing.srcs/sources_1/new/memory_initialization.sv" \
"../../../../HUB75_testing.srcs/sim_1/new/spi_slave.sv" \
"../../../../HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" \
"../../../../HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
