[
  {
    "ID": "c:stm32f100xe.h@1361@macro@__STM32F100xE_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F100xE_H",
    "location": {
      "column": "9",
      "line": "38",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "__STM32F100xE_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@1582@macro@__CM3_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM3_REV",
    "location": {
      "column": "9",
      "line": "50",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "__CM3_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@1681@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "10",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@1778@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@1876@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IRQn_Type",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IRQn_Type@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "72",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@HardFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HardFault_IRQn",
        "location": {
          "column": "3",
          "line": "73",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "HardFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "74",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "75",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "76",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "77",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "78",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "79",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "80",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "83",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "84",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TAMPER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMPER_IRQn",
        "location": {
          "column": "3",
          "line": "85",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TAMPER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_IRQn",
        "location": {
          "column": "3",
          "line": "86",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RTC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "87",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "88",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "89",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "90",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "91",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "92",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "93",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel1_IRQn",
        "location": {
          "column": "3",
          "line": "94",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel2_IRQn",
        "location": {
          "column": "3",
          "line": "95",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel3_IRQn",
        "location": {
          "column": "3",
          "line": "96",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel4_IRQn",
        "location": {
          "column": "3",
          "line": "97",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel5_IRQn",
        "location": {
          "column": "3",
          "line": "98",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel6_IRQn",
        "location": {
          "column": "3",
          "line": "99",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Channel7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel7_IRQn",
        "location": {
          "column": "3",
          "line": "100",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA1_Channel7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@ADC1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_IRQn",
        "location": {
          "column": "3",
          "line": "101",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ADC1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "102",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_BRK_TIM15_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM15_IRQn",
        "location": {
          "column": "3",
          "line": "103",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM1_BRK_TIM15_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_UP_TIM16_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM16_IRQn",
        "location": {
          "column": "3",
          "line": "104",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM1_UP_TIM16_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_TRG_COM_TIM17_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM17_IRQn",
        "location": {
          "column": "3",
          "line": "105",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM1_TRG_COM_TIM17_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "106",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "107",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "108",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "109",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "110",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "111",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "112",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "113",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "114",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "115",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "116",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "117",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART3_IRQn",
        "location": {
          "column": "3",
          "line": "118",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "USART3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "119",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "120",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@CEC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CEC_IRQn",
        "location": {
          "column": "3",
          "line": "121",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CEC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM12_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM12_IRQn",
        "location": {
          "column": "3",
          "line": "122",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM12_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM13_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM13_IRQn",
        "location": {
          "column": "3",
          "line": "123",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM13_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM14_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM14_IRQn",
        "location": {
          "column": "3",
          "line": "124",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM14_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "125",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "126",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@UART4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART4_IRQn",
        "location": {
          "column": "3",
          "line": "127",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "UART4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@UART5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART5_IRQn",
        "location": {
          "column": "3",
          "line": "128",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "UART5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM6_DAC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM6_DAC_IRQn",
        "location": {
          "column": "3",
          "line": "129",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM6_DAC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM7_IRQn",
        "location": {
          "column": "3",
          "line": "130",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel1_IRQn",
        "location": {
          "column": "3",
          "line": "131",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel2_IRQn",
        "location": {
          "column": "3",
          "line": "132",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel3_IRQn",
        "location": {
          "column": "3",
          "line": "133",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel4_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel4_5_IRQn",
        "location": {
          "column": "3",
          "line": "134",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel4_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel4_IRQn",
        "location": {
          "column": "3",
          "line": "135",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Channel5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Channel5_IRQn",
        "location": {
          "column": "3",
          "line": "136",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA2_Channel5_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "69",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "159",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "160",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "161",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "162",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "163",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "164",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "165",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "166",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "167",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "168",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "169",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "170",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "171",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "172",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "173",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "174",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "175",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "176",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "177",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "178",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_TypeDef",
        "location": {
          "column": "3",
          "line": "179",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_157_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "183",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "184",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "185",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "13",
          "line": "186",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "187",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@ADC_Common_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_Common_TypeDef",
        "location": {
          "column": "3",
          "line": "188",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ADC_Common_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_181_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@BKP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "196",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR1",
        "location": {
          "column": "17",
          "line": "197",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR2",
        "location": {
          "column": "17",
          "line": "198",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR3",
        "location": {
          "column": "17",
          "line": "199",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR4",
        "location": {
          "column": "17",
          "line": "200",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR5",
        "location": {
          "column": "17",
          "line": "201",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR6",
        "location": {
          "column": "17",
          "line": "202",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR7",
        "location": {
          "column": "17",
          "line": "203",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR8",
        "location": {
          "column": "17",
          "line": "204",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR9",
        "location": {
          "column": "17",
          "line": "205",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR10",
        "location": {
          "column": "17",
          "line": "206",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RTCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTCCR",
        "location": {
          "column": "17",
          "line": "207",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RTCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "208",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "209",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "13",
          "line": "210",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR11",
        "location": {
          "column": "17",
          "line": "211",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR12",
        "location": {
          "column": "17",
          "line": "212",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR13",
        "location": {
          "column": "17",
          "line": "213",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR14",
        "location": {
          "column": "17",
          "line": "214",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR15",
        "location": {
          "column": "17",
          "line": "215",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR15",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR16",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR16",
        "location": {
          "column": "17",
          "line": "216",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR16",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR17",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR17",
        "location": {
          "column": "17",
          "line": "217",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR17",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR18",
        "location": {
          "column": "17",
          "line": "218",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR19",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR19",
        "location": {
          "column": "17",
          "line": "219",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR19",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR20",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR20",
        "location": {
          "column": "17",
          "line": "220",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR20",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR21",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR21",
        "location": {
          "column": "17",
          "line": "221",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR21",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR22",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR22",
        "location": {
          "column": "17",
          "line": "222",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR22",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR23",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR23",
        "location": {
          "column": "17",
          "line": "223",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR23",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR24",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR24",
        "location": {
          "column": "17",
          "line": "224",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR24",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR25",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR25",
        "location": {
          "column": "17",
          "line": "225",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR25",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR26",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR26",
        "location": {
          "column": "17",
          "line": "226",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR26",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR27",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR27",
        "location": {
          "column": "17",
          "line": "227",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR27",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR28",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR28",
        "location": {
          "column": "17",
          "line": "228",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR28",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR29",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR29",
        "location": {
          "column": "17",
          "line": "229",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR29",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR30",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR30",
        "location": {
          "column": "17",
          "line": "230",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR30",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR31",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR31",
        "location": {
          "column": "17",
          "line": "231",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR31",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR32",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR32",
        "location": {
          "column": "17",
          "line": "232",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR32",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR33",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR33",
        "location": {
          "column": "17",
          "line": "233",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR33",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR34",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR34",
        "location": {
          "column": "17",
          "line": "234",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR34",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR35",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR35",
        "location": {
          "column": "17",
          "line": "235",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR35",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR36",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR36",
        "location": {
          "column": "17",
          "line": "236",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR36",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR37",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR37",
        "location": {
          "column": "17",
          "line": "237",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR37",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR38",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR38",
        "location": {
          "column": "17",
          "line": "238",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR38",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR39",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR39",
        "location": {
          "column": "17",
          "line": "239",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR39",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR40",
        "location": {
          "column": "17",
          "line": "240",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR41",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR41",
        "location": {
          "column": "17",
          "line": "241",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR41",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR42",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR42",
        "location": {
          "column": "17",
          "line": "242",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR42",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@BKP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct BKP_TypeDef",
        "location": {
          "column": "3",
          "line": "243",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BKP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_194_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CEC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@CEC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "251",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@OAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR",
        "location": {
          "column": "17",
          "line": "252",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@PRES",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRES",
        "location": {
          "column": "17",
          "line": "253",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PRES",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@ESR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESR",
        "location": {
          "column": "17",
          "line": "254",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ESR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "255",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@TXD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXD",
        "location": {
          "column": "17",
          "line": "256",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TXD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:@SA@CEC_TypeDef@FI@RXD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXD",
        "location": {
          "column": "17",
          "line": "257",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RXD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@CEC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CEC_TypeDef",
        "location": {
          "column": "3",
          "line": "258",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CEC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_249_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "266",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "267",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "268",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "269",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "270",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRC_TypeDef",
        "location": {
          "column": "3",
          "line": "271",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_264_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DAC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DAC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "279",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SWTRIGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWTRIGR",
        "location": {
          "column": "17",
          "line": "280",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SWTRIGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R1",
        "location": {
          "column": "17",
          "line": "281",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L1",
        "location": {
          "column": "17",
          "line": "282",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12L1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R1",
        "location": {
          "column": "17",
          "line": "283",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR8R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R2",
        "location": {
          "column": "17",
          "line": "284",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L2",
        "location": {
          "column": "17",
          "line": "285",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12L2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R2",
        "location": {
          "column": "17",
          "line": "286",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR8R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12RD",
        "location": {
          "column": "17",
          "line": "287",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12LD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12LD",
        "location": {
          "column": "17",
          "line": "288",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR12LD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8RD",
        "location": {
          "column": "17",
          "line": "289",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DHR8RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR1",
        "location": {
          "column": "17",
          "line": "290",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DOR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR2",
        "location": {
          "column": "17",
          "line": "291",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DOR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "292",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@DAC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DAC_TypeDef",
        "location": {
          "column": "3",
          "line": "293",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DAC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_277_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "301",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_299_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "302",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_299_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "303",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_299_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Channel_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "311",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_309_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CNDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNDTR",
        "location": {
          "column": "17",
          "line": "312",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CNDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_309_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CPAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPAR",
        "location": {
          "column": "17",
          "line": "313",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CPAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_309_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMAR",
        "location": {
          "column": "17",
          "line": "314",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_309_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@DMA_Channel_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_Channel_TypeDef",
        "location": {
          "column": "3",
          "line": "315",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA_Channel_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_309_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "319",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_317_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@IFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IFCR",
        "location": {
          "column": "17",
          "line": "320",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_317_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_TypeDef",
        "location": {
          "column": "3",
          "line": "321",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_317_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "331",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "332",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "333",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "334",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "335",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "336",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_TypeDef",
        "location": {
          "column": "3",
          "line": "337",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_329_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "345",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "346",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "347",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "348",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "349",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AR",
        "location": {
          "column": "17",
          "line": "350",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "351",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OBR",
        "location": {
          "column": "17",
          "line": "352",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@WRPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRPR",
        "location": {
          "column": "17",
          "line": "353",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WRPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_TypeDef",
        "location": {
          "column": "3",
          "line": "354",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_343_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@OB_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@OB_TypeDef@FI@RDP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDP",
        "location": {
          "column": "17",
          "line": "362",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RDP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@USER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USER",
        "location": {
          "column": "17",
          "line": "363",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "USER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@Data0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data0",
        "location": {
          "column": "17",
          "line": "364",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "Data0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@Data1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data1",
        "location": {
          "column": "17",
          "line": "365",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "Data1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP0",
        "location": {
          "column": "17",
          "line": "366",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WRP0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP1",
        "location": {
          "column": "17",
          "line": "367",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WRP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP2",
        "location": {
          "column": "17",
          "line": "368",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WRP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP3",
        "location": {
          "column": "17",
          "line": "369",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WRP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@OB_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct OB_TypeDef",
        "location": {
          "column": "3",
          "line": "370",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OB_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_360_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1_TypeDef@FI@BTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTCR",
        "location": {
          "column": "17",
          "line": "378",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_376_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@FSMC_Bank1_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank1_TypeDef",
        "location": {
          "column": "3",
          "line": "379",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "FSMC_Bank1_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_376_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1E_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1E_TypeDef@FI@BWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BWTR",
        "location": {
          "column": "17",
          "line": "387",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_385_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@FSMC_Bank1E_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank1E_TypeDef",
        "location": {
          "column": "3",
          "line": "388",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "FSMC_Bank1E_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_385_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@CRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRL",
        "location": {
          "column": "17",
          "line": "396",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@CRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRH",
        "location": {
          "column": "17",
          "line": "397",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "398",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "399",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "17",
          "line": "400",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "401",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "402",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_TypeDef",
        "location": {
          "column": "3",
          "line": "403",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_394_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@AFIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@EVCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EVCR",
        "location": {
          "column": "17",
          "line": "411",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EVCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@MAPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MAPR",
        "location": {
          "column": "17",
          "line": "412",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "MAPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "413",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "12",
          "line": "414",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@MAPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MAPR2",
        "location": {
          "column": "17",
          "line": "415",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "MAPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@AFIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct AFIO_TypeDef",
        "location": {
          "column": "3",
          "line": "416",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "AFIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_409_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "423",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "424",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "425",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "426",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "427",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "428",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "429",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "430",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "431",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_TypeDef",
        "location": {
          "column": "3",
          "line": "432",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_421_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "440",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_438_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "441",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_438_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "442",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_438_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "443",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_438_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "444",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_438_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "452",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_450_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "453",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_450_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_TypeDef",
        "location": {
          "column": "3",
          "line": "454",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_450_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "462",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "463",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "464",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "465",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "466",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHBENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHBENR",
        "location": {
          "column": "17",
          "line": "467",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "AHBENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "468",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "469",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "470",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "471",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "12",
          "line": "474",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR2",
        "location": {
          "column": "17",
          "line": "475",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CFGR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_TypeDef",
        "location": {
          "column": "3",
          "line": "476",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_460_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRH",
        "location": {
          "column": "17",
          "line": "484",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRL",
        "location": {
          "column": "17",
          "line": "485",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRLH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRLH",
        "location": {
          "column": "17",
          "line": "486",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PRLH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRLL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRLL",
        "location": {
          "column": "17",
          "line": "487",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PRLL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DIVH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIVH",
        "location": {
          "column": "17",
          "line": "488",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DIVH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DIVL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIVL",
        "location": {
          "column": "17",
          "line": "489",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DIVL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CNTH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNTH",
        "location": {
          "column": "17",
          "line": "490",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CNTH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CNTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNTL",
        "location": {
          "column": "17",
          "line": "491",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CNTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRH",
        "location": {
          "column": "17",
          "line": "492",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ALRH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRL",
        "location": {
          "column": "17",
          "line": "493",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ALRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@RTC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_TypeDef",
        "location": {
          "column": "3",
          "line": "494",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RTC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_482_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "502",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "503",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "504",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "505",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "506",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "507",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "508",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_TypeDef",
        "location": {
          "column": "3",
          "line": "509",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_500_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "516",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "517",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "518",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "519",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "520",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "521",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "522",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "523",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "524",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "525",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "526",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "527",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "528",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "529",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "530",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "531",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "532",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "533",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "534",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "535",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "536",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TypeDef",
        "location": {
          "column": "2",
          "line": "537",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_514_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "546",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "547",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "548",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "549",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "550",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "551",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "552",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@USART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_TypeDef",
        "location": {
          "column": "3",
          "line": "553",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "USART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_544_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "563",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_561_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "564",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_561_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "565",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_561_9"
      },
      {
        "ID": "c:stm32f100xe.h@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct WWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "566",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f100xe_h_561_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20381@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20472@macro@FLASH_BANK1_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BANK1_END",
    "location": {
      "column": "9",
      "line": "578",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_BANK1_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20551@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20641@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20739@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20832@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@20933@macro@FSMC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BASE",
    "location": {
      "column": "9",
      "line": "585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21003@macro@FSMC_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_R_BASE",
    "location": {
      "column": "9",
      "line": "586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21116@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21159@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21219@macro@AHBPERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHBPERIPH_BASE",
    "location": {
      "column": "9",
      "line": "591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AHBPERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21281@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21345@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21409@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21473@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "596",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21537@macro@TIM6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_BASE",
    "location": {
      "column": "9",
      "line": "597",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21601@macro@TIM7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7_BASE",
    "location": {
      "column": "9",
      "line": "598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21665@macro@TIM12_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12_BASE",
    "location": {
      "column": "9",
      "line": "599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM12_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21729@macro@TIM13_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13_BASE",
    "location": {
      "column": "9",
      "line": "600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM13_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21793@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21857@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21921@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@21985@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22049@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22113@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22177@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22241@macro@USART3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3_BASE",
    "location": {
      "column": "9",
      "line": "608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22305@macro@UART4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4_BASE",
    "location": {
      "column": "9",
      "line": "609",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "UART4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22369@macro@UART5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5_BASE",
    "location": {
      "column": "9",
      "line": "610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "UART5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22433@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22497@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "612",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22561@macro@BKP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_BASE",
    "location": {
      "column": "9",
      "line": "613",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22625@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "614",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22689@macro@DAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_BASE",
    "location": {
      "column": "9",
      "line": "615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22753@macro@CEC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_BASE",
    "location": {
      "column": "9",
      "line": "616",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22817@macro@AFIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_BASE",
    "location": {
      "column": "9",
      "line": "617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22881@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "618",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@22945@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "619",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23009@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23073@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23137@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "622",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23201@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23265@macro@GPIOF_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF_BASE",
    "location": {
      "column": "9",
      "line": "624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOF_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23329@macro@GPIOG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG_BASE",
    "location": {
      "column": "9",
      "line": "625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23393@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "626",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23457@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23521@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23585@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23649@macro@TIM15_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM15_BASE",
    "location": {
      "column": "9",
      "line": "630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM15_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23713@macro@TIM16_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16_BASE",
    "location": {
      "column": "9",
      "line": "631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM16_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23777@macro@TIM17_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17_BASE",
    "location": {
      "column": "9",
      "line": "632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM17_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23845@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23908@macro@DMA1_Channel1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1_BASE",
    "location": {
      "column": "9",
      "line": "636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@23971@macro@DMA1_Channel2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2_BASE",
    "location": {
      "column": "9",
      "line": "637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24034@macro@DMA1_Channel3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3_BASE",
    "location": {
      "column": "9",
      "line": "638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24097@macro@DMA1_Channel4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4_BASE",
    "location": {
      "column": "9",
      "line": "639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24160@macro@DMA1_Channel5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5_BASE",
    "location": {
      "column": "9",
      "line": "640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24223@macro@DMA1_Channel6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel6_BASE",
    "location": {
      "column": "9",
      "line": "641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24286@macro@DMA1_Channel7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel7_BASE",
    "location": {
      "column": "9",
      "line": "642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24349@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24412@macro@DMA2_Channel1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel1_BASE",
    "location": {
      "column": "9",
      "line": "644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24475@macro@DMA2_Channel2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel2_BASE",
    "location": {
      "column": "9",
      "line": "645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24538@macro@DMA2_Channel3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel3_BASE",
    "location": {
      "column": "9",
      "line": "646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24601@macro@DMA2_Channel4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel4_BASE",
    "location": {
      "column": "9",
      "line": "647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24664@macro@DMA2_Channel5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel5_BASE",
    "location": {
      "column": "9",
      "line": "648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24727@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24790@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24855@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "652",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@24955@macro@FLASHSIZE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASHSIZE_BASE",
    "location": {
      "column": "9",
      "line": "653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASHSIZE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25043@macro@UID_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UID_BASE",
    "location": {
      "column": "9",
      "line": "654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "UID_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25137@macro@OB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BASE",
    "location": {
      "column": "9",
      "line": "655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "OB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25228@macro@FSMC_BANK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1",
    "location": {
      "column": "9",
      "line": "658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25317@macro@FSMC_BANK1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1_1",
    "location": {
      "column": "9",
      "line": "659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25408@macro@FSMC_BANK1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1_2",
    "location": {
      "column": "9",
      "line": "660",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25501@macro@FSMC_BANK1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1_3",
    "location": {
      "column": "9",
      "line": "661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25594@macro@FSMC_BANK1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1_4",
    "location": {
      "column": "9",
      "line": "662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25691@macro@FSMC_BANK1_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1_R_BASE",
    "location": {
      "column": "9",
      "line": "665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25796@macro@FSMC_BANK1E_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BANK1E_R_BASE",
    "location": {
      "column": "9",
      "line": "666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BANK1E_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@25904@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26075@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26131@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "681",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26187@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "682",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26243@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26299@macro@TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6",
    "location": {
      "column": "9",
      "line": "684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26355@macro@TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7",
    "location": {
      "column": "9",
      "line": "685",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26411@macro@TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12",
    "location": {
      "column": "9",
      "line": "686",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26468@macro@TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13",
    "location": {
      "column": "9",
      "line": "687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26525@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26582@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26637@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26694@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26751@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "692",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26807@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26863@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26923@macro@USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3",
    "location": {
      "column": "9",
      "line": "695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@26983@macro@UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4",
    "location": {
      "column": "9",
      "line": "696",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27042@macro@UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5",
    "location": {
      "column": "9",
      "line": "697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27101@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27157@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "699",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27213@macro@BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP",
    "location": {
      "column": "9",
      "line": "700",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27268@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "701",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27323@macro@DAC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC1",
    "location": {
      "column": "9",
      "line": "702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27378@macro@DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC",
    "location": {
      "column": "9",
      "line": "703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27463@macro@CEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC",
    "location": {
      "column": "9",
      "line": "704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27518@macro@AFIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO",
    "location": {
      "column": "9",
      "line": "705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27575@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27632@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27690@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27748@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27806@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27864@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "711",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27922@macro@GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF",
    "location": {
      "column": "9",
      "line": "712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@27980@macro@GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG",
    "location": {
      "column": "9",
      "line": "713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28038@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "714",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28094@macro@ADC1_COMMON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_COMMON",
    "location": {
      "column": "9",
      "line": "715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC1_COMMON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28157@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28213@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28269@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "718",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28329@macro@TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM15",
    "location": {
      "column": "9",
      "line": "719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28386@macro@TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16",
    "location": {
      "column": "9",
      "line": "720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28443@macro@TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17",
    "location": {
      "column": "9",
      "line": "721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28500@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28556@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "723",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28612@macro@DMA1_Channel1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1",
    "location": {
      "column": "9",
      "line": "724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28685@macro@DMA1_Channel2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2",
    "location": {
      "column": "9",
      "line": "725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28758@macro@DMA1_Channel3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3",
    "location": {
      "column": "9",
      "line": "726",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28831@macro@DMA1_Channel4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4",
    "location": {
      "column": "9",
      "line": "727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28904@macro@DMA1_Channel5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5",
    "location": {
      "column": "9",
      "line": "728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@28977@macro@DMA1_Channel6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel6",
    "location": {
      "column": "9",
      "line": "729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29050@macro@DMA1_Channel7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel7",
    "location": {
      "column": "9",
      "line": "730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA1_Channel7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29123@macro@DMA2_Channel1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel1",
    "location": {
      "column": "9",
      "line": "731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29196@macro@DMA2_Channel2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel2",
    "location": {
      "column": "9",
      "line": "732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29269@macro@DMA2_Channel3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel3",
    "location": {
      "column": "9",
      "line": "733",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29342@macro@DMA2_Channel4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel4",
    "location": {
      "column": "9",
      "line": "734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29415@macro@DMA2_Channel5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel5",
    "location": {
      "column": "9",
      "line": "735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA2_Channel5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29488@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29543@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "737",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29598@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "738",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29659@macro@OB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB",
    "location": {
      "column": "9",
      "line": "739",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "OB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29712@macro@FSMC_Bank1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1",
    "location": {
      "column": "9",
      "line": "740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_Bank1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29783@macro@FSMC_Bank1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E",
    "location": {
      "column": "9",
      "line": "741",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_Bank1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@29856@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@30814@macro@CRC_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@30895@macro@CRC_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@30995@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "9",
      "line": "770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31186@macro@CRC_IDR_IDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Pos",
    "location": {
      "column": "9",
      "line": "773",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_IDR_IDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31267@macro@CRC_IDR_IDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Msk",
    "location": {
      "column": "9",
      "line": "774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_IDR_IDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31367@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "9",
      "line": "775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31580@macro@CRC_CR_RESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Pos",
    "location": {
      "column": "9",
      "line": "778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_CR_RESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31661@macro@CRC_CR_RESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Msk",
    "location": {
      "column": "9",
      "line": "779",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_CR_RESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@31761@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "9",
      "line": "780",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32355@macro@PWR_CR_LPDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Pos",
    "location": {
      "column": "9",
      "line": "789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_LPDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32436@macro@PWR_CR_LPDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Msk",
    "location": {
      "column": "9",
      "line": "790",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_LPDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32536@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "9",
      "line": "791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32644@macro@PWR_CR_PDDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Pos",
    "location": {
      "column": "9",
      "line": "792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PDDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32725@macro@PWR_CR_PDDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Msk",
    "location": {
      "column": "9",
      "line": "793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PDDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32825@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "9",
      "line": "794",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@32934@macro@PWR_CR_CWUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Pos",
    "location": {
      "column": "9",
      "line": "795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CWUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33015@macro@PWR_CR_CWUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Msk",
    "location": {
      "column": "9",
      "line": "796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CWUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33115@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "9",
      "line": "797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33221@macro@PWR_CR_CSBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Pos",
    "location": {
      "column": "9",
      "line": "798",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CSBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33302@macro@PWR_CR_CSBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Msk",
    "location": {
      "column": "9",
      "line": "799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CSBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33402@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "9",
      "line": "800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33509@macro@PWR_CR_PVDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Pos",
    "location": {
      "column": "9",
      "line": "801",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PVDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33590@macro@PWR_CR_PVDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Msk",
    "location": {
      "column": "9",
      "line": "802",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PVDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33690@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "9",
      "line": "803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33810@macro@PWR_CR_PLS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Pos",
    "location": {
      "column": "9",
      "line": "805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33891@macro@PWR_CR_PLS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Msk",
    "location": {
      "column": "9",
      "line": "806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@33991@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "9",
      "line": "807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34115@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "9",
      "line": "808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34215@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "9",
      "line": "809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34315@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "9",
      "line": "810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34450@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "9",
      "line": "813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34557@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "9",
      "line": "814",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34664@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "9",
      "line": "815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34771@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "9",
      "line": "816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34878@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "9",
      "line": "817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@34985@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "9",
      "line": "818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35092@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "9",
      "line": "819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35199@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "9",
      "line": "820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35330@macro@PWR_CR_PLS_2V2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V2",
    "location": {
      "column": "9",
      "line": "823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35392@macro@PWR_CR_PLS_2V3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V3",
    "location": {
      "column": "9",
      "line": "824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35454@macro@PWR_CR_PLS_2V4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V4",
    "location": {
      "column": "9",
      "line": "825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35516@macro@PWR_CR_PLS_2V5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V5",
    "location": {
      "column": "9",
      "line": "826",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35578@macro@PWR_CR_PLS_2V6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V6",
    "location": {
      "column": "9",
      "line": "827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35640@macro@PWR_CR_PLS_2V7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V7",
    "location": {
      "column": "9",
      "line": "828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35702@macro@PWR_CR_PLS_2V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V8",
    "location": {
      "column": "9",
      "line": "829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35764@macro@PWR_CR_PLS_2V9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V9",
    "location": {
      "column": "9",
      "line": "830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_PLS_2V9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35828@macro@PWR_CR_DBP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Pos",
    "location": {
      "column": "9",
      "line": "832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_DBP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@35909@macro@PWR_CR_DBP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Msk",
    "location": {
      "column": "9",
      "line": "833",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_DBP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36009@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "9",
      "line": "834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36222@macro@PWR_CSR_WUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Pos",
    "location": {
      "column": "9",
      "line": "838",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_WUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36303@macro@PWR_CSR_WUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Msk",
    "location": {
      "column": "9",
      "line": "839",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_WUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36403@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "9",
      "line": "840",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36503@macro@PWR_CSR_SBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Pos",
    "location": {
      "column": "9",
      "line": "841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_SBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36584@macro@PWR_CSR_SBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Msk",
    "location": {
      "column": "9",
      "line": "842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_SBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36684@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "9",
      "line": "843",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36785@macro@PWR_CSR_PVDO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Pos",
    "location": {
      "column": "9",
      "line": "844",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_PVDO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36866@macro@PWR_CSR_PVDO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Msk",
    "location": {
      "column": "9",
      "line": "845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_PVDO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@36966@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "9",
      "line": "846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@37065@macro@PWR_CSR_EWUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Pos",
    "location": {
      "column": "9",
      "line": "847",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_EWUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@37146@macro@PWR_CSR_EWUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Msk",
    "location": {
      "column": "9",
      "line": "848",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_EWUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@37246@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "9",
      "line": "849",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@37846@macro@BKP_DR1_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR1_D_Pos",
    "location": {
      "column": "9",
      "line": "858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR1_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@37927@macro@BKP_DR1_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR1_D_Msk",
    "location": {
      "column": "9",
      "line": "859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR1_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38027@macro@BKP_DR1_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR1_D",
    "location": {
      "column": "9",
      "line": "860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR1_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38211@macro@BKP_DR2_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR2_D_Pos",
    "location": {
      "column": "9",
      "line": "863",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR2_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38292@macro@BKP_DR2_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR2_D_Msk",
    "location": {
      "column": "9",
      "line": "864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR2_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38392@macro@BKP_DR2_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR2_D",
    "location": {
      "column": "9",
      "line": "865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR2_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38576@macro@BKP_DR3_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR3_D_Pos",
    "location": {
      "column": "9",
      "line": "868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR3_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38657@macro@BKP_DR3_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR3_D_Msk",
    "location": {
      "column": "9",
      "line": "869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR3_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38757@macro@BKP_DR3_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR3_D",
    "location": {
      "column": "9",
      "line": "870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR3_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@38941@macro@BKP_DR4_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR4_D_Pos",
    "location": {
      "column": "9",
      "line": "873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR4_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39022@macro@BKP_DR4_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR4_D_Msk",
    "location": {
      "column": "9",
      "line": "874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR4_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39122@macro@BKP_DR4_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR4_D",
    "location": {
      "column": "9",
      "line": "875",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR4_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39306@macro@BKP_DR5_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR5_D_Pos",
    "location": {
      "column": "9",
      "line": "878",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR5_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39387@macro@BKP_DR5_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR5_D_Msk",
    "location": {
      "column": "9",
      "line": "879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR5_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39487@macro@BKP_DR5_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR5_D",
    "location": {
      "column": "9",
      "line": "880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR5_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39671@macro@BKP_DR6_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR6_D_Pos",
    "location": {
      "column": "9",
      "line": "883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR6_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39752@macro@BKP_DR6_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR6_D_Msk",
    "location": {
      "column": "9",
      "line": "884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR6_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@39852@macro@BKP_DR6_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR6_D",
    "location": {
      "column": "9",
      "line": "885",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR6_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40036@macro@BKP_DR7_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR7_D_Pos",
    "location": {
      "column": "9",
      "line": "888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR7_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40117@macro@BKP_DR7_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR7_D_Msk",
    "location": {
      "column": "9",
      "line": "889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR7_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40217@macro@BKP_DR7_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR7_D",
    "location": {
      "column": "9",
      "line": "890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR7_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40401@macro@BKP_DR8_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR8_D_Pos",
    "location": {
      "column": "9",
      "line": "893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR8_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40482@macro@BKP_DR8_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR8_D_Msk",
    "location": {
      "column": "9",
      "line": "894",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR8_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40582@macro@BKP_DR8_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR8_D",
    "location": {
      "column": "9",
      "line": "895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR8_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40766@macro@BKP_DR9_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR9_D_Pos",
    "location": {
      "column": "9",
      "line": "898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR9_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40847@macro@BKP_DR9_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR9_D_Msk",
    "location": {
      "column": "9",
      "line": "899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR9_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@40947@macro@BKP_DR9_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR9_D",
    "location": {
      "column": "9",
      "line": "900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR9_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41131@macro@BKP_DR10_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR10_D_Pos",
    "location": {
      "column": "9",
      "line": "903",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR10_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41212@macro@BKP_DR10_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR10_D_Msk",
    "location": {
      "column": "9",
      "line": "904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR10_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41312@macro@BKP_DR10_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR10_D",
    "location": {
      "column": "9",
      "line": "905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR10_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41496@macro@BKP_DR11_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR11_D_Pos",
    "location": {
      "column": "9",
      "line": "908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR11_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41577@macro@BKP_DR11_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR11_D_Msk",
    "location": {
      "column": "9",
      "line": "909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR11_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41677@macro@BKP_DR11_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR11_D",
    "location": {
      "column": "9",
      "line": "910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR11_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41861@macro@BKP_DR12_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR12_D_Pos",
    "location": {
      "column": "9",
      "line": "913",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR12_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@41942@macro@BKP_DR12_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR12_D_Msk",
    "location": {
      "column": "9",
      "line": "914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR12_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42042@macro@BKP_DR12_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR12_D",
    "location": {
      "column": "9",
      "line": "915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR12_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42226@macro@BKP_DR13_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR13_D_Pos",
    "location": {
      "column": "9",
      "line": "918",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR13_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42307@macro@BKP_DR13_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR13_D_Msk",
    "location": {
      "column": "9",
      "line": "919",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR13_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42407@macro@BKP_DR13_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR13_D",
    "location": {
      "column": "9",
      "line": "920",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR13_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42591@macro@BKP_DR14_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR14_D_Pos",
    "location": {
      "column": "9",
      "line": "923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR14_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42672@macro@BKP_DR14_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR14_D_Msk",
    "location": {
      "column": "9",
      "line": "924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR14_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42772@macro@BKP_DR14_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR14_D",
    "location": {
      "column": "9",
      "line": "925",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR14_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@42956@macro@BKP_DR15_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR15_D_Pos",
    "location": {
      "column": "9",
      "line": "928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR15_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43037@macro@BKP_DR15_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR15_D_Msk",
    "location": {
      "column": "9",
      "line": "929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR15_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43137@macro@BKP_DR15_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR15_D",
    "location": {
      "column": "9",
      "line": "930",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR15_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43321@macro@BKP_DR16_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR16_D_Pos",
    "location": {
      "column": "9",
      "line": "933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR16_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43402@macro@BKP_DR16_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR16_D_Msk",
    "location": {
      "column": "9",
      "line": "934",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR16_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43502@macro@BKP_DR16_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR16_D",
    "location": {
      "column": "9",
      "line": "935",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR16_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43686@macro@BKP_DR17_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR17_D_Pos",
    "location": {
      "column": "9",
      "line": "938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR17_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43767@macro@BKP_DR17_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR17_D_Msk",
    "location": {
      "column": "9",
      "line": "939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR17_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@43867@macro@BKP_DR17_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR17_D",
    "location": {
      "column": "9",
      "line": "940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR17_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44051@macro@BKP_DR18_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR18_D_Pos",
    "location": {
      "column": "9",
      "line": "943",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR18_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44132@macro@BKP_DR18_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR18_D_Msk",
    "location": {
      "column": "9",
      "line": "944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR18_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44232@macro@BKP_DR18_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR18_D",
    "location": {
      "column": "9",
      "line": "945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR18_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44416@macro@BKP_DR19_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR19_D_Pos",
    "location": {
      "column": "9",
      "line": "948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR19_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44497@macro@BKP_DR19_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR19_D_Msk",
    "location": {
      "column": "9",
      "line": "949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR19_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44597@macro@BKP_DR19_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR19_D",
    "location": {
      "column": "9",
      "line": "950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR19_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44781@macro@BKP_DR20_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR20_D_Pos",
    "location": {
      "column": "9",
      "line": "953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR20_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44862@macro@BKP_DR20_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR20_D_Msk",
    "location": {
      "column": "9",
      "line": "954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR20_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@44962@macro@BKP_DR20_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR20_D",
    "location": {
      "column": "9",
      "line": "955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR20_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45146@macro@BKP_DR21_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR21_D_Pos",
    "location": {
      "column": "9",
      "line": "958",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR21_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45227@macro@BKP_DR21_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR21_D_Msk",
    "location": {
      "column": "9",
      "line": "959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR21_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45327@macro@BKP_DR21_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR21_D",
    "location": {
      "column": "9",
      "line": "960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR21_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45511@macro@BKP_DR22_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR22_D_Pos",
    "location": {
      "column": "9",
      "line": "963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR22_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45592@macro@BKP_DR22_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR22_D_Msk",
    "location": {
      "column": "9",
      "line": "964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR22_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45692@macro@BKP_DR22_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR22_D",
    "location": {
      "column": "9",
      "line": "965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR22_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45876@macro@BKP_DR23_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR23_D_Pos",
    "location": {
      "column": "9",
      "line": "968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR23_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@45957@macro@BKP_DR23_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR23_D_Msk",
    "location": {
      "column": "9",
      "line": "969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR23_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46057@macro@BKP_DR23_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR23_D",
    "location": {
      "column": "9",
      "line": "970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR23_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46241@macro@BKP_DR24_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR24_D_Pos",
    "location": {
      "column": "9",
      "line": "973",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR24_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46322@macro@BKP_DR24_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR24_D_Msk",
    "location": {
      "column": "9",
      "line": "974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR24_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46422@macro@BKP_DR24_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR24_D",
    "location": {
      "column": "9",
      "line": "975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR24_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46606@macro@BKP_DR25_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR25_D_Pos",
    "location": {
      "column": "9",
      "line": "978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR25_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46687@macro@BKP_DR25_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR25_D_Msk",
    "location": {
      "column": "9",
      "line": "979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR25_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46787@macro@BKP_DR25_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR25_D",
    "location": {
      "column": "9",
      "line": "980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR25_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@46971@macro@BKP_DR26_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR26_D_Pos",
    "location": {
      "column": "9",
      "line": "983",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR26_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47052@macro@BKP_DR26_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR26_D_Msk",
    "location": {
      "column": "9",
      "line": "984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR26_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47152@macro@BKP_DR26_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR26_D",
    "location": {
      "column": "9",
      "line": "985",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR26_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47336@macro@BKP_DR27_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR27_D_Pos",
    "location": {
      "column": "9",
      "line": "988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR27_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47417@macro@BKP_DR27_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR27_D_Msk",
    "location": {
      "column": "9",
      "line": "989",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR27_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47517@macro@BKP_DR27_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR27_D",
    "location": {
      "column": "9",
      "line": "990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR27_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47701@macro@BKP_DR28_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR28_D_Pos",
    "location": {
      "column": "9",
      "line": "993",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR28_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47782@macro@BKP_DR28_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR28_D_Msk",
    "location": {
      "column": "9",
      "line": "994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR28_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@47882@macro@BKP_DR28_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR28_D",
    "location": {
      "column": "9",
      "line": "995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR28_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48066@macro@BKP_DR29_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR29_D_Pos",
    "location": {
      "column": "9",
      "line": "998",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR29_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48147@macro@BKP_DR29_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR29_D_Msk",
    "location": {
      "column": "9",
      "line": "999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR29_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48247@macro@BKP_DR29_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR29_D",
    "location": {
      "column": "9",
      "line": "1000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR29_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48431@macro@BKP_DR30_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR30_D_Pos",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR30_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48512@macro@BKP_DR30_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR30_D_Msk",
    "location": {
      "column": "9",
      "line": "1004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR30_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48612@macro@BKP_DR30_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR30_D",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR30_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48796@macro@BKP_DR31_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR31_D_Pos",
    "location": {
      "column": "9",
      "line": "1008",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR31_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48877@macro@BKP_DR31_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR31_D_Msk",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR31_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@48977@macro@BKP_DR31_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR31_D",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR31_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49161@macro@BKP_DR32_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR32_D_Pos",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR32_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49242@macro@BKP_DR32_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR32_D_Msk",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR32_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49342@macro@BKP_DR32_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR32_D",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR32_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49526@macro@BKP_DR33_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR33_D_Pos",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR33_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49607@macro@BKP_DR33_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR33_D_Msk",
    "location": {
      "column": "9",
      "line": "1019",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR33_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49707@macro@BKP_DR33_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR33_D",
    "location": {
      "column": "9",
      "line": "1020",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR33_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49891@macro@BKP_DR34_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR34_D_Pos",
    "location": {
      "column": "9",
      "line": "1023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR34_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@49972@macro@BKP_DR34_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR34_D_Msk",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR34_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50072@macro@BKP_DR34_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR34_D",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR34_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50256@macro@BKP_DR35_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR35_D_Pos",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR35_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50337@macro@BKP_DR35_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR35_D_Msk",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR35_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50437@macro@BKP_DR35_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR35_D",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR35_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50621@macro@BKP_DR36_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR36_D_Pos",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR36_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50702@macro@BKP_DR36_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR36_D_Msk",
    "location": {
      "column": "9",
      "line": "1034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR36_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50802@macro@BKP_DR36_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR36_D",
    "location": {
      "column": "9",
      "line": "1035",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR36_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@50986@macro@BKP_DR37_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR37_D_Pos",
    "location": {
      "column": "9",
      "line": "1038",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR37_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51067@macro@BKP_DR37_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR37_D_Msk",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR37_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51167@macro@BKP_DR37_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR37_D",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR37_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51351@macro@BKP_DR38_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR38_D_Pos",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR38_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51432@macro@BKP_DR38_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR38_D_Msk",
    "location": {
      "column": "9",
      "line": "1044",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR38_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51532@macro@BKP_DR38_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR38_D",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR38_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51716@macro@BKP_DR39_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR39_D_Pos",
    "location": {
      "column": "9",
      "line": "1048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR39_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51797@macro@BKP_DR39_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR39_D_Msk",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR39_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@51897@macro@BKP_DR39_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR39_D",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR39_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52081@macro@BKP_DR40_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR40_D_Pos",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR40_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52162@macro@BKP_DR40_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR40_D_Msk",
    "location": {
      "column": "9",
      "line": "1054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR40_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52262@macro@BKP_DR40_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR40_D",
    "location": {
      "column": "9",
      "line": "1055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR40_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52446@macro@BKP_DR41_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR41_D_Pos",
    "location": {
      "column": "9",
      "line": "1058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR41_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52527@macro@BKP_DR41_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR41_D_Msk",
    "location": {
      "column": "9",
      "line": "1059",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR41_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52627@macro@BKP_DR41_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR41_D",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR41_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52811@macro@BKP_DR42_D_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR42_D_Pos",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR42_D_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52892@macro@BKP_DR42_D_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR42_D_Msk",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR42_D_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@52992@macro@BKP_DR42_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR42_D",
    "location": {
      "column": "9",
      "line": "1065",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_DR42_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53094@macro@RTC_BKP_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_NUMBER",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_BKP_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53205@macro@BKP_RTCCR_CAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CAL_Pos",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53286@macro@BKP_RTCCR_CAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CAL_Msk",
    "location": {
      "column": "9",
      "line": "1071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53386@macro@BKP_RTCCR_CAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CAL",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53492@macro@BKP_RTCCR_CCO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CCO_Pos",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CCO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53573@macro@BKP_RTCCR_CCO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CCO_Msk",
    "location": {
      "column": "9",
      "line": "1074",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CCO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53673@macro@BKP_RTCCR_CCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CCO",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_CCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53786@macro@BKP_RTCCR_ASOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOE_Pos",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53867@macro@BKP_RTCCR_ASOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOE_Msk",
    "location": {
      "column": "9",
      "line": "1077",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@53967@macro@BKP_RTCCR_ASOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOE",
    "location": {
      "column": "9",
      "line": "1078",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54085@macro@BKP_RTCCR_ASOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOS_Pos",
    "location": {
      "column": "9",
      "line": "1079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54166@macro@BKP_RTCCR_ASOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOS_Msk",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54266@macro@BKP_RTCCR_ASOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOS",
    "location": {
      "column": "9",
      "line": "1081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_RTCCR_ASOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54471@macro@BKP_CR_TPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPE_Pos",
    "location": {
      "column": "9",
      "line": "1084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54552@macro@BKP_CR_TPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPE_Msk",
    "location": {
      "column": "9",
      "line": "1085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54652@macro@BKP_CR_TPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPE",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54758@macro@BKP_CR_TPAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPAL_Pos",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54839@macro@BKP_CR_TPAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPAL_Msk",
    "location": {
      "column": "9",
      "line": "1088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@54939@macro@BKP_CR_TPAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPAL",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CR_TPAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55135@macro@BKP_CSR_CTE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTE_Pos",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55216@macro@BKP_CSR_CTE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTE_Msk",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55316@macro@BKP_CSR_CTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTE",
    "location": {
      "column": "9",
      "line": "1094",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55423@macro@BKP_CSR_CTI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTI_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55504@macro@BKP_CSR_CTI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTI_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55604@macro@BKP_CSR_CTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTI",
    "location": {
      "column": "9",
      "line": "1097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_CTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55715@macro@BKP_CSR_TPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TPIE_Pos",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55796@macro@BKP_CSR_TPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TPIE_Msk",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@55896@macro@BKP_CSR_TPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TPIE",
    "location": {
      "column": "9",
      "line": "1100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56012@macro@BKP_CSR_TEF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TEF_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TEF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56093@macro@BKP_CSR_TEF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TEF_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TEF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56193@macro@BKP_CSR_TEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TEF",
    "location": {
      "column": "9",
      "line": "1103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56299@macro@BKP_CSR_TIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TIF_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56380@macro@BKP_CSR_TIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TIF_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@56480@macro@BKP_CSR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TIF",
    "location": {
      "column": "9",
      "line": "1106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "BKP_CSR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57086@macro@RCC_CR_HSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Pos",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57167@macro@RCC_CR_HSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Msk",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57267@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57388@macro@RCC_CR_HSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57469@macro@RCC_CR_HSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57569@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57694@macro@RCC_CR_HSITRIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Pos",
    "location": {
      "column": "9",
      "line": "1121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSITRIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57775@macro@RCC_CR_HSITRIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Msk",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSITRIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57875@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@57998@macro@RCC_CR_HSICAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Pos",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSICAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58079@macro@RCC_CR_HSICAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Msk",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSICAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58179@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58305@macro@RCC_CR_HSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Pos",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58386@macro@RCC_CR_HSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Msk",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58486@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58607@macro@RCC_CR_HSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Pos",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58688@macro@RCC_CR_HSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Msk",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58788@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58913@macro@RCC_CR_HSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "1133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@58994@macro@RCC_CR_HSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59094@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59215@macro@RCC_CR_CSSON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Pos",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_CSSON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59296@macro@RCC_CR_CSSON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Msk",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_CSSON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59396@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59513@macro@RCC_CR_PLLON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Pos",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59594@macro@RCC_CR_PLLON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Msk",
    "location": {
      "column": "9",
      "line": "1140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59694@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59793@macro@RCC_CR_PLLRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Pos",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59874@macro@RCC_CR_PLLRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Msk",
    "location": {
      "column": "9",
      "line": "1143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@59974@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "9",
      "line": "1144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60195@macro@RCC_CFGR_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Pos",
    "location": {
      "column": "9",
      "line": "1149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60276@macro@RCC_CFGR_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Msk",
    "location": {
      "column": "9",
      "line": "1150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60376@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60499@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "9",
      "line": "1152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60599@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60701@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "9",
      "line": "1155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60818@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "9",
      "line": "1156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@60935@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "9",
      "line": "1157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61081@macro@RCC_CFGR_SWS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Pos",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61162@macro@RCC_CFGR_SWS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Msk",
    "location": {
      "column": "9",
      "line": "1161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61262@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "9",
      "line": "1162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61393@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "9",
      "line": "1163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61493@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "9",
      "line": "1164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61595@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "9",
      "line": "1166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61719@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "9",
      "line": "1167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61843@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "9",
      "line": "1168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@61986@macro@RCC_CFGR_HPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Pos",
    "location": {
      "column": "9",
      "line": "1171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62067@macro@RCC_CFGR_HPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Msk",
    "location": {
      "column": "9",
      "line": "1172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62167@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62286@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "9",
      "line": "1174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62386@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62486@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62586@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62688@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62795@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@62903@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63011@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "9",
      "line": "1182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63119@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63228@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63337@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63447@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63557@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63698@macro@RCC_CFGR_PPRE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Pos",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63779@macro@RCC_CFGR_PPRE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Msk",
    "location": {
      "column": "9",
      "line": "1191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63879@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "9",
      "line": "1192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@63999@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64099@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64199@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "9",
      "line": "1195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64301@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64406@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "9",
      "line": "1198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64512@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64618@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64724@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "9",
      "line": "1201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64862@macro@RCC_CFGR_PPRE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Pos",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@64943@macro@RCC_CFGR_PPRE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Msk",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65043@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65163@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65263@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "9",
      "line": "1208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65363@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65465@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "9",
      "line": "1211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65570@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65676@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65782@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "9",
      "line": "1214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@65888@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66028@macro@RCC_CFGR_ADCPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_Pos",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66109@macro@RCC_CFGR_ADCPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_Msk",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66209@macro@RCC_CFGR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE",
    "location": {
      "column": "9",
      "line": "1220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66330@macro@RCC_CFGR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_0",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66430@macro@RCC_CFGR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_1",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66532@macro@RCC_CFGR_ADCPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV2",
    "location": {
      "column": "9",
      "line": "1224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66639@macro@RCC_CFGR_ADCPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV4",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66746@macro@RCC_CFGR_ADCPRE_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV6",
    "location": {
      "column": "9",
      "line": "1226",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66853@macro@RCC_CFGR_ADCPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV8",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@66962@macro@RCC_CFGR_PLLSRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC_Pos",
    "location": {
      "column": "9",
      "line": "1229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLSRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67043@macro@RCC_CFGR_PLLSRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC_Msk",
    "location": {
      "column": "9",
      "line": "1230",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLSRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67143@macro@RCC_CFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67256@macro@RCC_CFGR_PLLXTPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_Pos",
    "location": {
      "column": "9",
      "line": "1233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67337@macro@RCC_CFGR_PLLXTPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_Msk",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67437@macro@RCC_CFGR_PLLXTPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLXTPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67583@macro@RCC_CFGR_PLLMULL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_Pos",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67664@macro@RCC_CFGR_PLLMULL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_Msk",
    "location": {
      "column": "9",
      "line": "1239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67764@macro@RCC_CFGR_PLLMULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL",
    "location": {
      "column": "9",
      "line": "1240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67897@macro@RCC_CFGR_PLLMULL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_0",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@67997@macro@RCC_CFGR_PLLMULL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_1",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68097@macro@RCC_CFGR_PLLMULL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_2",
    "location": {
      "column": "9",
      "line": "1243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68197@macro@RCC_CFGR_PLLMULL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_3",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68299@macro@RCC_CFGR_PLLXTPRE_PREDIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_PREDIV1",
    "location": {
      "column": "9",
      "line": "1246",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_PREDIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68427@macro@RCC_CFGR_PLLXTPRE_PREDIV1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_PREDIV1_DIV2",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_PREDIV1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68558@macro@RCC_CFGR_PLLMULL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL2",
    "location": {
      "column": "9",
      "line": "1249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68664@macro@RCC_CFGR_PLLMULL3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL3_Pos",
    "location": {
      "column": "9",
      "line": "1250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68745@macro@RCC_CFGR_PLLMULL3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL3_Msk",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68845@macro@RCC_CFGR_PLLMULL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL3",
    "location": {
      "column": "9",
      "line": "1252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@68951@macro@RCC_CFGR_PLLMULL4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL4_Pos",
    "location": {
      "column": "9",
      "line": "1253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69032@macro@RCC_CFGR_PLLMULL4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL4_Msk",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69132@macro@RCC_CFGR_PLLMULL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL4",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69238@macro@RCC_CFGR_PLLMULL5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL5_Pos",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69319@macro@RCC_CFGR_PLLMULL5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL5_Msk",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69419@macro@RCC_CFGR_PLLMULL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL5",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69525@macro@RCC_CFGR_PLLMULL6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL6_Pos",
    "location": {
      "column": "9",
      "line": "1259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69606@macro@RCC_CFGR_PLLMULL6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL6_Msk",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69706@macro@RCC_CFGR_PLLMULL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL6",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69812@macro@RCC_CFGR_PLLMULL7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL7_Pos",
    "location": {
      "column": "9",
      "line": "1262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69893@macro@RCC_CFGR_PLLMULL7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL7_Msk",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@69993@macro@RCC_CFGR_PLLMULL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL7",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70099@macro@RCC_CFGR_PLLMULL8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL8_Pos",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70180@macro@RCC_CFGR_PLLMULL8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL8_Msk",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70280@macro@RCC_CFGR_PLLMULL8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL8",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70386@macro@RCC_CFGR_PLLMULL9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL9_Pos",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70467@macro@RCC_CFGR_PLLMULL9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL9_Msk",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70567@macro@RCC_CFGR_PLLMULL9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL9",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70673@macro@RCC_CFGR_PLLMULL10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL10_Pos",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70754@macro@RCC_CFGR_PLLMULL10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL10_Msk",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70854@macro@RCC_CFGR_PLLMULL10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL10",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@70960@macro@RCC_CFGR_PLLMULL11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL11_Pos",
    "location": {
      "column": "9",
      "line": "1274",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71041@macro@RCC_CFGR_PLLMULL11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL11_Msk",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71141@macro@RCC_CFGR_PLLMULL11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL11",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71248@macro@RCC_CFGR_PLLMULL12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL12_Pos",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71329@macro@RCC_CFGR_PLLMULL12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL12_Msk",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71429@macro@RCC_CFGR_PLLMULL12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL12",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71536@macro@RCC_CFGR_PLLMULL13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL13_Pos",
    "location": {
      "column": "9",
      "line": "1280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71617@macro@RCC_CFGR_PLLMULL13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL13_Msk",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71717@macro@RCC_CFGR_PLLMULL13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL13",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71824@macro@RCC_CFGR_PLLMULL14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL14_Pos",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@71905@macro@RCC_CFGR_PLLMULL14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL14_Msk",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72005@macro@RCC_CFGR_PLLMULL14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL14",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72112@macro@RCC_CFGR_PLLMULL15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL15_Pos",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72193@macro@RCC_CFGR_PLLMULL15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL15_Msk",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72293@macro@RCC_CFGR_PLLMULL15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL15",
    "location": {
      "column": "9",
      "line": "1288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72400@macro@RCC_CFGR_PLLMULL16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL16_Pos",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72481@macro@RCC_CFGR_PLLMULL16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL16_Msk",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72581@macro@RCC_CFGR_PLLMULL16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL16",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_PLLMULL16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72717@macro@RCC_CFGR_MCO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_Pos",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72798@macro@RCC_CFGR_MCO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_Msk",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@72898@macro@RCC_CFGR_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73031@macro@RCC_CFGR_MCO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_0",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73131@macro@RCC_CFGR_MCO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_1",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73231@macro@RCC_CFGR_MCO_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_2",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73333@macro@RCC_CFGR_MCO_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_NOCLOCK",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73430@macro@RCC_CFGR_MCO_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_SYSCLK",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73554@macro@RCC_CFGR_MCO_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSI",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73675@macro@RCC_CFGR_MCO_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSE",
    "location": {
      "column": "9",
      "line": "1304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73797@macro@RCC_CFGR_MCO_PLLCLK_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_PLLCLK_DIV2",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCO_PLLCLK_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@73960@macro@RCC_CFGR_MCOSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL",
    "location": {
      "column": "10",
      "line": "1308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74019@macro@RCC_CFGR_MCOSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_0",
    "location": {
      "column": "10",
      "line": "1309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74080@macro@RCC_CFGR_MCOSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_1",
    "location": {
      "column": "10",
      "line": "1310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74141@macro@RCC_CFGR_MCOSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_2",
    "location": {
      "column": "10",
      "line": "1311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74202@macro@RCC_CFGR_MCOSEL_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_NOCLOCK",
    "location": {
      "column": "10",
      "line": "1312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74269@macro@RCC_CFGR_MCOSEL_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_SYSCLK",
    "location": {
      "column": "10",
      "line": "1313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74335@macro@RCC_CFGR_MCOSEL_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_HSI",
    "location": {
      "column": "10",
      "line": "1314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74398@macro@RCC_CFGR_MCOSEL_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_HSE",
    "location": {
      "column": "10",
      "line": "1315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74461@macro@RCC_CFGR_MCOSEL_PLL_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCOSEL_PLL_DIV2",
    "location": {
      "column": "10",
      "line": "1316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR_MCOSEL_PLL_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74617@macro@RCC_CIR_LSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74698@macro@RCC_CIR_LSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74798@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74911@macro@RCC_CIR_LSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@74992@macro@RCC_CIR_LSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75092@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75205@macro@RCC_CIR_HSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75286@macro@RCC_CIR_HSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "1326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75386@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75499@macro@RCC_CIR_HSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75580@macro@RCC_CIR_HSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75680@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75793@macro@RCC_CIR_PLLRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Pos",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75874@macro@RCC_CIR_PLLRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Msk",
    "location": {
      "column": "9",
      "line": "1332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@75974@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76087@macro@RCC_CIR_CSSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Pos",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76168@macro@RCC_CIR_CSSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Msk",
    "location": {
      "column": "9",
      "line": "1335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76268@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76393@macro@RCC_CIR_LSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76474@macro@RCC_CIR_LSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76574@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76689@macro@RCC_CIR_LSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76770@macro@RCC_CIR_LSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76870@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@76985@macro@RCC_CIR_HSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77066@macro@RCC_CIR_HSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77166@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77281@macro@RCC_CIR_HSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77362@macro@RCC_CIR_HSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "1347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77462@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77577@macro@RCC_CIR_PLLRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77658@macro@RCC_CIR_PLLRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "1350",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77758@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77873@macro@RCC_CIR_LSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@77954@macro@RCC_CIR_LSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "1353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78054@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78168@macro@RCC_CIR_LSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78249@macro@RCC_CIR_LSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "1356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78349@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "9",
      "line": "1357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78463@macro@RCC_CIR_HSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78544@macro@RCC_CIR_HSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78644@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78758@macro@RCC_CIR_HSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78839@macro@RCC_CIR_HSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@78939@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79053@macro@RCC_CIR_PLLRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Pos",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79134@macro@RCC_CIR_PLLRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Msk",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79234@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79348@macro@RCC_CIR_CSSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Pos",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79429@macro@RCC_CIR_CSSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Msk",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79529@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79741@macro@RCC_APB2RSTR_AFIORST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_AFIORST_Pos",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_AFIORST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79822@macro@RCC_APB2RSTR_AFIORST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_AFIORST_Msk",
    "location": {
      "column": "9",
      "line": "1374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_AFIORST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@79923@macro@RCC_APB2RSTR_AFIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_AFIORST",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_AFIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80040@macro@RCC_APB2RSTR_IOPARST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPARST_Pos",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPARST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80121@macro@RCC_APB2RSTR_IOPARST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPARST_Msk",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPARST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80222@macro@RCC_APB2RSTR_IOPARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPARST",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80327@macro@RCC_APB2RSTR_IOPBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPBRST_Pos",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80408@macro@RCC_APB2RSTR_IOPBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPBRST_Msk",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80509@macro@RCC_APB2RSTR_IOPBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPBRST",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80614@macro@RCC_APB2RSTR_IOPCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPCRST_Pos",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80695@macro@RCC_APB2RSTR_IOPCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPCRST_Msk",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80796@macro@RCC_APB2RSTR_IOPCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPCRST",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80901@macro@RCC_APB2RSTR_IOPDRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPDRST_Pos",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPDRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@80982@macro@RCC_APB2RSTR_IOPDRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPDRST_Msk",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPDRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81083@macro@RCC_APB2RSTR_IOPDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPDRST",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81188@macro@RCC_APB2RSTR_ADC1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC1RST_Pos",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_ADC1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81269@macro@RCC_APB2RSTR_ADC1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC1RST_Msk",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_ADC1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81370@macro@RCC_APB2RSTR_ADC1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC1RST",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_ADC1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81484@macro@RCC_APB2RSTR_TIM1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Pos",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81565@macro@RCC_APB2RSTR_TIM1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Msk",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81666@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81771@macro@RCC_APB2RSTR_SPI1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Pos",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81852@macro@RCC_APB2RSTR_SPI1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Msk",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@81953@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82053@macro@RCC_APB2RSTR_USART1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Pos",
    "location": {
      "column": "9",
      "line": "1399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82134@macro@RCC_APB2RSTR_USART1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Msk",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82237@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82340@macro@RCC_APB2RSTR_TIM15RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM15RST_Pos",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM15RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82421@macro@RCC_APB2RSTR_TIM15RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM15RST_Msk",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM15RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82523@macro@RCC_APB2RSTR_TIM15RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM15RST",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM15RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82629@macro@RCC_APB2RSTR_TIM16RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM16RST_Pos",
    "location": {
      "column": "9",
      "line": "1406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM16RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82710@macro@RCC_APB2RSTR_TIM16RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM16RST_Msk",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM16RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82812@macro@RCC_APB2RSTR_TIM16RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM16RST",
    "location": {
      "column": "9",
      "line": "1408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM16RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82918@macro@RCC_APB2RSTR_TIM17RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM17RST_Pos",
    "location": {
      "column": "9",
      "line": "1409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM17RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@82999@macro@RCC_APB2RSTR_TIM17RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM17RST_Msk",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM17RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83101@macro@RCC_APB2RSTR_TIM17RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM17RST",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_TIM17RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83209@macro@RCC_APB2RSTR_IOPERST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPERST_Pos",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPERST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83290@macro@RCC_APB2RSTR_IOPERST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPERST_Msk",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPERST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83391@macro@RCC_APB2RSTR_IOPERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPERST",
    "location": {
      "column": "9",
      "line": "1415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83500@macro@RCC_APB2RSTR_IOPFRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPFRST_Pos",
    "location": {
      "column": "9",
      "line": "1418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPFRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83581@macro@RCC_APB2RSTR_IOPFRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPFRST_Msk",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPFRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83682@macro@RCC_APB2RSTR_IOPFRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPFRST",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPFRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83787@macro@RCC_APB2RSTR_IOPGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPGRST_Pos",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83868@macro@RCC_APB2RSTR_IOPGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPGRST_Msk",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@83969@macro@RCC_APB2RSTR_IOPGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPGRST",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2RSTR_IOPGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84160@macro@RCC_APB1RSTR_TIM2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Pos",
    "location": {
      "column": "9",
      "line": "1427",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84241@macro@RCC_APB1RSTR_TIM2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Msk",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84342@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84444@macro@RCC_APB1RSTR_TIM3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Pos",
    "location": {
      "column": "9",
      "line": "1430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84525@macro@RCC_APB1RSTR_TIM3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Msk",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84626@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84728@macro@RCC_APB1RSTR_WWDGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Pos",
    "location": {
      "column": "9",
      "line": "1433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84809@macro@RCC_APB1RSTR_WWDGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Msk",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@84910@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85020@macro@RCC_APB1RSTR_USART2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Pos",
    "location": {
      "column": "9",
      "line": "1436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85101@macro@RCC_APB1RSTR_USART2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Msk",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85204@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85306@macro@RCC_APB1RSTR_I2C1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Pos",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85387@macro@RCC_APB1RSTR_I2C1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Msk",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85488@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85592@macro@RCC_APB1RSTR_BKPRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_BKPRST_Pos",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_BKPRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85673@macro@RCC_APB1RSTR_BKPRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_BKPRST_Msk",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_BKPRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85773@macro@RCC_APB1RSTR_BKPRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_BKPRST",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_BKPRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85884@macro@RCC_APB1RSTR_PWRRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Pos",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@85965@macro@RCC_APB1RSTR_PWRRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Msk",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86065@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86177@macro@RCC_APB1RSTR_TIM4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Pos",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86258@macro@RCC_APB1RSTR_TIM4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Msk",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86359@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86461@macro@RCC_APB1RSTR_SPI2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Pos",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86542@macro@RCC_APB1RSTR_SPI2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Msk",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86643@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86743@macro@RCC_APB1RSTR_USART3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST_Pos",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86824@macro@RCC_APB1RSTR_USART3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST_Msk",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@86927@macro@RCC_APB1RSTR_USART3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_USART3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87029@macro@RCC_APB1RSTR_I2C2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Pos",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87110@macro@RCC_APB1RSTR_I2C2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Msk",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87211@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87317@macro@RCC_APB1RSTR_TIM6RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST_Pos",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87398@macro@RCC_APB1RSTR_TIM6RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST_Msk",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87499@macro@RCC_APB1RSTR_TIM6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87601@macro@RCC_APB1RSTR_TIM7RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST_Pos",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87682@macro@RCC_APB1RSTR_TIM7RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST_Msk",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87783@macro@RCC_APB1RSTR_TIM7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87885@macro@RCC_APB1RSTR_CECRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CECRST_Pos",
    "location": {
      "column": "9",
      "line": "1472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_CECRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@87966@macro@RCC_APB1RSTR_CECRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CECRST_Msk",
    "location": {
      "column": "9",
      "line": "1473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_CECRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88066@macro@RCC_APB1RSTR_CECRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CECRST",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_CECRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88177@macro@RCC_APB1RSTR_TIM5RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Pos",
    "location": {
      "column": "9",
      "line": "1476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88258@macro@RCC_APB1RSTR_TIM5RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Msk",
    "location": {
      "column": "9",
      "line": "1477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88359@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88461@macro@RCC_APB1RSTR_TIM12RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST_Pos",
    "location": {
      "column": "9",
      "line": "1479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88542@macro@RCC_APB1RSTR_TIM12RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST_Msk",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88644@macro@RCC_APB1RSTR_TIM12RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88750@macro@RCC_APB1RSTR_TIM13RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST_Pos",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88831@macro@RCC_APB1RSTR_TIM13RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST_Msk",
    "location": {
      "column": "9",
      "line": "1483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@88933@macro@RCC_APB1RSTR_TIM13RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST",
    "location": {
      "column": "9",
      "line": "1484",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89039@macro@RCC_APB1RSTR_TIM14RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST_Pos",
    "location": {
      "column": "9",
      "line": "1485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89120@macro@RCC_APB1RSTR_TIM14RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST_Msk",
    "location": {
      "column": "9",
      "line": "1486",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89222@macro@RCC_APB1RSTR_TIM14RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89328@macro@RCC_APB1RSTR_SPI3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Pos",
    "location": {
      "column": "9",
      "line": "1488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89409@macro@RCC_APB1RSTR_SPI3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Msk",
    "location": {
      "column": "9",
      "line": "1489",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89510@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "9",
      "line": "1490",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89611@macro@RCC_APB1RSTR_UART4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST_Pos",
    "location": {
      "column": "9",
      "line": "1491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89692@macro@RCC_APB1RSTR_UART4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST_Msk",
    "location": {
      "column": "9",
      "line": "1492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89794@macro@RCC_APB1RSTR_UART4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89895@macro@RCC_APB1RSTR_UART5RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST_Pos",
    "location": {
      "column": "9",
      "line": "1494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART5RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@89976@macro@RCC_APB1RSTR_UART5RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST_Msk",
    "location": {
      "column": "9",
      "line": "1495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART5RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90078@macro@RCC_APB1RSTR_UART5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST",
    "location": {
      "column": "9",
      "line": "1496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_UART5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90184@macro@RCC_APB1RSTR_DACRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST_Pos",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_DACRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90265@macro@RCC_APB1RSTR_DACRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST_Msk",
    "location": {
      "column": "9",
      "line": "1500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_DACRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90365@macro@RCC_APB1RSTR_DACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST",
    "location": {
      "column": "9",
      "line": "1501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1RSTR_DACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90557@macro@RCC_AHBENR_DMA1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA1EN_Pos",
    "location": {
      "column": "9",
      "line": "1504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90638@macro@RCC_AHBENR_DMA1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA1EN_Msk",
    "location": {
      "column": "9",
      "line": "1505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90738@macro@RCC_AHBENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA1EN",
    "location": {
      "column": "9",
      "line": "1506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90844@macro@RCC_AHBENR_SRAMEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_SRAMEN_Pos",
    "location": {
      "column": "9",
      "line": "1507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_SRAMEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@90925@macro@RCC_AHBENR_SRAMEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_SRAMEN_Msk",
    "location": {
      "column": "9",
      "line": "1508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_SRAMEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91025@macro@RCC_AHBENR_SRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_SRAMEN",
    "location": {
      "column": "9",
      "line": "1509",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_SRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91141@macro@RCC_AHBENR_FLITFEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FLITFEN_Pos",
    "location": {
      "column": "9",
      "line": "1510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FLITFEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91222@macro@RCC_AHBENR_FLITFEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FLITFEN_Msk",
    "location": {
      "column": "9",
      "line": "1511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FLITFEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91322@macro@RCC_AHBENR_FLITFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FLITFEN",
    "location": {
      "column": "9",
      "line": "1512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FLITFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91429@macro@RCC_AHBENR_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "1513",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91510@macro@RCC_AHBENR_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "1514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91610@macro@RCC_AHBENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_CRCEN",
    "location": {
      "column": "9",
      "line": "1515",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91717@macro@RCC_AHBENR_DMA2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA2EN_Pos",
    "location": {
      "column": "9",
      "line": "1517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91798@macro@RCC_AHBENR_DMA2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA2EN_Msk",
    "location": {
      "column": "9",
      "line": "1518",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@91898@macro@RCC_AHBENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA2EN",
    "location": {
      "column": "9",
      "line": "1519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92006@macro@RCC_AHBENR_FSMCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FSMCEN_Pos",
    "location": {
      "column": "9",
      "line": "1521",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FSMCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92087@macro@RCC_AHBENR_FSMCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FSMCEN_Msk",
    "location": {
      "column": "9",
      "line": "1522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FSMCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92187@macro@RCC_AHBENR_FSMCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FSMCEN",
    "location": {
      "column": "9",
      "line": "1523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_AHBENR_FSMCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92379@macro@RCC_APB2ENR_AFIOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_AFIOEN_Pos",
    "location": {
      "column": "9",
      "line": "1527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_AFIOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92460@macro@RCC_APB2ENR_AFIOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_AFIOEN_Msk",
    "location": {
      "column": "9",
      "line": "1528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_AFIOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92560@macro@RCC_APB2ENR_AFIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_AFIOEN",
    "location": {
      "column": "9",
      "line": "1529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_AFIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92684@macro@RCC_APB2ENR_IOPAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPAEN_Pos",
    "location": {
      "column": "9",
      "line": "1530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92765@macro@RCC_APB2ENR_IOPAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPAEN_Msk",
    "location": {
      "column": "9",
      "line": "1531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92865@macro@RCC_APB2ENR_IOPAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPAEN",
    "location": {
      "column": "9",
      "line": "1532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@92977@macro@RCC_APB2ENR_IOPBEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPBEN_Pos",
    "location": {
      "column": "9",
      "line": "1533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPBEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93058@macro@RCC_APB2ENR_IOPBEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPBEN_Msk",
    "location": {
      "column": "9",
      "line": "1534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPBEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93158@macro@RCC_APB2ENR_IOPBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPBEN",
    "location": {
      "column": "9",
      "line": "1535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93270@macro@RCC_APB2ENR_IOPCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPCEN_Pos",
    "location": {
      "column": "9",
      "line": "1536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93351@macro@RCC_APB2ENR_IOPCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPCEN_Msk",
    "location": {
      "column": "9",
      "line": "1537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93451@macro@RCC_APB2ENR_IOPCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPCEN",
    "location": {
      "column": "9",
      "line": "1538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93563@macro@RCC_APB2ENR_IOPDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPDEN_Pos",
    "location": {
      "column": "9",
      "line": "1539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93644@macro@RCC_APB2ENR_IOPDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPDEN_Msk",
    "location": {
      "column": "9",
      "line": "1540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93744@macro@RCC_APB2ENR_IOPDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPDEN",
    "location": {
      "column": "9",
      "line": "1541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93856@macro@RCC_APB2ENR_ADC1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Pos",
    "location": {
      "column": "9",
      "line": "1542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@93937@macro@RCC_APB2ENR_ADC1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Msk",
    "location": {
      "column": "9",
      "line": "1543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94037@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "9",
      "line": "1544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94158@macro@RCC_APB2ENR_TIM1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Pos",
    "location": {
      "column": "9",
      "line": "1547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94239@macro@RCC_APB2ENR_TIM1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Msk",
    "location": {
      "column": "9",
      "line": "1548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94339@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "9",
      "line": "1549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94451@macro@RCC_APB2ENR_SPI1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Pos",
    "location": {
      "column": "9",
      "line": "1550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94532@macro@RCC_APB2ENR_SPI1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Msk",
    "location": {
      "column": "9",
      "line": "1551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94632@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "9",
      "line": "1552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94739@macro@RCC_APB2ENR_USART1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Pos",
    "location": {
      "column": "9",
      "line": "1553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94820@macro@RCC_APB2ENR_USART1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Msk",
    "location": {
      "column": "9",
      "line": "1554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@94921@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95031@macro@RCC_APB2ENR_TIM15EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM15EN_Pos",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM15EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95112@macro@RCC_APB2ENR_TIM15EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM15EN_Msk",
    "location": {
      "column": "9",
      "line": "1558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM15EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95212@macro@RCC_APB2ENR_TIM15EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM15EN",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM15EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95325@macro@RCC_APB2ENR_TIM16EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM16EN_Pos",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM16EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95406@macro@RCC_APB2ENR_TIM16EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM16EN_Msk",
    "location": {
      "column": "9",
      "line": "1561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM16EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95506@macro@RCC_APB2ENR_TIM16EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM16EN",
    "location": {
      "column": "9",
      "line": "1562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM16EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95619@macro@RCC_APB2ENR_TIM17EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM17EN_Pos",
    "location": {
      "column": "9",
      "line": "1563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM17EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95700@macro@RCC_APB2ENR_TIM17EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM17EN_Msk",
    "location": {
      "column": "9",
      "line": "1564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM17EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95800@macro@RCC_APB2ENR_TIM17EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM17EN",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_TIM17EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95915@macro@RCC_APB2ENR_IOPEEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPEEN_Pos",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPEEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@95996@macro@RCC_APB2ENR_IOPEEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPEEN_Msk",
    "location": {
      "column": "9",
      "line": "1568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPEEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96096@macro@RCC_APB2ENR_IOPEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPEEN",
    "location": {
      "column": "9",
      "line": "1569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96212@macro@RCC_APB2ENR_IOPFEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPFEN_Pos",
    "location": {
      "column": "9",
      "line": "1572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPFEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96293@macro@RCC_APB2ENR_IOPFEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPFEN_Msk",
    "location": {
      "column": "9",
      "line": "1573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPFEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96393@macro@RCC_APB2ENR_IOPFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPFEN",
    "location": {
      "column": "9",
      "line": "1574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96505@macro@RCC_APB2ENR_IOPGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPGEN_Pos",
    "location": {
      "column": "9",
      "line": "1575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96586@macro@RCC_APB2ENR_IOPGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPGEN_Msk",
    "location": {
      "column": "9",
      "line": "1576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96686@macro@RCC_APB2ENR_IOPGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPGEN",
    "location": {
      "column": "9",
      "line": "1577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB2ENR_IOPGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96884@macro@RCC_APB1ENR_TIM2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Pos",
    "location": {
      "column": "9",
      "line": "1581",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@96965@macro@RCC_APB1ENR_TIM2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Msk",
    "location": {
      "column": "9",
      "line": "1582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97065@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "9",
      "line": "1583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97174@macro@RCC_APB1ENR_TIM3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Pos",
    "location": {
      "column": "9",
      "line": "1584",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97255@macro@RCC_APB1ENR_TIM3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Msk",
    "location": {
      "column": "9",
      "line": "1585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97355@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "9",
      "line": "1586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97464@macro@RCC_APB1ENR_WWDGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Pos",
    "location": {
      "column": "9",
      "line": "1587",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97545@macro@RCC_APB1ENR_WWDGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Msk",
    "location": {
      "column": "9",
      "line": "1588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97645@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "9",
      "line": "1589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97762@macro@RCC_APB1ENR_USART2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Pos",
    "location": {
      "column": "9",
      "line": "1590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97843@macro@RCC_APB1ENR_USART2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Msk",
    "location": {
      "column": "9",
      "line": "1591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@97944@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "9",
      "line": "1592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98053@macro@RCC_APB1ENR_I2C1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Pos",
    "location": {
      "column": "9",
      "line": "1593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98134@macro@RCC_APB1ENR_I2C1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Msk",
    "location": {
      "column": "9",
      "line": "1594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98234@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "9",
      "line": "1595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98345@macro@RCC_APB1ENR_BKPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_BKPEN_Pos",
    "location": {
      "column": "9",
      "line": "1598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_BKPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98426@macro@RCC_APB1ENR_BKPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_BKPEN_Msk",
    "location": {
      "column": "9",
      "line": "1599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_BKPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98526@macro@RCC_APB1ENR_BKPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_BKPEN",
    "location": {
      "column": "9",
      "line": "1600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_BKPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98644@macro@RCC_APB1ENR_PWREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Pos",
    "location": {
      "column": "9",
      "line": "1601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98725@macro@RCC_APB1ENR_PWREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Msk",
    "location": {
      "column": "9",
      "line": "1602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98825@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "9",
      "line": "1603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@98944@macro@RCC_APB1ENR_TIM4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Pos",
    "location": {
      "column": "9",
      "line": "1605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99025@macro@RCC_APB1ENR_TIM4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Msk",
    "location": {
      "column": "9",
      "line": "1606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99125@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "9",
      "line": "1607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99234@macro@RCC_APB1ENR_SPI2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Pos",
    "location": {
      "column": "9",
      "line": "1608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99315@macro@RCC_APB1ENR_SPI2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Msk",
    "location": {
      "column": "9",
      "line": "1609",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99415@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "9",
      "line": "1610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99522@macro@RCC_APB1ENR_USART3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN_Pos",
    "location": {
      "column": "9",
      "line": "1611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99603@macro@RCC_APB1ENR_USART3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN_Msk",
    "location": {
      "column": "9",
      "line": "1612",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99704@macro@RCC_APB1ENR_USART3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN",
    "location": {
      "column": "9",
      "line": "1613",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_USART3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99813@macro@RCC_APB1ENR_I2C2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Pos",
    "location": {
      "column": "9",
      "line": "1614",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99894@macro@RCC_APB1ENR_I2C2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Msk",
    "location": {
      "column": "9",
      "line": "1615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@99994@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "9",
      "line": "1616",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100107@macro@RCC_APB1ENR_TIM6EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN_Pos",
    "location": {
      "column": "9",
      "line": "1620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM6EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100188@macro@RCC_APB1ENR_TIM6EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN_Msk",
    "location": {
      "column": "9",
      "line": "1621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM6EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100288@macro@RCC_APB1ENR_TIM6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN",
    "location": {
      "column": "9",
      "line": "1622",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100397@macro@RCC_APB1ENR_TIM7EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN_Pos",
    "location": {
      "column": "9",
      "line": "1623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM7EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100478@macro@RCC_APB1ENR_TIM7EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN_Msk",
    "location": {
      "column": "9",
      "line": "1624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM7EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100578@macro@RCC_APB1ENR_TIM7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN",
    "location": {
      "column": "9",
      "line": "1625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100687@macro@RCC_APB1ENR_CECEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CECEN_Pos",
    "location": {
      "column": "9",
      "line": "1626",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_CECEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100768@macro@RCC_APB1ENR_CECEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CECEN_Msk",
    "location": {
      "column": "9",
      "line": "1627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_CECEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100868@macro@RCC_APB1ENR_CECEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CECEN",
    "location": {
      "column": "9",
      "line": "1628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_CECEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@100986@macro@RCC_APB1ENR_TIM5EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Pos",
    "location": {
      "column": "9",
      "line": "1630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101067@macro@RCC_APB1ENR_TIM5EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Msk",
    "location": {
      "column": "9",
      "line": "1631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101167@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "9",
      "line": "1632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101276@macro@RCC_APB1ENR_TIM12EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN_Pos",
    "location": {
      "column": "9",
      "line": "1633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM12EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101357@macro@RCC_APB1ENR_TIM12EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN_Msk",
    "location": {
      "column": "9",
      "line": "1634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM12EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101457@macro@RCC_APB1ENR_TIM12EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN",
    "location": {
      "column": "9",
      "line": "1635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM12EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101571@macro@RCC_APB1ENR_TIM13EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN_Pos",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM13EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101652@macro@RCC_APB1ENR_TIM13EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN_Msk",
    "location": {
      "column": "9",
      "line": "1637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM13EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101752@macro@RCC_APB1ENR_TIM13EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN",
    "location": {
      "column": "9",
      "line": "1638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM13EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101866@macro@RCC_APB1ENR_TIM14EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN_Pos",
    "location": {
      "column": "9",
      "line": "1639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM14EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@101947@macro@RCC_APB1ENR_TIM14EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN_Msk",
    "location": {
      "column": "9",
      "line": "1640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM14EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102047@macro@RCC_APB1ENR_TIM14EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN",
    "location": {
      "column": "9",
      "line": "1641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_TIM14EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102160@macro@RCC_APB1ENR_SPI3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Pos",
    "location": {
      "column": "9",
      "line": "1642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102241@macro@RCC_APB1ENR_SPI3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Msk",
    "location": {
      "column": "9",
      "line": "1643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102341@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "9",
      "line": "1644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102448@macro@RCC_APB1ENR_UART4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN_Pos",
    "location": {
      "column": "9",
      "line": "1645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102529@macro@RCC_APB1ENR_UART4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN_Msk",
    "location": {
      "column": "9",
      "line": "1646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102629@macro@RCC_APB1ENR_UART4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN",
    "location": {
      "column": "9",
      "line": "1647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102737@macro@RCC_APB1ENR_UART5EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN_Pos",
    "location": {
      "column": "9",
      "line": "1648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART5EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102818@macro@RCC_APB1ENR_UART5EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN_Msk",
    "location": {
      "column": "9",
      "line": "1649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART5EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@102918@macro@RCC_APB1ENR_UART5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN",
    "location": {
      "column": "9",
      "line": "1650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_UART5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103031@macro@RCC_APB1ENR_DACEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN_Pos",
    "location": {
      "column": "9",
      "line": "1653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_DACEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103112@macro@RCC_APB1ENR_DACEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN_Msk",
    "location": {
      "column": "9",
      "line": "1654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_DACEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103212@macro@RCC_APB1ENR_DACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN",
    "location": {
      "column": "9",
      "line": "1655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_APB1ENR_DACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103411@macro@RCC_BDCR_LSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Pos",
    "location": {
      "column": "9",
      "line": "1658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103492@macro@RCC_BDCR_LSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Msk",
    "location": {
      "column": "9",
      "line": "1659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103592@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "9",
      "line": "1660",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103717@macro@RCC_BDCR_LSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Pos",
    "location": {
      "column": "9",
      "line": "1661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103798@macro@RCC_BDCR_LSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Msk",
    "location": {
      "column": "9",
      "line": "1662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@103898@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "9",
      "line": "1663",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104022@macro@RCC_BDCR_LSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "1664",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104103@macro@RCC_BDCR_LSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "1665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104203@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "9",
      "line": "1666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104330@macro@RCC_BDCR_RTCSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Pos",
    "location": {
      "column": "9",
      "line": "1668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104411@macro@RCC_BDCR_RTCSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Msk",
    "location": {
      "column": "9",
      "line": "1669",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104511@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "9",
      "line": "1670",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104645@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "9",
      "line": "1671",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104745@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "9",
      "line": "1672",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104874@macro@RCC_BDCR_RTCSEL_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_NOCLOCK",
    "location": {
      "column": "9",
      "line": "1675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@104971@macro@RCC_BDCR_RTCSEL_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_LSE",
    "location": {
      "column": "9",
      "line": "1676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105098@macro@RCC_BDCR_RTCSEL_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_LSI",
    "location": {
      "column": "9",
      "line": "1677",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105225@macro@RCC_BDCR_RTCSEL_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_HSE",
    "location": {
      "column": "9",
      "line": "1678",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105369@macro@RCC_BDCR_RTCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Pos",
    "location": {
      "column": "9",
      "line": "1680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105450@macro@RCC_BDCR_RTCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Msk",
    "location": {
      "column": "9",
      "line": "1681",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105550@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "9",
      "line": "1682",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105655@macro@RCC_BDCR_BDRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Pos",
    "location": {
      "column": "9",
      "line": "1683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_BDRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105736@macro@RCC_BDCR_BDRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Msk",
    "location": {
      "column": "9",
      "line": "1684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_BDRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@105836@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "9",
      "line": "1685",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106040@macro@RCC_CSR_LSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Pos",
    "location": {
      "column": "9",
      "line": "1688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106121@macro@RCC_CSR_LSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Msk",
    "location": {
      "column": "9",
      "line": "1689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106221@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "9",
      "line": "1690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106346@macro@RCC_CSR_LSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "1691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106427@macro@RCC_CSR_LSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "1692",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106527@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "9",
      "line": "1693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106651@macro@RCC_CSR_RMVF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Pos",
    "location": {
      "column": "9",
      "line": "1694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_RMVF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106732@macro@RCC_CSR_RMVF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Msk",
    "location": {
      "column": "9",
      "line": "1695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_RMVF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106832@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "9",
      "line": "1696",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@106938@macro@RCC_CSR_PINRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107019@macro@RCC_CSR_PINRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107119@macro@RCC_CSR_PINRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF",
    "location": {
      "column": "9",
      "line": "1699",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PINRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107222@macro@RCC_CSR_PORRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1700",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107303@macro@RCC_CSR_PORRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1701",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107403@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "9",
      "line": "1702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107510@macro@RCC_CSR_SFTRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107591@macro@RCC_CSR_SFTRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107691@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "9",
      "line": "1705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107799@macro@RCC_CSR_IWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107880@macro@RCC_CSR_IWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@107980@macro@RCC_CSR_IWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF",
    "location": {
      "column": "9",
      "line": "1708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108100@macro@RCC_CSR_WWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108181@macro@RCC_CSR_WWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108281@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "9",
      "line": "1711",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108396@macro@RCC_CSR_LPWRRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Pos",
    "location": {
      "column": "9",
      "line": "1712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108477@macro@RCC_CSR_LPWRRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Msk",
    "location": {
      "column": "9",
      "line": "1713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108577@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "9",
      "line": "1714",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108803@macro@RCC_CFGR2_PREDIV1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_Pos",
    "location": {
      "column": "9",
      "line": "1719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108884@macro@RCC_CFGR2_PREDIV1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_Msk",
    "location": {
      "column": "9",
      "line": "1720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@108984@macro@RCC_CFGR2_PREDIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1",
    "location": {
      "column": "9",
      "line": "1721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109090@macro@RCC_CFGR2_PREDIV1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_0",
    "location": {
      "column": "9",
      "line": "1722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109190@macro@RCC_CFGR2_PREDIV1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_1",
    "location": {
      "column": "9",
      "line": "1723",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109290@macro@RCC_CFGR2_PREDIV1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_2",
    "location": {
      "column": "9",
      "line": "1724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109390@macro@RCC_CFGR2_PREDIV1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_3",
    "location": {
      "column": "9",
      "line": "1725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109492@macro@RCC_CFGR2_PREDIV1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV1",
    "location": {
      "column": "9",
      "line": "1727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109612@macro@RCC_CFGR2_PREDIV1_DIV2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV2_Pos",
    "location": {
      "column": "9",
      "line": "1728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109693@macro@RCC_CFGR2_PREDIV1_DIV2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV2_Msk",
    "location": {
      "column": "9",
      "line": "1729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109796@macro@RCC_CFGR2_PREDIV1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV2",
    "location": {
      "column": "9",
      "line": "1730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109917@macro@RCC_CFGR2_PREDIV1_DIV3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV3_Pos",
    "location": {
      "column": "9",
      "line": "1731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@109998@macro@RCC_CFGR2_PREDIV1_DIV3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV3_Msk",
    "location": {
      "column": "9",
      "line": "1732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110101@macro@RCC_CFGR2_PREDIV1_DIV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV3",
    "location": {
      "column": "9",
      "line": "1733",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110222@macro@RCC_CFGR2_PREDIV1_DIV4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV4_Pos",
    "location": {
      "column": "9",
      "line": "1734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110303@macro@RCC_CFGR2_PREDIV1_DIV4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV4_Msk",
    "location": {
      "column": "9",
      "line": "1735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110406@macro@RCC_CFGR2_PREDIV1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV4",
    "location": {
      "column": "9",
      "line": "1736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110527@macro@RCC_CFGR2_PREDIV1_DIV5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV5_Pos",
    "location": {
      "column": "9",
      "line": "1737",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110608@macro@RCC_CFGR2_PREDIV1_DIV5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV5_Msk",
    "location": {
      "column": "9",
      "line": "1738",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110711@macro@RCC_CFGR2_PREDIV1_DIV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV5",
    "location": {
      "column": "9",
      "line": "1739",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110832@macro@RCC_CFGR2_PREDIV1_DIV6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV6_Pos",
    "location": {
      "column": "9",
      "line": "1740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@110913@macro@RCC_CFGR2_PREDIV1_DIV6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV6_Msk",
    "location": {
      "column": "9",
      "line": "1741",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111016@macro@RCC_CFGR2_PREDIV1_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV6",
    "location": {
      "column": "9",
      "line": "1742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111137@macro@RCC_CFGR2_PREDIV1_DIV7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV7_Pos",
    "location": {
      "column": "9",
      "line": "1743",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111218@macro@RCC_CFGR2_PREDIV1_DIV7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV7_Msk",
    "location": {
      "column": "9",
      "line": "1744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111321@macro@RCC_CFGR2_PREDIV1_DIV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV7",
    "location": {
      "column": "9",
      "line": "1745",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111442@macro@RCC_CFGR2_PREDIV1_DIV8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV8_Pos",
    "location": {
      "column": "9",
      "line": "1746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111523@macro@RCC_CFGR2_PREDIV1_DIV8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV8_Msk",
    "location": {
      "column": "9",
      "line": "1747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111626@macro@RCC_CFGR2_PREDIV1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV8",
    "location": {
      "column": "9",
      "line": "1748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111747@macro@RCC_CFGR2_PREDIV1_DIV9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV9_Pos",
    "location": {
      "column": "9",
      "line": "1749",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111828@macro@RCC_CFGR2_PREDIV1_DIV9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV9_Msk",
    "location": {
      "column": "9",
      "line": "1750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@111931@macro@RCC_CFGR2_PREDIV1_DIV9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV9",
    "location": {
      "column": "9",
      "line": "1751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112052@macro@RCC_CFGR2_PREDIV1_DIV10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV10_Pos",
    "location": {
      "column": "9",
      "line": "1752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112133@macro@RCC_CFGR2_PREDIV1_DIV10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV10_Msk",
    "location": {
      "column": "9",
      "line": "1753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112237@macro@RCC_CFGR2_PREDIV1_DIV10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV10",
    "location": {
      "column": "9",
      "line": "1754",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112359@macro@RCC_CFGR2_PREDIV1_DIV11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV11_Pos",
    "location": {
      "column": "9",
      "line": "1755",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112440@macro@RCC_CFGR2_PREDIV1_DIV11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV11_Msk",
    "location": {
      "column": "9",
      "line": "1756",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112544@macro@RCC_CFGR2_PREDIV1_DIV11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV11",
    "location": {
      "column": "9",
      "line": "1757",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112666@macro@RCC_CFGR2_PREDIV1_DIV12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV12_Pos",
    "location": {
      "column": "9",
      "line": "1758",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112747@macro@RCC_CFGR2_PREDIV1_DIV12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV12_Msk",
    "location": {
      "column": "9",
      "line": "1759",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112851@macro@RCC_CFGR2_PREDIV1_DIV12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV12",
    "location": {
      "column": "9",
      "line": "1760",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@112973@macro@RCC_CFGR2_PREDIV1_DIV13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV13_Pos",
    "location": {
      "column": "9",
      "line": "1761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113054@macro@RCC_CFGR2_PREDIV1_DIV13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV13_Msk",
    "location": {
      "column": "9",
      "line": "1762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113158@macro@RCC_CFGR2_PREDIV1_DIV13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV13",
    "location": {
      "column": "9",
      "line": "1763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113280@macro@RCC_CFGR2_PREDIV1_DIV14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV14_Pos",
    "location": {
      "column": "9",
      "line": "1764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113361@macro@RCC_CFGR2_PREDIV1_DIV14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV14_Msk",
    "location": {
      "column": "9",
      "line": "1765",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113465@macro@RCC_CFGR2_PREDIV1_DIV14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV14",
    "location": {
      "column": "9",
      "line": "1766",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113587@macro@RCC_CFGR2_PREDIV1_DIV15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV15_Pos",
    "location": {
      "column": "9",
      "line": "1767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113668@macro@RCC_CFGR2_PREDIV1_DIV15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV15_Msk",
    "location": {
      "column": "9",
      "line": "1768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113772@macro@RCC_CFGR2_PREDIV1_DIV15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV15",
    "location": {
      "column": "9",
      "line": "1769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113894@macro@RCC_CFGR2_PREDIV1_DIV16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV16_Pos",
    "location": {
      "column": "9",
      "line": "1770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@113975@macro@RCC_CFGR2_PREDIV1_DIV16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV16_Msk",
    "location": {
      "column": "9",
      "line": "1771",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@114079@macro@RCC_CFGR2_PREDIV1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR2_PREDIV1_DIV16",
    "location": {
      "column": "9",
      "line": "1772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_CFGR2_PREDIV1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@114698@macro@GPIO_CRL_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE_Pos",
    "location": {
      "column": "9",
      "line": "1781",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@114779@macro@GPIO_CRL_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE_Msk",
    "location": {
      "column": "9",
      "line": "1782",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@114880@macro@GPIO_CRL_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE",
    "location": {
      "column": "9",
      "line": "1783",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@114987@macro@GPIO_CRL_MODE0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_Pos",
    "location": {
      "column": "9",
      "line": "1785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115068@macro@GPIO_CRL_MODE0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_Msk",
    "location": {
      "column": "9",
      "line": "1786",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115168@macro@GPIO_CRL_MODE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0",
    "location": {
      "column": "9",
      "line": "1787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115298@macro@GPIO_CRL_MODE0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_0",
    "location": {
      "column": "9",
      "line": "1788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115398@macro@GPIO_CRL_MODE0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_1",
    "location": {
      "column": "9",
      "line": "1789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115500@macro@GPIO_CRL_MODE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_Pos",
    "location": {
      "column": "9",
      "line": "1791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115581@macro@GPIO_CRL_MODE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_Msk",
    "location": {
      "column": "9",
      "line": "1792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115681@macro@GPIO_CRL_MODE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1",
    "location": {
      "column": "9",
      "line": "1793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115811@macro@GPIO_CRL_MODE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_0",
    "location": {
      "column": "9",
      "line": "1794",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@115911@macro@GPIO_CRL_MODE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_1",
    "location": {
      "column": "9",
      "line": "1795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116013@macro@GPIO_CRL_MODE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_Pos",
    "location": {
      "column": "9",
      "line": "1797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116094@macro@GPIO_CRL_MODE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_Msk",
    "location": {
      "column": "9",
      "line": "1798",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116194@macro@GPIO_CRL_MODE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2",
    "location": {
      "column": "9",
      "line": "1799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116324@macro@GPIO_CRL_MODE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_0",
    "location": {
      "column": "9",
      "line": "1800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116424@macro@GPIO_CRL_MODE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_1",
    "location": {
      "column": "9",
      "line": "1801",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116526@macro@GPIO_CRL_MODE3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_Pos",
    "location": {
      "column": "9",
      "line": "1803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116607@macro@GPIO_CRL_MODE3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_Msk",
    "location": {
      "column": "9",
      "line": "1804",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116707@macro@GPIO_CRL_MODE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3",
    "location": {
      "column": "9",
      "line": "1805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116837@macro@GPIO_CRL_MODE3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_0",
    "location": {
      "column": "9",
      "line": "1806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@116937@macro@GPIO_CRL_MODE3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_1",
    "location": {
      "column": "9",
      "line": "1807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117039@macro@GPIO_CRL_MODE4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_Pos",
    "location": {
      "column": "9",
      "line": "1809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117120@macro@GPIO_CRL_MODE4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_Msk",
    "location": {
      "column": "9",
      "line": "1810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117220@macro@GPIO_CRL_MODE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4",
    "location": {
      "column": "9",
      "line": "1811",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117350@macro@GPIO_CRL_MODE4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_0",
    "location": {
      "column": "9",
      "line": "1812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117450@macro@GPIO_CRL_MODE4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_1",
    "location": {
      "column": "9",
      "line": "1813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117552@macro@GPIO_CRL_MODE5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_Pos",
    "location": {
      "column": "9",
      "line": "1815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117633@macro@GPIO_CRL_MODE5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_Msk",
    "location": {
      "column": "9",
      "line": "1816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117733@macro@GPIO_CRL_MODE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5",
    "location": {
      "column": "9",
      "line": "1817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117863@macro@GPIO_CRL_MODE5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_0",
    "location": {
      "column": "9",
      "line": "1818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@117963@macro@GPIO_CRL_MODE5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_1",
    "location": {
      "column": "9",
      "line": "1819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118065@macro@GPIO_CRL_MODE6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_Pos",
    "location": {
      "column": "9",
      "line": "1821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118146@macro@GPIO_CRL_MODE6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_Msk",
    "location": {
      "column": "9",
      "line": "1822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118246@macro@GPIO_CRL_MODE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6",
    "location": {
      "column": "9",
      "line": "1823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118376@macro@GPIO_CRL_MODE6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_0",
    "location": {
      "column": "9",
      "line": "1824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118476@macro@GPIO_CRL_MODE6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_1",
    "location": {
      "column": "9",
      "line": "1825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118578@macro@GPIO_CRL_MODE7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_Pos",
    "location": {
      "column": "9",
      "line": "1827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118659@macro@GPIO_CRL_MODE7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_Msk",
    "location": {
      "column": "9",
      "line": "1828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118759@macro@GPIO_CRL_MODE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7",
    "location": {
      "column": "9",
      "line": "1829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118889@macro@GPIO_CRL_MODE7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_0",
    "location": {
      "column": "9",
      "line": "1830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@118989@macro@GPIO_CRL_MODE7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_1",
    "location": {
      "column": "9",
      "line": "1831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_MODE7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119091@macro@GPIO_CRL_CNF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF_Pos",
    "location": {
      "column": "9",
      "line": "1833",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119172@macro@GPIO_CRL_CNF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF_Msk",
    "location": {
      "column": "9",
      "line": "1834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119272@macro@GPIO_CRL_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF",
    "location": {
      "column": "9",
      "line": "1835",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119388@macro@GPIO_CRL_CNF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_Pos",
    "location": {
      "column": "9",
      "line": "1837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119469@macro@GPIO_CRL_CNF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_Msk",
    "location": {
      "column": "9",
      "line": "1838",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119569@macro@GPIO_CRL_CNF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0",
    "location": {
      "column": "9",
      "line": "1839",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119707@macro@GPIO_CRL_CNF0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_0",
    "location": {
      "column": "9",
      "line": "1840",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119807@macro@GPIO_CRL_CNF0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_1",
    "location": {
      "column": "9",
      "line": "1841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119909@macro@GPIO_CRL_CNF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_Pos",
    "location": {
      "column": "9",
      "line": "1843",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@119990@macro@GPIO_CRL_CNF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_Msk",
    "location": {
      "column": "9",
      "line": "1844",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120090@macro@GPIO_CRL_CNF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1",
    "location": {
      "column": "9",
      "line": "1845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120228@macro@GPIO_CRL_CNF1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_0",
    "location": {
      "column": "9",
      "line": "1846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120328@macro@GPIO_CRL_CNF1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_1",
    "location": {
      "column": "9",
      "line": "1847",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120430@macro@GPIO_CRL_CNF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_Pos",
    "location": {
      "column": "9",
      "line": "1849",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120511@macro@GPIO_CRL_CNF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_Msk",
    "location": {
      "column": "9",
      "line": "1850",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120611@macro@GPIO_CRL_CNF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2",
    "location": {
      "column": "9",
      "line": "1851",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120749@macro@GPIO_CRL_CNF2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_0",
    "location": {
      "column": "9",
      "line": "1852",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120849@macro@GPIO_CRL_CNF2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_1",
    "location": {
      "column": "9",
      "line": "1853",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@120951@macro@GPIO_CRL_CNF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_Pos",
    "location": {
      "column": "9",
      "line": "1855",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121032@macro@GPIO_CRL_CNF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_Msk",
    "location": {
      "column": "9",
      "line": "1856",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121132@macro@GPIO_CRL_CNF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3",
    "location": {
      "column": "9",
      "line": "1857",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121270@macro@GPIO_CRL_CNF3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_0",
    "location": {
      "column": "9",
      "line": "1858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121370@macro@GPIO_CRL_CNF3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_1",
    "location": {
      "column": "9",
      "line": "1859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121472@macro@GPIO_CRL_CNF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_Pos",
    "location": {
      "column": "9",
      "line": "1861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121553@macro@GPIO_CRL_CNF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_Msk",
    "location": {
      "column": "9",
      "line": "1862",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121653@macro@GPIO_CRL_CNF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4",
    "location": {
      "column": "9",
      "line": "1863",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121791@macro@GPIO_CRL_CNF4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_0",
    "location": {
      "column": "9",
      "line": "1864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121891@macro@GPIO_CRL_CNF4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_1",
    "location": {
      "column": "9",
      "line": "1865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@121993@macro@GPIO_CRL_CNF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_Pos",
    "location": {
      "column": "9",
      "line": "1867",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122074@macro@GPIO_CRL_CNF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_Msk",
    "location": {
      "column": "9",
      "line": "1868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122174@macro@GPIO_CRL_CNF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5",
    "location": {
      "column": "9",
      "line": "1869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122312@macro@GPIO_CRL_CNF5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_0",
    "location": {
      "column": "9",
      "line": "1870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122412@macro@GPIO_CRL_CNF5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_1",
    "location": {
      "column": "9",
      "line": "1871",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122514@macro@GPIO_CRL_CNF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_Pos",
    "location": {
      "column": "9",
      "line": "1873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122595@macro@GPIO_CRL_CNF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_Msk",
    "location": {
      "column": "9",
      "line": "1874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122695@macro@GPIO_CRL_CNF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6",
    "location": {
      "column": "9",
      "line": "1875",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122833@macro@GPIO_CRL_CNF6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_0",
    "location": {
      "column": "9",
      "line": "1876",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@122933@macro@GPIO_CRL_CNF6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_1",
    "location": {
      "column": "9",
      "line": "1877",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123035@macro@GPIO_CRL_CNF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_Pos",
    "location": {
      "column": "9",
      "line": "1879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123116@macro@GPIO_CRL_CNF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_Msk",
    "location": {
      "column": "9",
      "line": "1880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123216@macro@GPIO_CRL_CNF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7",
    "location": {
      "column": "9",
      "line": "1881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123354@macro@GPIO_CRL_CNF7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_0",
    "location": {
      "column": "9",
      "line": "1882",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123454@macro@GPIO_CRL_CNF7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_1",
    "location": {
      "column": "9",
      "line": "1883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRL_CNF7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123638@macro@GPIO_CRH_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE_Pos",
    "location": {
      "column": "9",
      "line": "1886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123719@macro@GPIO_CRH_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE_Msk",
    "location": {
      "column": "9",
      "line": "1887",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123820@macro@GPIO_CRH_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE",
    "location": {
      "column": "9",
      "line": "1888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@123927@macro@GPIO_CRH_MODE8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_Pos",
    "location": {
      "column": "9",
      "line": "1890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124008@macro@GPIO_CRH_MODE8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_Msk",
    "location": {
      "column": "9",
      "line": "1891",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124108@macro@GPIO_CRH_MODE8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8",
    "location": {
      "column": "9",
      "line": "1892",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124238@macro@GPIO_CRH_MODE8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_0",
    "location": {
      "column": "9",
      "line": "1893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124338@macro@GPIO_CRH_MODE8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_1",
    "location": {
      "column": "9",
      "line": "1894",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124440@macro@GPIO_CRH_MODE9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_Pos",
    "location": {
      "column": "9",
      "line": "1896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124521@macro@GPIO_CRH_MODE9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_Msk",
    "location": {
      "column": "9",
      "line": "1897",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124621@macro@GPIO_CRH_MODE9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9",
    "location": {
      "column": "9",
      "line": "1898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124751@macro@GPIO_CRH_MODE9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_0",
    "location": {
      "column": "9",
      "line": "1899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124851@macro@GPIO_CRH_MODE9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_1",
    "location": {
      "column": "9",
      "line": "1900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@124953@macro@GPIO_CRH_MODE10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_Pos",
    "location": {
      "column": "9",
      "line": "1902",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125034@macro@GPIO_CRH_MODE10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_Msk",
    "location": {
      "column": "9",
      "line": "1903",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125134@macro@GPIO_CRH_MODE10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10",
    "location": {
      "column": "9",
      "line": "1904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125266@macro@GPIO_CRH_MODE10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_0",
    "location": {
      "column": "9",
      "line": "1905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125366@macro@GPIO_CRH_MODE10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_1",
    "location": {
      "column": "9",
      "line": "1906",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125468@macro@GPIO_CRH_MODE11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_Pos",
    "location": {
      "column": "9",
      "line": "1908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125549@macro@GPIO_CRH_MODE11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_Msk",
    "location": {
      "column": "9",
      "line": "1909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125649@macro@GPIO_CRH_MODE11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11",
    "location": {
      "column": "9",
      "line": "1910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125781@macro@GPIO_CRH_MODE11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_0",
    "location": {
      "column": "9",
      "line": "1911",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125881@macro@GPIO_CRH_MODE11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_1",
    "location": {
      "column": "9",
      "line": "1912",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@125983@macro@GPIO_CRH_MODE12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_Pos",
    "location": {
      "column": "9",
      "line": "1914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126064@macro@GPIO_CRH_MODE12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_Msk",
    "location": {
      "column": "9",
      "line": "1915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126164@macro@GPIO_CRH_MODE12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12",
    "location": {
      "column": "9",
      "line": "1916",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126296@macro@GPIO_CRH_MODE12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_0",
    "location": {
      "column": "9",
      "line": "1917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126396@macro@GPIO_CRH_MODE12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_1",
    "location": {
      "column": "9",
      "line": "1918",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126498@macro@GPIO_CRH_MODE13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_Pos",
    "location": {
      "column": "9",
      "line": "1920",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126579@macro@GPIO_CRH_MODE13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_Msk",
    "location": {
      "column": "9",
      "line": "1921",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126679@macro@GPIO_CRH_MODE13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13",
    "location": {
      "column": "9",
      "line": "1922",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126811@macro@GPIO_CRH_MODE13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_0",
    "location": {
      "column": "9",
      "line": "1923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@126911@macro@GPIO_CRH_MODE13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_1",
    "location": {
      "column": "9",
      "line": "1924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127013@macro@GPIO_CRH_MODE14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_Pos",
    "location": {
      "column": "9",
      "line": "1926",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127094@macro@GPIO_CRH_MODE14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_Msk",
    "location": {
      "column": "9",
      "line": "1927",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127194@macro@GPIO_CRH_MODE14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14",
    "location": {
      "column": "9",
      "line": "1928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127326@macro@GPIO_CRH_MODE14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_0",
    "location": {
      "column": "9",
      "line": "1929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127426@macro@GPIO_CRH_MODE14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_1",
    "location": {
      "column": "9",
      "line": "1930",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127528@macro@GPIO_CRH_MODE15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_Pos",
    "location": {
      "column": "9",
      "line": "1932",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127609@macro@GPIO_CRH_MODE15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_Msk",
    "location": {
      "column": "9",
      "line": "1933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127709@macro@GPIO_CRH_MODE15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15",
    "location": {
      "column": "9",
      "line": "1934",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127841@macro@GPIO_CRH_MODE15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_0",
    "location": {
      "column": "9",
      "line": "1935",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@127941@macro@GPIO_CRH_MODE15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_1",
    "location": {
      "column": "9",
      "line": "1936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_MODE15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128043@macro@GPIO_CRH_CNF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF_Pos",
    "location": {
      "column": "9",
      "line": "1938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128124@macro@GPIO_CRH_CNF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF_Msk",
    "location": {
      "column": "9",
      "line": "1939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128224@macro@GPIO_CRH_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF",
    "location": {
      "column": "9",
      "line": "1940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128340@macro@GPIO_CRH_CNF8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_Pos",
    "location": {
      "column": "9",
      "line": "1942",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128421@macro@GPIO_CRH_CNF8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_Msk",
    "location": {
      "column": "9",
      "line": "1943",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128521@macro@GPIO_CRH_CNF8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8",
    "location": {
      "column": "9",
      "line": "1944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128659@macro@GPIO_CRH_CNF8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_0",
    "location": {
      "column": "9",
      "line": "1945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128759@macro@GPIO_CRH_CNF8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_1",
    "location": {
      "column": "9",
      "line": "1946",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128861@macro@GPIO_CRH_CNF9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_Pos",
    "location": {
      "column": "9",
      "line": "1948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@128942@macro@GPIO_CRH_CNF9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_Msk",
    "location": {
      "column": "9",
      "line": "1949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129042@macro@GPIO_CRH_CNF9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9",
    "location": {
      "column": "9",
      "line": "1950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129180@macro@GPIO_CRH_CNF9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_0",
    "location": {
      "column": "9",
      "line": "1951",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129280@macro@GPIO_CRH_CNF9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_1",
    "location": {
      "column": "9",
      "line": "1952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129382@macro@GPIO_CRH_CNF10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_Pos",
    "location": {
      "column": "9",
      "line": "1954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129463@macro@GPIO_CRH_CNF10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_Msk",
    "location": {
      "column": "9",
      "line": "1955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129563@macro@GPIO_CRH_CNF10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10",
    "location": {
      "column": "9",
      "line": "1956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129703@macro@GPIO_CRH_CNF10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_0",
    "location": {
      "column": "9",
      "line": "1957",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129803@macro@GPIO_CRH_CNF10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_1",
    "location": {
      "column": "9",
      "line": "1958",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129905@macro@GPIO_CRH_CNF11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_Pos",
    "location": {
      "column": "9",
      "line": "1960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@129986@macro@GPIO_CRH_CNF11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_Msk",
    "location": {
      "column": "9",
      "line": "1961",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130086@macro@GPIO_CRH_CNF11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11",
    "location": {
      "column": "9",
      "line": "1962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130226@macro@GPIO_CRH_CNF11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_0",
    "location": {
      "column": "9",
      "line": "1963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130326@macro@GPIO_CRH_CNF11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_1",
    "location": {
      "column": "9",
      "line": "1964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130428@macro@GPIO_CRH_CNF12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_Pos",
    "location": {
      "column": "9",
      "line": "1966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130509@macro@GPIO_CRH_CNF12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_Msk",
    "location": {
      "column": "9",
      "line": "1967",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130609@macro@GPIO_CRH_CNF12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12",
    "location": {
      "column": "9",
      "line": "1968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130749@macro@GPIO_CRH_CNF12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_0",
    "location": {
      "column": "9",
      "line": "1969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130849@macro@GPIO_CRH_CNF12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_1",
    "location": {
      "column": "9",
      "line": "1970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@130951@macro@GPIO_CRH_CNF13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_Pos",
    "location": {
      "column": "9",
      "line": "1972",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131032@macro@GPIO_CRH_CNF13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_Msk",
    "location": {
      "column": "9",
      "line": "1973",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131132@macro@GPIO_CRH_CNF13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13",
    "location": {
      "column": "9",
      "line": "1974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131272@macro@GPIO_CRH_CNF13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_0",
    "location": {
      "column": "9",
      "line": "1975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131372@macro@GPIO_CRH_CNF13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_1",
    "location": {
      "column": "9",
      "line": "1976",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131474@macro@GPIO_CRH_CNF14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_Pos",
    "location": {
      "column": "9",
      "line": "1978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131555@macro@GPIO_CRH_CNF14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_Msk",
    "location": {
      "column": "9",
      "line": "1979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131655@macro@GPIO_CRH_CNF14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14",
    "location": {
      "column": "9",
      "line": "1980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131795@macro@GPIO_CRH_CNF14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_0",
    "location": {
      "column": "9",
      "line": "1981",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131895@macro@GPIO_CRH_CNF14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_1",
    "location": {
      "column": "9",
      "line": "1982",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@131997@macro@GPIO_CRH_CNF15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_Pos",
    "location": {
      "column": "9",
      "line": "1984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132078@macro@GPIO_CRH_CNF15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_Msk",
    "location": {
      "column": "9",
      "line": "1985",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132178@macro@GPIO_CRH_CNF15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15",
    "location": {
      "column": "9",
      "line": "1986",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132318@macro@GPIO_CRH_CNF15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_0",
    "location": {
      "column": "9",
      "line": "1987",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132418@macro@GPIO_CRH_CNF15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_1",
    "location": {
      "column": "9",
      "line": "1988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_CRH_CNF15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132604@macro@GPIO_IDR_IDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR0_Pos",
    "location": {
      "column": "9",
      "line": "1991",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132685@macro@GPIO_IDR_IDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR0_Msk",
    "location": {
      "column": "9",
      "line": "1992",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132785@macro@GPIO_IDR_IDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR0",
    "location": {
      "column": "9",
      "line": "1993",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132896@macro@GPIO_IDR_IDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR1_Pos",
    "location": {
      "column": "9",
      "line": "1994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@132977@macro@GPIO_IDR_IDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR1_Msk",
    "location": {
      "column": "9",
      "line": "1995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133077@macro@GPIO_IDR_IDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR1",
    "location": {
      "column": "9",
      "line": "1996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133188@macro@GPIO_IDR_IDR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR2_Pos",
    "location": {
      "column": "9",
      "line": "1997",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133269@macro@GPIO_IDR_IDR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR2_Msk",
    "location": {
      "column": "9",
      "line": "1998",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133369@macro@GPIO_IDR_IDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR2",
    "location": {
      "column": "9",
      "line": "1999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133480@macro@GPIO_IDR_IDR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR3_Pos",
    "location": {
      "column": "9",
      "line": "2000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133561@macro@GPIO_IDR_IDR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR3_Msk",
    "location": {
      "column": "9",
      "line": "2001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133661@macro@GPIO_IDR_IDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR3",
    "location": {
      "column": "9",
      "line": "2002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133772@macro@GPIO_IDR_IDR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR4_Pos",
    "location": {
      "column": "9",
      "line": "2003",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133853@macro@GPIO_IDR_IDR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR4_Msk",
    "location": {
      "column": "9",
      "line": "2004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@133953@macro@GPIO_IDR_IDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR4",
    "location": {
      "column": "9",
      "line": "2005",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134064@macro@GPIO_IDR_IDR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR5_Pos",
    "location": {
      "column": "9",
      "line": "2006",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134145@macro@GPIO_IDR_IDR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR5_Msk",
    "location": {
      "column": "9",
      "line": "2007",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134245@macro@GPIO_IDR_IDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR5",
    "location": {
      "column": "9",
      "line": "2008",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134356@macro@GPIO_IDR_IDR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR6_Pos",
    "location": {
      "column": "9",
      "line": "2009",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134437@macro@GPIO_IDR_IDR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR6_Msk",
    "location": {
      "column": "9",
      "line": "2010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134537@macro@GPIO_IDR_IDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR6",
    "location": {
      "column": "9",
      "line": "2011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134648@macro@GPIO_IDR_IDR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR7_Pos",
    "location": {
      "column": "9",
      "line": "2012",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134729@macro@GPIO_IDR_IDR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR7_Msk",
    "location": {
      "column": "9",
      "line": "2013",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134829@macro@GPIO_IDR_IDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR7",
    "location": {
      "column": "9",
      "line": "2014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@134940@macro@GPIO_IDR_IDR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR8_Pos",
    "location": {
      "column": "9",
      "line": "2015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135021@macro@GPIO_IDR_IDR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR8_Msk",
    "location": {
      "column": "9",
      "line": "2016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135121@macro@GPIO_IDR_IDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR8",
    "location": {
      "column": "9",
      "line": "2017",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135232@macro@GPIO_IDR_IDR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR9_Pos",
    "location": {
      "column": "9",
      "line": "2018",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135313@macro@GPIO_IDR_IDR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR9_Msk",
    "location": {
      "column": "9",
      "line": "2019",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135413@macro@GPIO_IDR_IDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR9",
    "location": {
      "column": "9",
      "line": "2020",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135524@macro@GPIO_IDR_IDR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR10_Pos",
    "location": {
      "column": "9",
      "line": "2021",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135605@macro@GPIO_IDR_IDR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR10_Msk",
    "location": {
      "column": "9",
      "line": "2022",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135705@macro@GPIO_IDR_IDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR10",
    "location": {
      "column": "9",
      "line": "2023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135817@macro@GPIO_IDR_IDR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR11_Pos",
    "location": {
      "column": "9",
      "line": "2024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135898@macro@GPIO_IDR_IDR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR11_Msk",
    "location": {
      "column": "9",
      "line": "2025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@135998@macro@GPIO_IDR_IDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR11",
    "location": {
      "column": "9",
      "line": "2026",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136110@macro@GPIO_IDR_IDR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR12_Pos",
    "location": {
      "column": "9",
      "line": "2027",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136191@macro@GPIO_IDR_IDR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR12_Msk",
    "location": {
      "column": "9",
      "line": "2028",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136291@macro@GPIO_IDR_IDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR12",
    "location": {
      "column": "9",
      "line": "2029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136403@macro@GPIO_IDR_IDR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR13_Pos",
    "location": {
      "column": "9",
      "line": "2030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136484@macro@GPIO_IDR_IDR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR13_Msk",
    "location": {
      "column": "9",
      "line": "2031",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136584@macro@GPIO_IDR_IDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR13",
    "location": {
      "column": "9",
      "line": "2032",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136696@macro@GPIO_IDR_IDR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR14_Pos",
    "location": {
      "column": "9",
      "line": "2033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136777@macro@GPIO_IDR_IDR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR14_Msk",
    "location": {
      "column": "9",
      "line": "2034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136877@macro@GPIO_IDR_IDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR14",
    "location": {
      "column": "9",
      "line": "2035",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@136989@macro@GPIO_IDR_IDR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR15_Pos",
    "location": {
      "column": "9",
      "line": "2036",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137070@macro@GPIO_IDR_IDR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR15_Msk",
    "location": {
      "column": "9",
      "line": "2037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137170@macro@GPIO_IDR_IDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR15",
    "location": {
      "column": "9",
      "line": "2038",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_IDR_IDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137366@macro@GPIO_ODR_ODR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0_Pos",
    "location": {
      "column": "9",
      "line": "2041",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137447@macro@GPIO_ODR_ODR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0_Msk",
    "location": {
      "column": "9",
      "line": "2042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137547@macro@GPIO_ODR_ODR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0",
    "location": {
      "column": "9",
      "line": "2043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137659@macro@GPIO_ODR_ODR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1_Pos",
    "location": {
      "column": "9",
      "line": "2044",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137740@macro@GPIO_ODR_ODR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1_Msk",
    "location": {
      "column": "9",
      "line": "2045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137840@macro@GPIO_ODR_ODR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1",
    "location": {
      "column": "9",
      "line": "2046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@137952@macro@GPIO_ODR_ODR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2_Pos",
    "location": {
      "column": "9",
      "line": "2047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138033@macro@GPIO_ODR_ODR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2_Msk",
    "location": {
      "column": "9",
      "line": "2048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138133@macro@GPIO_ODR_ODR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2",
    "location": {
      "column": "9",
      "line": "2049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138245@macro@GPIO_ODR_ODR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3_Pos",
    "location": {
      "column": "9",
      "line": "2050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138326@macro@GPIO_ODR_ODR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3_Msk",
    "location": {
      "column": "9",
      "line": "2051",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138426@macro@GPIO_ODR_ODR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3",
    "location": {
      "column": "9",
      "line": "2052",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138538@macro@GPIO_ODR_ODR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4_Pos",
    "location": {
      "column": "9",
      "line": "2053",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138619@macro@GPIO_ODR_ODR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4_Msk",
    "location": {
      "column": "9",
      "line": "2054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138719@macro@GPIO_ODR_ODR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4",
    "location": {
      "column": "9",
      "line": "2055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138831@macro@GPIO_ODR_ODR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5_Pos",
    "location": {
      "column": "9",
      "line": "2056",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@138912@macro@GPIO_ODR_ODR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5_Msk",
    "location": {
      "column": "9",
      "line": "2057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139012@macro@GPIO_ODR_ODR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5",
    "location": {
      "column": "9",
      "line": "2058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139124@macro@GPIO_ODR_ODR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6_Pos",
    "location": {
      "column": "9",
      "line": "2059",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139205@macro@GPIO_ODR_ODR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6_Msk",
    "location": {
      "column": "9",
      "line": "2060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139305@macro@GPIO_ODR_ODR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6",
    "location": {
      "column": "9",
      "line": "2061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139417@macro@GPIO_ODR_ODR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7_Pos",
    "location": {
      "column": "9",
      "line": "2062",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139498@macro@GPIO_ODR_ODR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7_Msk",
    "location": {
      "column": "9",
      "line": "2063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139598@macro@GPIO_ODR_ODR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7",
    "location": {
      "column": "9",
      "line": "2064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139710@macro@GPIO_ODR_ODR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8_Pos",
    "location": {
      "column": "9",
      "line": "2065",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139791@macro@GPIO_ODR_ODR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8_Msk",
    "location": {
      "column": "9",
      "line": "2066",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@139891@macro@GPIO_ODR_ODR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8",
    "location": {
      "column": "9",
      "line": "2067",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140003@macro@GPIO_ODR_ODR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9_Pos",
    "location": {
      "column": "9",
      "line": "2068",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140084@macro@GPIO_ODR_ODR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9_Msk",
    "location": {
      "column": "9",
      "line": "2069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140184@macro@GPIO_ODR_ODR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9",
    "location": {
      "column": "9",
      "line": "2070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140296@macro@GPIO_ODR_ODR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10_Pos",
    "location": {
      "column": "9",
      "line": "2071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140377@macro@GPIO_ODR_ODR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10_Msk",
    "location": {
      "column": "9",
      "line": "2072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140477@macro@GPIO_ODR_ODR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10",
    "location": {
      "column": "9",
      "line": "2073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140590@macro@GPIO_ODR_ODR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11_Pos",
    "location": {
      "column": "9",
      "line": "2074",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140671@macro@GPIO_ODR_ODR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11_Msk",
    "location": {
      "column": "9",
      "line": "2075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140771@macro@GPIO_ODR_ODR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11",
    "location": {
      "column": "9",
      "line": "2076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140884@macro@GPIO_ODR_ODR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12_Pos",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@140965@macro@GPIO_ODR_ODR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12_Msk",
    "location": {
      "column": "9",
      "line": "2078",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141065@macro@GPIO_ODR_ODR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12",
    "location": {
      "column": "9",
      "line": "2079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141178@macro@GPIO_ODR_ODR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13_Pos",
    "location": {
      "column": "9",
      "line": "2080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141259@macro@GPIO_ODR_ODR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13_Msk",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141359@macro@GPIO_ODR_ODR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141472@macro@GPIO_ODR_ODR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14_Pos",
    "location": {
      "column": "9",
      "line": "2083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141553@macro@GPIO_ODR_ODR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14_Msk",
    "location": {
      "column": "9",
      "line": "2084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141653@macro@GPIO_ODR_ODR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14",
    "location": {
      "column": "9",
      "line": "2085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141766@macro@GPIO_ODR_ODR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15_Pos",
    "location": {
      "column": "9",
      "line": "2086",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141847@macro@GPIO_ODR_ODR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15_Msk",
    "location": {
      "column": "9",
      "line": "2087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@141947@macro@GPIO_ODR_ODR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_ODR_ODR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142144@macro@GPIO_BSRR_BS0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Pos",
    "location": {
      "column": "9",
      "line": "2091",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142225@macro@GPIO_BSRR_BS0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Msk",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142325@macro@GPIO_BSRR_BS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0",
    "location": {
      "column": "9",
      "line": "2093",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142430@macro@GPIO_BSRR_BS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Pos",
    "location": {
      "column": "9",
      "line": "2094",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142511@macro@GPIO_BSRR_BS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Msk",
    "location": {
      "column": "9",
      "line": "2095",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142611@macro@GPIO_BSRR_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142716@macro@GPIO_BSRR_BS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Pos",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142797@macro@GPIO_BSRR_BS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Msk",
    "location": {
      "column": "9",
      "line": "2098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@142897@macro@GPIO_BSRR_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2",
    "location": {
      "column": "9",
      "line": "2099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143002@macro@GPIO_BSRR_BS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Pos",
    "location": {
      "column": "9",
      "line": "2100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143083@macro@GPIO_BSRR_BS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Msk",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143183@macro@GPIO_BSRR_BS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143288@macro@GPIO_BSRR_BS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Pos",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143369@macro@GPIO_BSRR_BS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Msk",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143469@macro@GPIO_BSRR_BS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4",
    "location": {
      "column": "9",
      "line": "2105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143574@macro@GPIO_BSRR_BS5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Pos",
    "location": {
      "column": "9",
      "line": "2106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143655@macro@GPIO_BSRR_BS5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Msk",
    "location": {
      "column": "9",
      "line": "2107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143755@macro@GPIO_BSRR_BS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143860@macro@GPIO_BSRR_BS6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Pos",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@143941@macro@GPIO_BSRR_BS6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Msk",
    "location": {
      "column": "9",
      "line": "2110",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144041@macro@GPIO_BSRR_BS6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6",
    "location": {
      "column": "9",
      "line": "2111",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144146@macro@GPIO_BSRR_BS7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Pos",
    "location": {
      "column": "9",
      "line": "2112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144227@macro@GPIO_BSRR_BS7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Msk",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144327@macro@GPIO_BSRR_BS7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144432@macro@GPIO_BSRR_BS8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Pos",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144513@macro@GPIO_BSRR_BS8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Msk",
    "location": {
      "column": "9",
      "line": "2116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144613@macro@GPIO_BSRR_BS8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8",
    "location": {
      "column": "9",
      "line": "2117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144718@macro@GPIO_BSRR_BS9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Pos",
    "location": {
      "column": "9",
      "line": "2118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144799@macro@GPIO_BSRR_BS9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Msk",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@144899@macro@GPIO_BSRR_BS9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145004@macro@GPIO_BSRR_BS10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Pos",
    "location": {
      "column": "9",
      "line": "2121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145085@macro@GPIO_BSRR_BS10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Msk",
    "location": {
      "column": "9",
      "line": "2122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145185@macro@GPIO_BSRR_BS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10",
    "location": {
      "column": "9",
      "line": "2123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145291@macro@GPIO_BSRR_BS11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Pos",
    "location": {
      "column": "9",
      "line": "2124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145372@macro@GPIO_BSRR_BS11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Msk",
    "location": {
      "column": "9",
      "line": "2125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145472@macro@GPIO_BSRR_BS11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11",
    "location": {
      "column": "9",
      "line": "2126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145578@macro@GPIO_BSRR_BS12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Pos",
    "location": {
      "column": "9",
      "line": "2127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145659@macro@GPIO_BSRR_BS12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Msk",
    "location": {
      "column": "9",
      "line": "2128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145759@macro@GPIO_BSRR_BS12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12",
    "location": {
      "column": "9",
      "line": "2129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145865@macro@GPIO_BSRR_BS13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Pos",
    "location": {
      "column": "9",
      "line": "2130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@145946@macro@GPIO_BSRR_BS13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Msk",
    "location": {
      "column": "9",
      "line": "2131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146046@macro@GPIO_BSRR_BS13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13",
    "location": {
      "column": "9",
      "line": "2132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146152@macro@GPIO_BSRR_BS14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Pos",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146233@macro@GPIO_BSRR_BS14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Msk",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146333@macro@GPIO_BSRR_BS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14",
    "location": {
      "column": "9",
      "line": "2135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146439@macro@GPIO_BSRR_BS15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Pos",
    "location": {
      "column": "9",
      "line": "2136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146520@macro@GPIO_BSRR_BS15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Msk",
    "location": {
      "column": "9",
      "line": "2137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146620@macro@GPIO_BSRR_BS15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BS15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146728@macro@GPIO_BSRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146809@macro@GPIO_BSRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@146909@macro@GPIO_BSRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147016@macro@GPIO_BSRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147097@macro@GPIO_BSRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147197@macro@GPIO_BSRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147304@macro@GPIO_BSRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147385@macro@GPIO_BSRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147485@macro@GPIO_BSRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147592@macro@GPIO_BSRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147673@macro@GPIO_BSRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147773@macro@GPIO_BSRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147880@macro@GPIO_BSRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@147961@macro@GPIO_BSRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148061@macro@GPIO_BSRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148168@macro@GPIO_BSRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148249@macro@GPIO_BSRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "2156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148349@macro@GPIO_BSRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5",
    "location": {
      "column": "9",
      "line": "2157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148456@macro@GPIO_BSRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "2158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148537@macro@GPIO_BSRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "2159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148637@macro@GPIO_BSRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6",
    "location": {
      "column": "9",
      "line": "2160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148744@macro@GPIO_BSRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "2161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148825@macro@GPIO_BSRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "2162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@148925@macro@GPIO_BSRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7",
    "location": {
      "column": "9",
      "line": "2163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149032@macro@GPIO_BSRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "2164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149113@macro@GPIO_BSRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "2165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149213@macro@GPIO_BSRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8",
    "location": {
      "column": "9",
      "line": "2166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149320@macro@GPIO_BSRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "2167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149401@macro@GPIO_BSRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "2168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149501@macro@GPIO_BSRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9",
    "location": {
      "column": "9",
      "line": "2169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149608@macro@GPIO_BSRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "2170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149689@macro@GPIO_BSRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "2171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149789@macro@GPIO_BSRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10",
    "location": {
      "column": "9",
      "line": "2172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149897@macro@GPIO_BSRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "2173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@149978@macro@GPIO_BSRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "2174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150078@macro@GPIO_BSRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11",
    "location": {
      "column": "9",
      "line": "2175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150186@macro@GPIO_BSRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "2176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150267@macro@GPIO_BSRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "2177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150367@macro@GPIO_BSRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12",
    "location": {
      "column": "9",
      "line": "2178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150475@macro@GPIO_BSRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "2179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150556@macro@GPIO_BSRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "2180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150656@macro@GPIO_BSRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13",
    "location": {
      "column": "9",
      "line": "2181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150764@macro@GPIO_BSRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "2182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150845@macro@GPIO_BSRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "2183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@150945@macro@GPIO_BSRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14",
    "location": {
      "column": "9",
      "line": "2184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151053@macro@GPIO_BSRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "2185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151134@macro@GPIO_BSRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "2186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151234@macro@GPIO_BSRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15",
    "location": {
      "column": "9",
      "line": "2187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BSRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151426@macro@GPIO_BRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "2190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151507@macro@GPIO_BRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "2191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151607@macro@GPIO_BRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0",
    "location": {
      "column": "9",
      "line": "2192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151714@macro@GPIO_BRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "2193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151795@macro@GPIO_BRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "2194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@151895@macro@GPIO_BRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1",
    "location": {
      "column": "9",
      "line": "2195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152002@macro@GPIO_BRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "2196",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152083@macro@GPIO_BRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "2197",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152183@macro@GPIO_BRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2",
    "location": {
      "column": "9",
      "line": "2198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152290@macro@GPIO_BRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "2199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152371@macro@GPIO_BRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "2200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152471@macro@GPIO_BRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3",
    "location": {
      "column": "9",
      "line": "2201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152578@macro@GPIO_BRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "2202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152659@macro@GPIO_BRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "2203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152759@macro@GPIO_BRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4",
    "location": {
      "column": "9",
      "line": "2204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152866@macro@GPIO_BRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "2205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@152947@macro@GPIO_BRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "2206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153047@macro@GPIO_BRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5",
    "location": {
      "column": "9",
      "line": "2207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153154@macro@GPIO_BRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153235@macro@GPIO_BRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153335@macro@GPIO_BRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153442@macro@GPIO_BRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153523@macro@GPIO_BRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153623@macro@GPIO_BRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153730@macro@GPIO_BRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153811@macro@GPIO_BRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@153911@macro@GPIO_BRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154018@macro@GPIO_BRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154099@macro@GPIO_BRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154199@macro@GPIO_BRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154306@macro@GPIO_BRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154387@macro@GPIO_BRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154487@macro@GPIO_BRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154595@macro@GPIO_BRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154676@macro@GPIO_BRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154776@macro@GPIO_BRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154884@macro@GPIO_BRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@154965@macro@GPIO_BRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155065@macro@GPIO_BRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12",
    "location": {
      "column": "9",
      "line": "2228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155173@macro@GPIO_BRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "2229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155254@macro@GPIO_BRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155354@macro@GPIO_BRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155462@macro@GPIO_BRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155543@macro@GPIO_BRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155643@macro@GPIO_BRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155751@macro@GPIO_BRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155832@macro@GPIO_BRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@155932@macro@GPIO_BRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_BRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156124@macro@GPIO_LCKR_LCK0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Pos",
    "location": {
      "column": "9",
      "line": "2240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156205@macro@GPIO_LCKR_LCK0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Msk",
    "location": {
      "column": "9",
      "line": "2241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156305@macro@GPIO_LCKR_LCK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156411@macro@GPIO_LCKR_LCK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Pos",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156492@macro@GPIO_LCKR_LCK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Msk",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156592@macro@GPIO_LCKR_LCK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1",
    "location": {
      "column": "9",
      "line": "2245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156698@macro@GPIO_LCKR_LCK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Pos",
    "location": {
      "column": "9",
      "line": "2246",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156779@macro@GPIO_LCKR_LCK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Msk",
    "location": {
      "column": "9",
      "line": "2247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156879@macro@GPIO_LCKR_LCK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2",
    "location": {
      "column": "9",
      "line": "2248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@156985@macro@GPIO_LCKR_LCK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Pos",
    "location": {
      "column": "9",
      "line": "2249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157066@macro@GPIO_LCKR_LCK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Msk",
    "location": {
      "column": "9",
      "line": "2250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157166@macro@GPIO_LCKR_LCK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3",
    "location": {
      "column": "9",
      "line": "2251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157272@macro@GPIO_LCKR_LCK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Pos",
    "location": {
      "column": "9",
      "line": "2252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157353@macro@GPIO_LCKR_LCK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Msk",
    "location": {
      "column": "9",
      "line": "2253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157453@macro@GPIO_LCKR_LCK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4",
    "location": {
      "column": "9",
      "line": "2254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157559@macro@GPIO_LCKR_LCK5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Pos",
    "location": {
      "column": "9",
      "line": "2255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157640@macro@GPIO_LCKR_LCK5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Msk",
    "location": {
      "column": "9",
      "line": "2256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157740@macro@GPIO_LCKR_LCK5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5",
    "location": {
      "column": "9",
      "line": "2257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157846@macro@GPIO_LCKR_LCK6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Pos",
    "location": {
      "column": "9",
      "line": "2258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@157927@macro@GPIO_LCKR_LCK6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Msk",
    "location": {
      "column": "9",
      "line": "2259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158027@macro@GPIO_LCKR_LCK6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6",
    "location": {
      "column": "9",
      "line": "2260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158133@macro@GPIO_LCKR_LCK7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Pos",
    "location": {
      "column": "9",
      "line": "2261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158214@macro@GPIO_LCKR_LCK7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Msk",
    "location": {
      "column": "9",
      "line": "2262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158314@macro@GPIO_LCKR_LCK7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7",
    "location": {
      "column": "9",
      "line": "2263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158420@macro@GPIO_LCKR_LCK8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Pos",
    "location": {
      "column": "9",
      "line": "2264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158501@macro@GPIO_LCKR_LCK8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Msk",
    "location": {
      "column": "9",
      "line": "2265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158601@macro@GPIO_LCKR_LCK8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8",
    "location": {
      "column": "9",
      "line": "2266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158707@macro@GPIO_LCKR_LCK9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Pos",
    "location": {
      "column": "9",
      "line": "2267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158788@macro@GPIO_LCKR_LCK9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Msk",
    "location": {
      "column": "9",
      "line": "2268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158888@macro@GPIO_LCKR_LCK9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9",
    "location": {
      "column": "9",
      "line": "2269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@158994@macro@GPIO_LCKR_LCK10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Pos",
    "location": {
      "column": "9",
      "line": "2270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159075@macro@GPIO_LCKR_LCK10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Msk",
    "location": {
      "column": "9",
      "line": "2271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159175@macro@GPIO_LCKR_LCK10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10",
    "location": {
      "column": "9",
      "line": "2272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159282@macro@GPIO_LCKR_LCK11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Pos",
    "location": {
      "column": "9",
      "line": "2273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159363@macro@GPIO_LCKR_LCK11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Msk",
    "location": {
      "column": "9",
      "line": "2274",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159463@macro@GPIO_LCKR_LCK11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11",
    "location": {
      "column": "9",
      "line": "2275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159570@macro@GPIO_LCKR_LCK12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Pos",
    "location": {
      "column": "9",
      "line": "2276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159651@macro@GPIO_LCKR_LCK12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Msk",
    "location": {
      "column": "9",
      "line": "2277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159751@macro@GPIO_LCKR_LCK12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12",
    "location": {
      "column": "9",
      "line": "2278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159858@macro@GPIO_LCKR_LCK13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Pos",
    "location": {
      "column": "9",
      "line": "2279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@159939@macro@GPIO_LCKR_LCK13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Msk",
    "location": {
      "column": "9",
      "line": "2280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160039@macro@GPIO_LCKR_LCK13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13",
    "location": {
      "column": "9",
      "line": "2281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160146@macro@GPIO_LCKR_LCK14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Pos",
    "location": {
      "column": "9",
      "line": "2282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160227@macro@GPIO_LCKR_LCK14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Msk",
    "location": {
      "column": "9",
      "line": "2283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160327@macro@GPIO_LCKR_LCK14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14",
    "location": {
      "column": "9",
      "line": "2284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160434@macro@GPIO_LCKR_LCK15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Pos",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160515@macro@GPIO_LCKR_LCK15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Msk",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160615@macro@GPIO_LCKR_LCK15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCK15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160722@macro@GPIO_LCKR_LCKK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Pos",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160803@macro@GPIO_LCKR_LCKK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Msk",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@160903@macro@GPIO_LCKR_LCKK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "GPIO_LCKR_LCKK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161168@macro@AFIO_EVCR_PIN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_Pos",
    "location": {
      "column": "9",
      "line": "2295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161249@macro@AFIO_EVCR_PIN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_Msk",
    "location": {
      "column": "9",
      "line": "2296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161349@macro@AFIO_EVCR_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN",
    "location": {
      "column": "9",
      "line": "2297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161467@macro@AFIO_EVCR_PIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_0",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161567@macro@AFIO_EVCR_PIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_1",
    "location": {
      "column": "9",
      "line": "2299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161667@macro@AFIO_EVCR_PIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_2",
    "location": {
      "column": "9",
      "line": "2300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161767@macro@AFIO_EVCR_PIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_3",
    "location": {
      "column": "9",
      "line": "2301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161896@macro@AFIO_EVCR_PIN_PX0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX0",
    "location": {
      "column": "9",
      "line": "2304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@161999@macro@AFIO_EVCR_PIN_PX1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX1_Pos",
    "location": {
      "column": "9",
      "line": "2305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162080@macro@AFIO_EVCR_PIN_PX1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX1_Msk",
    "location": {
      "column": "9",
      "line": "2306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162180@macro@AFIO_EVCR_PIN_PX1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX1",
    "location": {
      "column": "9",
      "line": "2307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162283@macro@AFIO_EVCR_PIN_PX2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX2_Pos",
    "location": {
      "column": "9",
      "line": "2308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162364@macro@AFIO_EVCR_PIN_PX2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX2_Msk",
    "location": {
      "column": "9",
      "line": "2309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162464@macro@AFIO_EVCR_PIN_PX2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX2",
    "location": {
      "column": "9",
      "line": "2310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162567@macro@AFIO_EVCR_PIN_PX3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX3_Pos",
    "location": {
      "column": "9",
      "line": "2311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162648@macro@AFIO_EVCR_PIN_PX3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX3_Msk",
    "location": {
      "column": "9",
      "line": "2312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162748@macro@AFIO_EVCR_PIN_PX3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX3",
    "location": {
      "column": "9",
      "line": "2313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162851@macro@AFIO_EVCR_PIN_PX4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX4_Pos",
    "location": {
      "column": "9",
      "line": "2314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@162932@macro@AFIO_EVCR_PIN_PX4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX4_Msk",
    "location": {
      "column": "9",
      "line": "2315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163032@macro@AFIO_EVCR_PIN_PX4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX4",
    "location": {
      "column": "9",
      "line": "2316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163135@macro@AFIO_EVCR_PIN_PX5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX5_Pos",
    "location": {
      "column": "9",
      "line": "2317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163216@macro@AFIO_EVCR_PIN_PX5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX5_Msk",
    "location": {
      "column": "9",
      "line": "2318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163316@macro@AFIO_EVCR_PIN_PX5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX5",
    "location": {
      "column": "9",
      "line": "2319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163419@macro@AFIO_EVCR_PIN_PX6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX6_Pos",
    "location": {
      "column": "9",
      "line": "2320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163500@macro@AFIO_EVCR_PIN_PX6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX6_Msk",
    "location": {
      "column": "9",
      "line": "2321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163600@macro@AFIO_EVCR_PIN_PX6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX6",
    "location": {
      "column": "9",
      "line": "2322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163703@macro@AFIO_EVCR_PIN_PX7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX7_Pos",
    "location": {
      "column": "9",
      "line": "2323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163784@macro@AFIO_EVCR_PIN_PX7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX7_Msk",
    "location": {
      "column": "9",
      "line": "2324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163884@macro@AFIO_EVCR_PIN_PX7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX7",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@163987@macro@AFIO_EVCR_PIN_PX8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX8_Pos",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164068@macro@AFIO_EVCR_PIN_PX8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX8_Msk",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164168@macro@AFIO_EVCR_PIN_PX8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX8",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164271@macro@AFIO_EVCR_PIN_PX9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX9_Pos",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164352@macro@AFIO_EVCR_PIN_PX9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX9_Msk",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164452@macro@AFIO_EVCR_PIN_PX9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX9",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164555@macro@AFIO_EVCR_PIN_PX10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX10_Pos",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164636@macro@AFIO_EVCR_PIN_PX10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX10_Msk",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164736@macro@AFIO_EVCR_PIN_PX10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX10",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164840@macro@AFIO_EVCR_PIN_PX11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX11_Pos",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@164921@macro@AFIO_EVCR_PIN_PX11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX11_Msk",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165021@macro@AFIO_EVCR_PIN_PX11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX11",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165125@macro@AFIO_EVCR_PIN_PX12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX12_Pos",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165206@macro@AFIO_EVCR_PIN_PX12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX12_Msk",
    "location": {
      "column": "9",
      "line": "2339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165306@macro@AFIO_EVCR_PIN_PX12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX12",
    "location": {
      "column": "9",
      "line": "2340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165410@macro@AFIO_EVCR_PIN_PX13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX13_Pos",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165491@macro@AFIO_EVCR_PIN_PX13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX13_Msk",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165591@macro@AFIO_EVCR_PIN_PX13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX13",
    "location": {
      "column": "9",
      "line": "2343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165695@macro@AFIO_EVCR_PIN_PX14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX14_Pos",
    "location": {
      "column": "9",
      "line": "2344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165776@macro@AFIO_EVCR_PIN_PX14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX14_Msk",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165876@macro@AFIO_EVCR_PIN_PX14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX14",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@165980@macro@AFIO_EVCR_PIN_PX15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX15_Pos",
    "location": {
      "column": "9",
      "line": "2347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166061@macro@AFIO_EVCR_PIN_PX15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX15_Msk",
    "location": {
      "column": "9",
      "line": "2348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166161@macro@AFIO_EVCR_PIN_PX15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX15",
    "location": {
      "column": "9",
      "line": "2349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PIN_PX15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166267@macro@AFIO_EVCR_PORT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_Pos",
    "location": {
      "column": "9",
      "line": "2351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166348@macro@AFIO_EVCR_PORT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_Msk",
    "location": {
      "column": "9",
      "line": "2352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166448@macro@AFIO_EVCR_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT",
    "location": {
      "column": "9",
      "line": "2353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166568@macro@AFIO_EVCR_PORT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_0",
    "location": {
      "column": "9",
      "line": "2354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166668@macro@AFIO_EVCR_PORT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_1",
    "location": {
      "column": "9",
      "line": "2355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166768@macro@AFIO_EVCR_PORT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_2",
    "location": {
      "column": "9",
      "line": "2356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@166898@macro@AFIO_EVCR_PORT_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PA",
    "location": {
      "column": "9",
      "line": "2359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167002@macro@AFIO_EVCR_PORT_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PB_Pos",
    "location": {
      "column": "9",
      "line": "2360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167083@macro@AFIO_EVCR_PORT_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PB_Msk",
    "location": {
      "column": "9",
      "line": "2361",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167183@macro@AFIO_EVCR_PORT_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PB",
    "location": {
      "column": "9",
      "line": "2362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167287@macro@AFIO_EVCR_PORT_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PC_Pos",
    "location": {
      "column": "9",
      "line": "2363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167368@macro@AFIO_EVCR_PORT_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PC_Msk",
    "location": {
      "column": "9",
      "line": "2364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167468@macro@AFIO_EVCR_PORT_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PC",
    "location": {
      "column": "9",
      "line": "2365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167572@macro@AFIO_EVCR_PORT_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PD_Pos",
    "location": {
      "column": "9",
      "line": "2366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167653@macro@AFIO_EVCR_PORT_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PD_Msk",
    "location": {
      "column": "9",
      "line": "2367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167753@macro@AFIO_EVCR_PORT_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PD",
    "location": {
      "column": "9",
      "line": "2368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167857@macro@AFIO_EVCR_PORT_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PE_Pos",
    "location": {
      "column": "9",
      "line": "2369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@167938@macro@AFIO_EVCR_PORT_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PE_Msk",
    "location": {
      "column": "9",
      "line": "2370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168038@macro@AFIO_EVCR_PORT_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PE",
    "location": {
      "column": "9",
      "line": "2371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_PORT_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168144@macro@AFIO_EVCR_EVOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_EVOE_Pos",
    "location": {
      "column": "9",
      "line": "2373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_EVOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168225@macro@AFIO_EVCR_EVOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_EVOE_Msk",
    "location": {
      "column": "9",
      "line": "2374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_EVOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168325@macro@AFIO_EVCR_EVOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_EVOE",
    "location": {
      "column": "9",
      "line": "2375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EVCR_EVOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168517@macro@AFIO_MAPR_SPI1_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SPI1_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SPI1_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168598@macro@AFIO_MAPR_SPI1_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SPI1_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SPI1_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168699@macro@AFIO_MAPR_SPI1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SPI1_REMAP",
    "location": {
      "column": "9",
      "line": "2380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SPI1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168802@macro@AFIO_MAPR_I2C1_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_I2C1_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_I2C1_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168883@macro@AFIO_MAPR_I2C1_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_I2C1_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_I2C1_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@168984@macro@AFIO_MAPR_I2C1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_I2C1_REMAP",
    "location": {
      "column": "9",
      "line": "2383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_I2C1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169087@macro@AFIO_MAPR_USART1_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART1_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART1_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169168@macro@AFIO_MAPR_USART1_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART1_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART1_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169271@macro@AFIO_MAPR_USART1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART1_REMAP",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169376@macro@AFIO_MAPR_USART2_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART2_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART2_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169457@macro@AFIO_MAPR_USART2_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART2_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART2_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169560@macro@AFIO_MAPR_USART2_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART2_REMAP",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART2_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169667@macro@AFIO_MAPR_USART3_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169748@macro@AFIO_MAPR_USART3_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169851@macro@AFIO_MAPR_USART3_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@169981@macro@AFIO_MAPR_USART3_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_0",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170084@macro@AFIO_MAPR_USART3_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_1",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170223@macro@AFIO_MAPR_USART3_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2398",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170371@macro@AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170452@macro@AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170571@macro@AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170727@macro@AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170808@macro@AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@170921@macro@AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171071@macro@AFIO_MAPR_TIM1_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171152@macro@AFIO_MAPR_TIM1_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171253@macro@AFIO_MAPR_TIM1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171379@macro@AFIO_MAPR_TIM1_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_0",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171480@macro@AFIO_MAPR_TIM1_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_1",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171617@macro@AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171810@macro@AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@171891@macro@AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172006@macro@AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172201@macro@AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172282@macro@AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172393@macro@AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172587@macro@AFIO_MAPR_TIM2_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172668@macro@AFIO_MAPR_TIM2_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172769@macro@AFIO_MAPR_TIM2_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP",
    "location": {
      "column": "9",
      "line": "2423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172895@macro@AFIO_MAPR_TIM2_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_0",
    "location": {
      "column": "9",
      "line": "2424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@172996@macro@AFIO_MAPR_TIM2_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_1",
    "location": {
      "column": "9",
      "line": "2425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173133@macro@AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173274@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos",
    "location": {
      "column": "9",
      "line": "2429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173355@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk",
    "location": {
      "column": "9",
      "line": "2430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173472@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "location": {
      "column": "9",
      "line": "2431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173621@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos",
    "location": {
      "column": "9",
      "line": "2432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173702@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk",
    "location": {
      "column": "9",
      "line": "2433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173819@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "location": {
      "column": "9",
      "line": "2434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@173969@macro@AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174050@macro@AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174161@macro@AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174307@macro@AFIO_MAPR_TIM3_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174388@macro@AFIO_MAPR_TIM3_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174489@macro@AFIO_MAPR_TIM3_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP",
    "location": {
      "column": "9",
      "line": "2441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174615@macro@AFIO_MAPR_TIM3_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_0",
    "location": {
      "column": "9",
      "line": "2442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174716@macro@AFIO_MAPR_TIM3_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_1",
    "location": {
      "column": "9",
      "line": "2443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174853@macro@AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@174990@macro@AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175071@macro@AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175186@macro@AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175329@macro@AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175410@macro@AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175521@macro@AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175660@macro@AFIO_MAPR_TIM4_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM4_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM4_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175741@macro@AFIO_MAPR_TIM4_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM4_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM4_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175842@macro@AFIO_MAPR_TIM4_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM4_REMAP",
    "location": {
      "column": "9",
      "line": "2456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM4_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@175966@macro@AFIO_MAPR_PD01_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_PD01_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_PD01_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176047@macro@AFIO_MAPR_PD01_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_PD01_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_PD01_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176148@macro@AFIO_MAPR_PD01_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_PD01_REMAP",
    "location": {
      "column": "9",
      "line": "2461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_PD01_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176278@macro@AFIO_MAPR_TIM5CH4_IREMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM5CH4_IREMAP_Pos",
    "location": {
      "column": "9",
      "line": "2462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM5CH4_IREMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176359@macro@AFIO_MAPR_TIM5CH4_IREMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM5CH4_IREMAP_Msk",
    "location": {
      "column": "9",
      "line": "2463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM5CH4_IREMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176464@macro@AFIO_MAPR_TIM5CH4_IREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM5CH4_IREMAP",
    "location": {
      "column": "9",
      "line": "2464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_TIM5CH4_IREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176614@macro@AFIO_MAPR_SWJ_CFG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_Pos",
    "location": {
      "column": "9",
      "line": "2467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176695@macro@AFIO_MAPR_SWJ_CFG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_Msk",
    "location": {
      "column": "9",
      "line": "2468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176795@macro@AFIO_MAPR_SWJ_CFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG",
    "location": {
      "column": "9",
      "line": "2469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@176934@macro@AFIO_MAPR_SWJ_CFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_0",
    "location": {
      "column": "9",
      "line": "2470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177034@macro@AFIO_MAPR_SWJ_CFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_1",
    "location": {
      "column": "9",
      "line": "2471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177134@macro@AFIO_MAPR_SWJ_CFG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_2",
    "location": {
      "column": "9",
      "line": "2472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177236@macro@AFIO_MAPR_SWJ_CFG_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_RESET",
    "location": {
      "column": "9",
      "line": "2474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177368@macro@AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos",
    "location": {
      "column": "9",
      "line": "2475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177449@macro@AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk",
    "location": {
      "column": "9",
      "line": "2476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177556@macro@AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "location": {
      "column": "9",
      "line": "2477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177690@macro@AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos",
    "location": {
      "column": "9",
      "line": "2478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177771@macro@AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk",
    "location": {
      "column": "9",
      "line": "2479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@177881@macro@AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "location": {
      "column": "9",
      "line": "2480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178004@macro@AFIO_MAPR_SWJ_CFG_DISABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_DISABLE_Pos",
    "location": {
      "column": "9",
      "line": "2481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_DISABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178085@macro@AFIO_MAPR_SWJ_CFG_DISABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_DISABLE_Msk",
    "location": {
      "column": "9",
      "line": "2482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_DISABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178191@macro@AFIO_MAPR_SWJ_CFG_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_DISABLE",
    "location": {
      "column": "9",
      "line": "2483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178401@macro@AFIO_EXTICR1_EXTI0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_Pos",
    "location": {
      "column": "9",
      "line": "2487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178482@macro@AFIO_EXTICR1_EXTI0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_Msk",
    "location": {
      "column": "9",
      "line": "2488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178582@macro@AFIO_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "2489",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178691@macro@AFIO_EXTICR1_EXTI1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_Pos",
    "location": {
      "column": "9",
      "line": "2490",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178772@macro@AFIO_EXTICR1_EXTI1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_Msk",
    "location": {
      "column": "9",
      "line": "2491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178872@macro@AFIO_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "2492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@178981@macro@AFIO_EXTICR1_EXTI2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_Pos",
    "location": {
      "column": "9",
      "line": "2493",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179062@macro@AFIO_EXTICR1_EXTI2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_Msk",
    "location": {
      "column": "9",
      "line": "2494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179162@macro@AFIO_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "2495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179271@macro@AFIO_EXTICR1_EXTI3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_Pos",
    "location": {
      "column": "9",
      "line": "2496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179352@macro@AFIO_EXTICR1_EXTI3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_Msk",
    "location": {
      "column": "9",
      "line": "2497",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179452@macro@AFIO_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "2498",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179592@macro@AFIO_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "2501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179693@macro@AFIO_EXTICR1_EXTI0_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PB_Pos",
    "location": {
      "column": "9",
      "line": "2502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179774@macro@AFIO_EXTICR1_EXTI0_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PB_Msk",
    "location": {
      "column": "9",
      "line": "2503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179876@macro@AFIO_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "2504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@179974@macro@AFIO_EXTICR1_EXTI0_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PC_Pos",
    "location": {
      "column": "9",
      "line": "2505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180055@macro@AFIO_EXTICR1_EXTI0_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PC_Msk",
    "location": {
      "column": "9",
      "line": "2506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180157@macro@AFIO_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "2507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180255@macro@AFIO_EXTICR1_EXTI0_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PD_Pos",
    "location": {
      "column": "9",
      "line": "2508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180336@macro@AFIO_EXTICR1_EXTI0_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PD_Msk",
    "location": {
      "column": "9",
      "line": "2509",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180438@macro@AFIO_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "2510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180536@macro@AFIO_EXTICR1_EXTI0_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PE_Pos",
    "location": {
      "column": "9",
      "line": "2511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180617@macro@AFIO_EXTICR1_EXTI0_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PE_Msk",
    "location": {
      "column": "9",
      "line": "2512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180719@macro@AFIO_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "2513",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180817@macro@AFIO_EXTICR1_EXTI0_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PF_Pos",
    "location": {
      "column": "9",
      "line": "2514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@180898@macro@AFIO_EXTICR1_EXTI0_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PF_Msk",
    "location": {
      "column": "9",
      "line": "2515",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181000@macro@AFIO_EXTICR1_EXTI0_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PF",
    "location": {
      "column": "9",
      "line": "2516",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181098@macro@AFIO_EXTICR1_EXTI0_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PG_Pos",
    "location": {
      "column": "9",
      "line": "2517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181179@macro@AFIO_EXTICR1_EXTI0_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PG_Msk",
    "location": {
      "column": "9",
      "line": "2518",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181281@macro@AFIO_EXTICR1_EXTI0_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PG",
    "location": {
      "column": "9",
      "line": "2519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181410@macro@AFIO_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "2522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181511@macro@AFIO_EXTICR1_EXTI1_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PB_Pos",
    "location": {
      "column": "9",
      "line": "2523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181592@macro@AFIO_EXTICR1_EXTI1_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PB_Msk",
    "location": {
      "column": "9",
      "line": "2524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181694@macro@AFIO_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "2525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181792@macro@AFIO_EXTICR1_EXTI1_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PC_Pos",
    "location": {
      "column": "9",
      "line": "2526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181873@macro@AFIO_EXTICR1_EXTI1_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PC_Msk",
    "location": {
      "column": "9",
      "line": "2527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@181975@macro@AFIO_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "2528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182073@macro@AFIO_EXTICR1_EXTI1_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PD_Pos",
    "location": {
      "column": "9",
      "line": "2529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182154@macro@AFIO_EXTICR1_EXTI1_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PD_Msk",
    "location": {
      "column": "9",
      "line": "2530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182256@macro@AFIO_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "2531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182354@macro@AFIO_EXTICR1_EXTI1_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PE_Pos",
    "location": {
      "column": "9",
      "line": "2532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182435@macro@AFIO_EXTICR1_EXTI1_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PE_Msk",
    "location": {
      "column": "9",
      "line": "2533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182537@macro@AFIO_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "2534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182635@macro@AFIO_EXTICR1_EXTI1_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PF_Pos",
    "location": {
      "column": "9",
      "line": "2535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182716@macro@AFIO_EXTICR1_EXTI1_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PF_Msk",
    "location": {
      "column": "9",
      "line": "2536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182818@macro@AFIO_EXTICR1_EXTI1_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PF",
    "location": {
      "column": "9",
      "line": "2537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182916@macro@AFIO_EXTICR1_EXTI1_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PG_Pos",
    "location": {
      "column": "9",
      "line": "2538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@182997@macro@AFIO_EXTICR1_EXTI1_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PG_Msk",
    "location": {
      "column": "9",
      "line": "2539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183099@macro@AFIO_EXTICR1_EXTI1_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PG",
    "location": {
      "column": "9",
      "line": "2540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183230@macro@AFIO_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "2543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183331@macro@AFIO_EXTICR1_EXTI2_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PB_Pos",
    "location": {
      "column": "9",
      "line": "2544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183412@macro@AFIO_EXTICR1_EXTI2_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PB_Msk",
    "location": {
      "column": "9",
      "line": "2545",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183514@macro@AFIO_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "2546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183612@macro@AFIO_EXTICR1_EXTI2_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PC_Pos",
    "location": {
      "column": "9",
      "line": "2547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183693@macro@AFIO_EXTICR1_EXTI2_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PC_Msk",
    "location": {
      "column": "9",
      "line": "2548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183795@macro@AFIO_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "2549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183893@macro@AFIO_EXTICR1_EXTI2_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PD_Pos",
    "location": {
      "column": "9",
      "line": "2550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@183974@macro@AFIO_EXTICR1_EXTI2_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PD_Msk",
    "location": {
      "column": "9",
      "line": "2551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184076@macro@AFIO_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "2552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184174@macro@AFIO_EXTICR1_EXTI2_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PE_Pos",
    "location": {
      "column": "9",
      "line": "2553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184255@macro@AFIO_EXTICR1_EXTI2_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PE_Msk",
    "location": {
      "column": "9",
      "line": "2554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184357@macro@AFIO_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "2555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184455@macro@AFIO_EXTICR1_EXTI2_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PF_Pos",
    "location": {
      "column": "9",
      "line": "2556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184536@macro@AFIO_EXTICR1_EXTI2_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PF_Msk",
    "location": {
      "column": "9",
      "line": "2557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184638@macro@AFIO_EXTICR1_EXTI2_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PF",
    "location": {
      "column": "9",
      "line": "2558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184736@macro@AFIO_EXTICR1_EXTI2_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PG_Pos",
    "location": {
      "column": "9",
      "line": "2559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184817@macro@AFIO_EXTICR1_EXTI2_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PG_Msk",
    "location": {
      "column": "9",
      "line": "2560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@184919@macro@AFIO_EXTICR1_EXTI2_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PG",
    "location": {
      "column": "9",
      "line": "2561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185048@macro@AFIO_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "2564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185149@macro@AFIO_EXTICR1_EXTI3_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PB_Pos",
    "location": {
      "column": "9",
      "line": "2565",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185230@macro@AFIO_EXTICR1_EXTI3_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PB_Msk",
    "location": {
      "column": "9",
      "line": "2566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185332@macro@AFIO_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "2567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185430@macro@AFIO_EXTICR1_EXTI3_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PC_Pos",
    "location": {
      "column": "9",
      "line": "2568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185511@macro@AFIO_EXTICR1_EXTI3_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PC_Msk",
    "location": {
      "column": "9",
      "line": "2569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185613@macro@AFIO_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "2570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185711@macro@AFIO_EXTICR1_EXTI3_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PD_Pos",
    "location": {
      "column": "9",
      "line": "2571",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185792@macro@AFIO_EXTICR1_EXTI3_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PD_Msk",
    "location": {
      "column": "9",
      "line": "2572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185894@macro@AFIO_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "2573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@185992@macro@AFIO_EXTICR1_EXTI3_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PE_Pos",
    "location": {
      "column": "9",
      "line": "2574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186073@macro@AFIO_EXTICR1_EXTI3_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PE_Msk",
    "location": {
      "column": "9",
      "line": "2575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186175@macro@AFIO_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "2576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186273@macro@AFIO_EXTICR1_EXTI3_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PF_Pos",
    "location": {
      "column": "9",
      "line": "2577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186354@macro@AFIO_EXTICR1_EXTI3_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PF_Msk",
    "location": {
      "column": "9",
      "line": "2578",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186456@macro@AFIO_EXTICR1_EXTI3_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PF",
    "location": {
      "column": "9",
      "line": "2579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186554@macro@AFIO_EXTICR1_EXTI3_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PG_Pos",
    "location": {
      "column": "9",
      "line": "2580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186635@macro@AFIO_EXTICR1_EXTI3_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PG_Msk",
    "location": {
      "column": "9",
      "line": "2581",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186737@macro@AFIO_EXTICR1_EXTI3_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PG",
    "location": {
      "column": "9",
      "line": "2582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@186919@macro@AFIO_EXTICR2_EXTI4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_Pos",
    "location": {
      "column": "9",
      "line": "2585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187000@macro@AFIO_EXTICR2_EXTI4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_Msk",
    "location": {
      "column": "9",
      "line": "2586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187100@macro@AFIO_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "2587",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187209@macro@AFIO_EXTICR2_EXTI5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_Pos",
    "location": {
      "column": "9",
      "line": "2588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187290@macro@AFIO_EXTICR2_EXTI5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_Msk",
    "location": {
      "column": "9",
      "line": "2589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187390@macro@AFIO_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "2590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187499@macro@AFIO_EXTICR2_EXTI6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_Pos",
    "location": {
      "column": "9",
      "line": "2591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187580@macro@AFIO_EXTICR2_EXTI6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_Msk",
    "location": {
      "column": "9",
      "line": "2592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187680@macro@AFIO_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "2593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187789@macro@AFIO_EXTICR2_EXTI7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_Pos",
    "location": {
      "column": "9",
      "line": "2594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187870@macro@AFIO_EXTICR2_EXTI7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_Msk",
    "location": {
      "column": "9",
      "line": "2595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@187970@macro@AFIO_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "2596",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188110@macro@AFIO_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "2599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188211@macro@AFIO_EXTICR2_EXTI4_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PB_Pos",
    "location": {
      "column": "9",
      "line": "2600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188292@macro@AFIO_EXTICR2_EXTI4_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PB_Msk",
    "location": {
      "column": "9",
      "line": "2601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188394@macro@AFIO_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "2602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188492@macro@AFIO_EXTICR2_EXTI4_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PC_Pos",
    "location": {
      "column": "9",
      "line": "2603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188573@macro@AFIO_EXTICR2_EXTI4_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PC_Msk",
    "location": {
      "column": "9",
      "line": "2604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188675@macro@AFIO_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "2605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188773@macro@AFIO_EXTICR2_EXTI4_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PD_Pos",
    "location": {
      "column": "9",
      "line": "2606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188854@macro@AFIO_EXTICR2_EXTI4_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PD_Msk",
    "location": {
      "column": "9",
      "line": "2607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@188956@macro@AFIO_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "2608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189054@macro@AFIO_EXTICR2_EXTI4_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PE_Pos",
    "location": {
      "column": "9",
      "line": "2609",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189135@macro@AFIO_EXTICR2_EXTI4_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PE_Msk",
    "location": {
      "column": "9",
      "line": "2610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189237@macro@AFIO_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "2611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189335@macro@AFIO_EXTICR2_EXTI4_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PF_Pos",
    "location": {
      "column": "9",
      "line": "2612",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189416@macro@AFIO_EXTICR2_EXTI4_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PF_Msk",
    "location": {
      "column": "9",
      "line": "2613",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189518@macro@AFIO_EXTICR2_EXTI4_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PF",
    "location": {
      "column": "9",
      "line": "2614",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189616@macro@AFIO_EXTICR2_EXTI4_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PG_Pos",
    "location": {
      "column": "9",
      "line": "2615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189697@macro@AFIO_EXTICR2_EXTI4_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PG_Msk",
    "location": {
      "column": "9",
      "line": "2616",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189799@macro@AFIO_EXTICR2_EXTI4_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PG",
    "location": {
      "column": "9",
      "line": "2617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@189926@macro@AFIO_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "2620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190027@macro@AFIO_EXTICR2_EXTI5_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PB_Pos",
    "location": {
      "column": "9",
      "line": "2621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190108@macro@AFIO_EXTICR2_EXTI5_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PB_Msk",
    "location": {
      "column": "9",
      "line": "2622",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190210@macro@AFIO_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "2623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190308@macro@AFIO_EXTICR2_EXTI5_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PC_Pos",
    "location": {
      "column": "9",
      "line": "2624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190389@macro@AFIO_EXTICR2_EXTI5_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PC_Msk",
    "location": {
      "column": "9",
      "line": "2625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190491@macro@AFIO_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "2626",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190589@macro@AFIO_EXTICR2_EXTI5_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PD_Pos",
    "location": {
      "column": "9",
      "line": "2627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190670@macro@AFIO_EXTICR2_EXTI5_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PD_Msk",
    "location": {
      "column": "9",
      "line": "2628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190772@macro@AFIO_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "2629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190870@macro@AFIO_EXTICR2_EXTI5_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PE_Pos",
    "location": {
      "column": "9",
      "line": "2630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@190951@macro@AFIO_EXTICR2_EXTI5_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PE_Msk",
    "location": {
      "column": "9",
      "line": "2631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191053@macro@AFIO_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "2632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191151@macro@AFIO_EXTICR2_EXTI5_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PF_Pos",
    "location": {
      "column": "9",
      "line": "2633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191232@macro@AFIO_EXTICR2_EXTI5_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PF_Msk",
    "location": {
      "column": "9",
      "line": "2634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191334@macro@AFIO_EXTICR2_EXTI5_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PF",
    "location": {
      "column": "9",
      "line": "2635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191432@macro@AFIO_EXTICR2_EXTI5_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PG_Pos",
    "location": {
      "column": "9",
      "line": "2636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191513@macro@AFIO_EXTICR2_EXTI5_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PG_Msk",
    "location": {
      "column": "9",
      "line": "2637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191615@macro@AFIO_EXTICR2_EXTI5_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PG",
    "location": {
      "column": "9",
      "line": "2638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191746@macro@AFIO_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "2641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191847@macro@AFIO_EXTICR2_EXTI6_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PB_Pos",
    "location": {
      "column": "9",
      "line": "2642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@191928@macro@AFIO_EXTICR2_EXTI6_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PB_Msk",
    "location": {
      "column": "9",
      "line": "2643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192030@macro@AFIO_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "2644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192128@macro@AFIO_EXTICR2_EXTI6_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PC_Pos",
    "location": {
      "column": "9",
      "line": "2645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192209@macro@AFIO_EXTICR2_EXTI6_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PC_Msk",
    "location": {
      "column": "9",
      "line": "2646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192311@macro@AFIO_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "2647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192409@macro@AFIO_EXTICR2_EXTI6_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PD_Pos",
    "location": {
      "column": "9",
      "line": "2648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192490@macro@AFIO_EXTICR2_EXTI6_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PD_Msk",
    "location": {
      "column": "9",
      "line": "2649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192592@macro@AFIO_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "2650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192690@macro@AFIO_EXTICR2_EXTI6_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PE_Pos",
    "location": {
      "column": "9",
      "line": "2651",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192771@macro@AFIO_EXTICR2_EXTI6_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PE_Msk",
    "location": {
      "column": "9",
      "line": "2652",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192873@macro@AFIO_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "2653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@192971@macro@AFIO_EXTICR2_EXTI6_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PF_Pos",
    "location": {
      "column": "9",
      "line": "2654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193052@macro@AFIO_EXTICR2_EXTI6_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PF_Msk",
    "location": {
      "column": "9",
      "line": "2655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193154@macro@AFIO_EXTICR2_EXTI6_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PF",
    "location": {
      "column": "9",
      "line": "2656",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193252@macro@AFIO_EXTICR2_EXTI6_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PG_Pos",
    "location": {
      "column": "9",
      "line": "2657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193333@macro@AFIO_EXTICR2_EXTI6_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PG_Msk",
    "location": {
      "column": "9",
      "line": "2658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193435@macro@AFIO_EXTICR2_EXTI6_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PG",
    "location": {
      "column": "9",
      "line": "2659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193564@macro@AFIO_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "2662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193665@macro@AFIO_EXTICR2_EXTI7_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PB_Pos",
    "location": {
      "column": "9",
      "line": "2663",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193746@macro@AFIO_EXTICR2_EXTI7_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PB_Msk",
    "location": {
      "column": "9",
      "line": "2664",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193848@macro@AFIO_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "2665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@193946@macro@AFIO_EXTICR2_EXTI7_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PC_Pos",
    "location": {
      "column": "9",
      "line": "2666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194027@macro@AFIO_EXTICR2_EXTI7_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PC_Msk",
    "location": {
      "column": "9",
      "line": "2667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194129@macro@AFIO_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "2668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194227@macro@AFIO_EXTICR2_EXTI7_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PD_Pos",
    "location": {
      "column": "9",
      "line": "2669",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194308@macro@AFIO_EXTICR2_EXTI7_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PD_Msk",
    "location": {
      "column": "9",
      "line": "2670",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194410@macro@AFIO_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "2671",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194508@macro@AFIO_EXTICR2_EXTI7_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PE_Pos",
    "location": {
      "column": "9",
      "line": "2672",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194589@macro@AFIO_EXTICR2_EXTI7_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PE_Msk",
    "location": {
      "column": "9",
      "line": "2673",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194691@macro@AFIO_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "2674",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194789@macro@AFIO_EXTICR2_EXTI7_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PF_Pos",
    "location": {
      "column": "9",
      "line": "2675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194870@macro@AFIO_EXTICR2_EXTI7_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PF_Msk",
    "location": {
      "column": "9",
      "line": "2676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@194972@macro@AFIO_EXTICR2_EXTI7_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PF",
    "location": {
      "column": "9",
      "line": "2677",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195070@macro@AFIO_EXTICR2_EXTI7_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PG_Pos",
    "location": {
      "column": "9",
      "line": "2678",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195151@macro@AFIO_EXTICR2_EXTI7_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PG_Msk",
    "location": {
      "column": "9",
      "line": "2679",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195253@macro@AFIO_EXTICR2_EXTI7_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PG",
    "location": {
      "column": "9",
      "line": "2680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195435@macro@AFIO_EXTICR3_EXTI8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_Pos",
    "location": {
      "column": "9",
      "line": "2683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195516@macro@AFIO_EXTICR3_EXTI8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_Msk",
    "location": {
      "column": "9",
      "line": "2684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195616@macro@AFIO_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "2685",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195725@macro@AFIO_EXTICR3_EXTI9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_Pos",
    "location": {
      "column": "9",
      "line": "2686",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195806@macro@AFIO_EXTICR3_EXTI9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_Msk",
    "location": {
      "column": "9",
      "line": "2687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@195906@macro@AFIO_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "2688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196015@macro@AFIO_EXTICR3_EXTI10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_Pos",
    "location": {
      "column": "9",
      "line": "2689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196096@macro@AFIO_EXTICR3_EXTI10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_Msk",
    "location": {
      "column": "9",
      "line": "2690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196196@macro@AFIO_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "2691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196306@macro@AFIO_EXTICR3_EXTI11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_Pos",
    "location": {
      "column": "9",
      "line": "2692",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196387@macro@AFIO_EXTICR3_EXTI11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_Msk",
    "location": {
      "column": "9",
      "line": "2693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196487@macro@AFIO_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "2694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196628@macro@AFIO_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "2697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196729@macro@AFIO_EXTICR3_EXTI8_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PB_Pos",
    "location": {
      "column": "9",
      "line": "2698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196810@macro@AFIO_EXTICR3_EXTI8_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PB_Msk",
    "location": {
      "column": "9",
      "line": "2699",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@196912@macro@AFIO_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "2700",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197010@macro@AFIO_EXTICR3_EXTI8_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PC_Pos",
    "location": {
      "column": "9",
      "line": "2701",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197091@macro@AFIO_EXTICR3_EXTI8_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PC_Msk",
    "location": {
      "column": "9",
      "line": "2702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197193@macro@AFIO_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "2703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197291@macro@AFIO_EXTICR3_EXTI8_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PD_Pos",
    "location": {
      "column": "9",
      "line": "2704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197372@macro@AFIO_EXTICR3_EXTI8_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PD_Msk",
    "location": {
      "column": "9",
      "line": "2705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197474@macro@AFIO_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "2706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197572@macro@AFIO_EXTICR3_EXTI8_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PE_Pos",
    "location": {
      "column": "9",
      "line": "2707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197653@macro@AFIO_EXTICR3_EXTI8_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PE_Msk",
    "location": {
      "column": "9",
      "line": "2708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197755@macro@AFIO_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "2709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197853@macro@AFIO_EXTICR3_EXTI8_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PF_Pos",
    "location": {
      "column": "9",
      "line": "2710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@197934@macro@AFIO_EXTICR3_EXTI8_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PF_Msk",
    "location": {
      "column": "9",
      "line": "2711",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198036@macro@AFIO_EXTICR3_EXTI8_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PF",
    "location": {
      "column": "9",
      "line": "2712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198134@macro@AFIO_EXTICR3_EXTI8_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PG_Pos",
    "location": {
      "column": "9",
      "line": "2713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198215@macro@AFIO_EXTICR3_EXTI8_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PG_Msk",
    "location": {
      "column": "9",
      "line": "2714",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198317@macro@AFIO_EXTICR3_EXTI8_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PG",
    "location": {
      "column": "9",
      "line": "2715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198446@macro@AFIO_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "2718",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198547@macro@AFIO_EXTICR3_EXTI9_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PB_Pos",
    "location": {
      "column": "9",
      "line": "2719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198628@macro@AFIO_EXTICR3_EXTI9_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PB_Msk",
    "location": {
      "column": "9",
      "line": "2720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198730@macro@AFIO_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "2721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198828@macro@AFIO_EXTICR3_EXTI9_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PC_Pos",
    "location": {
      "column": "9",
      "line": "2722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@198909@macro@AFIO_EXTICR3_EXTI9_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PC_Msk",
    "location": {
      "column": "9",
      "line": "2723",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199011@macro@AFIO_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "2724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199109@macro@AFIO_EXTICR3_EXTI9_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PD_Pos",
    "location": {
      "column": "9",
      "line": "2725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199190@macro@AFIO_EXTICR3_EXTI9_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PD_Msk",
    "location": {
      "column": "9",
      "line": "2726",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199292@macro@AFIO_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "2727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199390@macro@AFIO_EXTICR3_EXTI9_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PE_Pos",
    "location": {
      "column": "9",
      "line": "2728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199471@macro@AFIO_EXTICR3_EXTI9_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PE_Msk",
    "location": {
      "column": "9",
      "line": "2729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199573@macro@AFIO_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "2730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199671@macro@AFIO_EXTICR3_EXTI9_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PF_Pos",
    "location": {
      "column": "9",
      "line": "2731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199752@macro@AFIO_EXTICR3_EXTI9_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PF_Msk",
    "location": {
      "column": "9",
      "line": "2732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199854@macro@AFIO_EXTICR3_EXTI9_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PF",
    "location": {
      "column": "9",
      "line": "2733",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@199952@macro@AFIO_EXTICR3_EXTI9_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PG_Pos",
    "location": {
      "column": "9",
      "line": "2734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200033@macro@AFIO_EXTICR3_EXTI9_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PG_Msk",
    "location": {
      "column": "9",
      "line": "2735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200135@macro@AFIO_EXTICR3_EXTI9_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PG",
    "location": {
      "column": "9",
      "line": "2736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200267@macro@AFIO_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "2739",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200369@macro@AFIO_EXTICR3_EXTI10_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PB_Pos",
    "location": {
      "column": "9",
      "line": "2740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200450@macro@AFIO_EXTICR3_EXTI10_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PB_Msk",
    "location": {
      "column": "9",
      "line": "2741",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200553@macro@AFIO_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "2742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200652@macro@AFIO_EXTICR3_EXTI10_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PC_Pos",
    "location": {
      "column": "9",
      "line": "2743",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200733@macro@AFIO_EXTICR3_EXTI10_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PC_Msk",
    "location": {
      "column": "9",
      "line": "2744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200836@macro@AFIO_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "2745",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@200935@macro@AFIO_EXTICR3_EXTI10_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PD_Pos",
    "location": {
      "column": "9",
      "line": "2746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201016@macro@AFIO_EXTICR3_EXTI10_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PD_Msk",
    "location": {
      "column": "9",
      "line": "2747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201119@macro@AFIO_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "2748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201218@macro@AFIO_EXTICR3_EXTI10_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PE_Pos",
    "location": {
      "column": "9",
      "line": "2749",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201299@macro@AFIO_EXTICR3_EXTI10_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PE_Msk",
    "location": {
      "column": "9",
      "line": "2750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201402@macro@AFIO_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "2751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201501@macro@AFIO_EXTICR3_EXTI10_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PF_Pos",
    "location": {
      "column": "9",
      "line": "2752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201582@macro@AFIO_EXTICR3_EXTI10_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PF_Msk",
    "location": {
      "column": "9",
      "line": "2753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201685@macro@AFIO_EXTICR3_EXTI10_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PF",
    "location": {
      "column": "9",
      "line": "2754",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201784@macro@AFIO_EXTICR3_EXTI10_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PG_Pos",
    "location": {
      "column": "9",
      "line": "2755",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201865@macro@AFIO_EXTICR3_EXTI10_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PG_Msk",
    "location": {
      "column": "9",
      "line": "2756",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@201968@macro@AFIO_EXTICR3_EXTI10_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PG",
    "location": {
      "column": "9",
      "line": "2757",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202099@macro@AFIO_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "2760",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202201@macro@AFIO_EXTICR3_EXTI11_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PB_Pos",
    "location": {
      "column": "9",
      "line": "2761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202282@macro@AFIO_EXTICR3_EXTI11_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PB_Msk",
    "location": {
      "column": "9",
      "line": "2762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202385@macro@AFIO_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "2763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202484@macro@AFIO_EXTICR3_EXTI11_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PC_Pos",
    "location": {
      "column": "9",
      "line": "2764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202565@macro@AFIO_EXTICR3_EXTI11_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PC_Msk",
    "location": {
      "column": "9",
      "line": "2765",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202668@macro@AFIO_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "2766",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202767@macro@AFIO_EXTICR3_EXTI11_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PD_Pos",
    "location": {
      "column": "9",
      "line": "2767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202848@macro@AFIO_EXTICR3_EXTI11_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PD_Msk",
    "location": {
      "column": "9",
      "line": "2768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@202951@macro@AFIO_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "2769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203050@macro@AFIO_EXTICR3_EXTI11_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PE_Pos",
    "location": {
      "column": "9",
      "line": "2770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203131@macro@AFIO_EXTICR3_EXTI11_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PE_Msk",
    "location": {
      "column": "9",
      "line": "2771",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203234@macro@AFIO_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "2772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203333@macro@AFIO_EXTICR3_EXTI11_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PF_Pos",
    "location": {
      "column": "9",
      "line": "2773",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203414@macro@AFIO_EXTICR3_EXTI11_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PF_Msk",
    "location": {
      "column": "9",
      "line": "2774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203517@macro@AFIO_EXTICR3_EXTI11_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PF",
    "location": {
      "column": "9",
      "line": "2775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203616@macro@AFIO_EXTICR3_EXTI11_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PG_Pos",
    "location": {
      "column": "9",
      "line": "2776",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203697@macro@AFIO_EXTICR3_EXTI11_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PG_Msk",
    "location": {
      "column": "9",
      "line": "2777",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203800@macro@AFIO_EXTICR3_EXTI11_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PG",
    "location": {
      "column": "9",
      "line": "2778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@203983@macro@AFIO_EXTICR4_EXTI12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_Pos",
    "location": {
      "column": "9",
      "line": "2781",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204064@macro@AFIO_EXTICR4_EXTI12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_Msk",
    "location": {
      "column": "9",
      "line": "2782",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204164@macro@AFIO_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "2783",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204274@macro@AFIO_EXTICR4_EXTI13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_Pos",
    "location": {
      "column": "9",
      "line": "2784",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204355@macro@AFIO_EXTICR4_EXTI13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_Msk",
    "location": {
      "column": "9",
      "line": "2785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204455@macro@AFIO_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "2786",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204565@macro@AFIO_EXTICR4_EXTI14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_Pos",
    "location": {
      "column": "9",
      "line": "2787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204646@macro@AFIO_EXTICR4_EXTI14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_Msk",
    "location": {
      "column": "9",
      "line": "2788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204746@macro@AFIO_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "2789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204856@macro@AFIO_EXTICR4_EXTI15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_Pos",
    "location": {
      "column": "9",
      "line": "2790",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@204937@macro@AFIO_EXTICR4_EXTI15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_Msk",
    "location": {
      "column": "9",
      "line": "2791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205037@macro@AFIO_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "2792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205177@macro@AFIO_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "2795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205279@macro@AFIO_EXTICR4_EXTI12_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PB_Pos",
    "location": {
      "column": "9",
      "line": "2796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205360@macro@AFIO_EXTICR4_EXTI12_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PB_Msk",
    "location": {
      "column": "9",
      "line": "2797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205463@macro@AFIO_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "2798",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205562@macro@AFIO_EXTICR4_EXTI12_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PC_Pos",
    "location": {
      "column": "9",
      "line": "2799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205643@macro@AFIO_EXTICR4_EXTI12_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PC_Msk",
    "location": {
      "column": "9",
      "line": "2800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205746@macro@AFIO_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "2801",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205845@macro@AFIO_EXTICR4_EXTI12_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PD_Pos",
    "location": {
      "column": "9",
      "line": "2802",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@205926@macro@AFIO_EXTICR4_EXTI12_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PD_Msk",
    "location": {
      "column": "9",
      "line": "2803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206029@macro@AFIO_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "2804",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206128@macro@AFIO_EXTICR4_EXTI12_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PE_Pos",
    "location": {
      "column": "9",
      "line": "2805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206209@macro@AFIO_EXTICR4_EXTI12_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PE_Msk",
    "location": {
      "column": "9",
      "line": "2806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206312@macro@AFIO_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "2807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206411@macro@AFIO_EXTICR4_EXTI12_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PF_Pos",
    "location": {
      "column": "9",
      "line": "2808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206492@macro@AFIO_EXTICR4_EXTI12_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PF_Msk",
    "location": {
      "column": "9",
      "line": "2809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206595@macro@AFIO_EXTICR4_EXTI12_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PF",
    "location": {
      "column": "9",
      "line": "2810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206694@macro@AFIO_EXTICR4_EXTI12_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PG_Pos",
    "location": {
      "column": "9",
      "line": "2811",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206775@macro@AFIO_EXTICR4_EXTI12_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PG_Msk",
    "location": {
      "column": "9",
      "line": "2812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@206878@macro@AFIO_EXTICR4_EXTI12_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PG",
    "location": {
      "column": "9",
      "line": "2813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207007@macro@AFIO_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "2816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207109@macro@AFIO_EXTICR4_EXTI13_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PB_Pos",
    "location": {
      "column": "9",
      "line": "2817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207190@macro@AFIO_EXTICR4_EXTI13_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PB_Msk",
    "location": {
      "column": "9",
      "line": "2818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207293@macro@AFIO_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "2819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207392@macro@AFIO_EXTICR4_EXTI13_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PC_Pos",
    "location": {
      "column": "9",
      "line": "2820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207473@macro@AFIO_EXTICR4_EXTI13_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PC_Msk",
    "location": {
      "column": "9",
      "line": "2821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207576@macro@AFIO_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "2822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207675@macro@AFIO_EXTICR4_EXTI13_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PD_Pos",
    "location": {
      "column": "9",
      "line": "2823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207756@macro@AFIO_EXTICR4_EXTI13_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PD_Msk",
    "location": {
      "column": "9",
      "line": "2824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207859@macro@AFIO_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "2825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@207958@macro@AFIO_EXTICR4_EXTI13_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PE_Pos",
    "location": {
      "column": "9",
      "line": "2826",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208039@macro@AFIO_EXTICR4_EXTI13_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PE_Msk",
    "location": {
      "column": "9",
      "line": "2827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208142@macro@AFIO_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "2828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208241@macro@AFIO_EXTICR4_EXTI13_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PF_Pos",
    "location": {
      "column": "9",
      "line": "2829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208322@macro@AFIO_EXTICR4_EXTI13_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PF_Msk",
    "location": {
      "column": "9",
      "line": "2830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208425@macro@AFIO_EXTICR4_EXTI13_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PF",
    "location": {
      "column": "9",
      "line": "2831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208524@macro@AFIO_EXTICR4_EXTI13_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PG_Pos",
    "location": {
      "column": "9",
      "line": "2832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208605@macro@AFIO_EXTICR4_EXTI13_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PG_Msk",
    "location": {
      "column": "9",
      "line": "2833",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208708@macro@AFIO_EXTICR4_EXTI13_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PG",
    "location": {
      "column": "9",
      "line": "2834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208841@macro@AFIO_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "2837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@208943@macro@AFIO_EXTICR4_EXTI14_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PB_Pos",
    "location": {
      "column": "9",
      "line": "2838",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209024@macro@AFIO_EXTICR4_EXTI14_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PB_Msk",
    "location": {
      "column": "9",
      "line": "2839",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209127@macro@AFIO_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "2840",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209226@macro@AFIO_EXTICR4_EXTI14_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PC_Pos",
    "location": {
      "column": "9",
      "line": "2841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209307@macro@AFIO_EXTICR4_EXTI14_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PC_Msk",
    "location": {
      "column": "9",
      "line": "2842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209410@macro@AFIO_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "2843",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209509@macro@AFIO_EXTICR4_EXTI14_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PD_Pos",
    "location": {
      "column": "9",
      "line": "2844",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209590@macro@AFIO_EXTICR4_EXTI14_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PD_Msk",
    "location": {
      "column": "9",
      "line": "2845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209693@macro@AFIO_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "2846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209792@macro@AFIO_EXTICR4_EXTI14_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PE_Pos",
    "location": {
      "column": "9",
      "line": "2847",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209873@macro@AFIO_EXTICR4_EXTI14_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PE_Msk",
    "location": {
      "column": "9",
      "line": "2848",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@209976@macro@AFIO_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "2849",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210075@macro@AFIO_EXTICR4_EXTI14_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PF_Pos",
    "location": {
      "column": "9",
      "line": "2850",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210156@macro@AFIO_EXTICR4_EXTI14_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PF_Msk",
    "location": {
      "column": "9",
      "line": "2851",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210259@macro@AFIO_EXTICR4_EXTI14_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PF",
    "location": {
      "column": "9",
      "line": "2852",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210358@macro@AFIO_EXTICR4_EXTI14_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PG_Pos",
    "location": {
      "column": "9",
      "line": "2853",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210439@macro@AFIO_EXTICR4_EXTI14_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PG_Msk",
    "location": {
      "column": "9",
      "line": "2854",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210542@macro@AFIO_EXTICR4_EXTI14_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PG",
    "location": {
      "column": "9",
      "line": "2855",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210673@macro@AFIO_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "2858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210775@macro@AFIO_EXTICR4_EXTI15_PB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PB_Pos",
    "location": {
      "column": "9",
      "line": "2859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210856@macro@AFIO_EXTICR4_EXTI15_PB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PB_Msk",
    "location": {
      "column": "9",
      "line": "2860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@210959@macro@AFIO_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "2861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211058@macro@AFIO_EXTICR4_EXTI15_PC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PC_Pos",
    "location": {
      "column": "9",
      "line": "2862",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211139@macro@AFIO_EXTICR4_EXTI15_PC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PC_Msk",
    "location": {
      "column": "9",
      "line": "2863",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211242@macro@AFIO_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "2864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211341@macro@AFIO_EXTICR4_EXTI15_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PD_Pos",
    "location": {
      "column": "9",
      "line": "2865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211422@macro@AFIO_EXTICR4_EXTI15_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PD_Msk",
    "location": {
      "column": "9",
      "line": "2866",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211525@macro@AFIO_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "2867",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211624@macro@AFIO_EXTICR4_EXTI15_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PE_Pos",
    "location": {
      "column": "9",
      "line": "2868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211705@macro@AFIO_EXTICR4_EXTI15_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PE_Msk",
    "location": {
      "column": "9",
      "line": "2869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211808@macro@AFIO_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "2870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211907@macro@AFIO_EXTICR4_EXTI15_PF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PF_Pos",
    "location": {
      "column": "9",
      "line": "2871",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@211988@macro@AFIO_EXTICR4_EXTI15_PF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PF_Msk",
    "location": {
      "column": "9",
      "line": "2872",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212091@macro@AFIO_EXTICR4_EXTI15_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PF",
    "location": {
      "column": "9",
      "line": "2873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212190@macro@AFIO_EXTICR4_EXTI15_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PG_Pos",
    "location": {
      "column": "9",
      "line": "2874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212271@macro@AFIO_EXTICR4_EXTI15_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PG_Msk",
    "location": {
      "column": "9",
      "line": "2875",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212374@macro@AFIO_EXTICR4_EXTI15_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PG",
    "location": {
      "column": "9",
      "line": "2876",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212557@macro@AFIO_MAPR2_TIM15_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM15_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM15_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212638@macro@AFIO_MAPR2_TIM15_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM15_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM15_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212741@macro@AFIO_MAPR2_TIM15_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM15_REMAP",
    "location": {
      "column": "9",
      "line": "2881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM15_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212845@macro@AFIO_MAPR2_TIM16_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM16_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2882",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM16_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@212926@macro@AFIO_MAPR2_TIM16_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM16_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM16_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213029@macro@AFIO_MAPR2_TIM16_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM16_REMAP",
    "location": {
      "column": "9",
      "line": "2884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM16_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213133@macro@AFIO_MAPR2_TIM17_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM17_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2885",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM17_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213214@macro@AFIO_MAPR2_TIM17_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM17_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM17_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213317@macro@AFIO_MAPR2_TIM17_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM17_REMAP",
    "location": {
      "column": "9",
      "line": "2887",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM17_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213421@macro@AFIO_MAPR2_CEC_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_CEC_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_CEC_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213502@macro@AFIO_MAPR2_CEC_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_CEC_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_CEC_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213603@macro@AFIO_MAPR2_CEC_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_CEC_REMAP",
    "location": {
      "column": "9",
      "line": "2890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_CEC_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213705@macro@AFIO_MAPR2_TIM1_DMA_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM1_DMA_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2891",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM1_DMA_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213786@macro@AFIO_MAPR2_TIM1_DMA_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM1_DMA_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2892",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM1_DMA_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@213892@macro@AFIO_MAPR2_TIM1_DMA_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM1_DMA_REMAP",
    "location": {
      "column": "9",
      "line": "2893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM1_DMA_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214001@macro@AFIO_MAPR2_TIM13_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM13_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM13_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214082@macro@AFIO_MAPR2_TIM13_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM13_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM13_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214185@macro@AFIO_MAPR2_TIM13_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM13_REMAP",
    "location": {
      "column": "9",
      "line": "2897",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM13_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214289@macro@AFIO_MAPR2_TIM14_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM14_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM14_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214370@macro@AFIO_MAPR2_TIM14_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM14_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM14_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214473@macro@AFIO_MAPR2_TIM14_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM14_REMAP",
    "location": {
      "column": "9",
      "line": "2900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM14_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214577@macro@AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2901",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214658@macro@AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2902",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214769@macro@AFIO_MAPR2_TIM67_DAC_DMA_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP",
    "location": {
      "column": "9",
      "line": "2903",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM67_DAC_DMA_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214890@macro@AFIO_MAPR2_TIM12_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM12_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM12_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@214971@macro@AFIO_MAPR2_TIM12_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM12_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM12_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215074@macro@AFIO_MAPR2_TIM12_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_TIM12_REMAP",
    "location": {
      "column": "9",
      "line": "2906",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_TIM12_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215178@macro@AFIO_MAPR2_MISC_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_MISC_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2907",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_MISC_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215259@macro@AFIO_MAPR2_MISC_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_MISC_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_MISC_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215361@macro@AFIO_MAPR2_MISC_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_MISC_REMAP",
    "location": {
      "column": "9",
      "line": "2909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_MISC_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215475@macro@AFIO_MAPR2_FSMC_NADV_REMAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_FSMC_NADV_REMAP_Pos",
    "location": {
      "column": "9",
      "line": "2911",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_FSMC_NADV_REMAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215556@macro@AFIO_MAPR2_FSMC_NADV_REMAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_FSMC_NADV_REMAP_Msk",
    "location": {
      "column": "9",
      "line": "2912",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_FSMC_NADV_REMAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@215663@macro@AFIO_MAPR2_FSMC_NADV_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR2_FSMC_NADV_REMAP",
    "location": {
      "column": "9",
      "line": "2913",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "AFIO_MAPR2_FSMC_NADV_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216267@macro@EXTI_IMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "2922",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216348@macro@EXTI_IMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "2923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216448@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "9",
      "line": "2924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216561@macro@EXTI_IMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "2925",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216642@macro@EXTI_IMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "2926",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216742@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "9",
      "line": "2927",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216855@macro@EXTI_IMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "2928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@216936@macro@EXTI_IMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "2929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217036@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "9",
      "line": "2930",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217149@macro@EXTI_IMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "2931",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217230@macro@EXTI_IMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "2932",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217330@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "9",
      "line": "2933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217443@macro@EXTI_IMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "2934",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217524@macro@EXTI_IMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "2935",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217624@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "9",
      "line": "2936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217737@macro@EXTI_IMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "2937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217818@macro@EXTI_IMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "2938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@217918@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "9",
      "line": "2939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218031@macro@EXTI_IMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "2940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218112@macro@EXTI_IMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "2941",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218212@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "9",
      "line": "2942",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218325@macro@EXTI_IMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "2943",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218406@macro@EXTI_IMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "2944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218506@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "9",
      "line": "2945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218619@macro@EXTI_IMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "2946",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218700@macro@EXTI_IMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "2947",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218800@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "9",
      "line": "2948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218913@macro@EXTI_IMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "2949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@218994@macro@EXTI_IMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "2950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219094@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "9",
      "line": "2951",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219207@macro@EXTI_IMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "2952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219288@macro@EXTI_IMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "2953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219388@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "9",
      "line": "2954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219502@macro@EXTI_IMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "2955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219583@macro@EXTI_IMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "2956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219683@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "9",
      "line": "2957",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219797@macro@EXTI_IMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "2958",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219878@macro@EXTI_IMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "2959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@219978@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "9",
      "line": "2960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220092@macro@EXTI_IMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "2961",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220173@macro@EXTI_IMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "2962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220273@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "9",
      "line": "2963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220387@macro@EXTI_IMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "2964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220468@macro@EXTI_IMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "2965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220568@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "9",
      "line": "2966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220682@macro@EXTI_IMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "2967",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220763@macro@EXTI_IMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "2968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220863@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "9",
      "line": "2969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@220977@macro@EXTI_IMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "2970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221058@macro@EXTI_IMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "2971",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221158@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "9",
      "line": "2972",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221272@macro@EXTI_IMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "2973",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221353@macro@EXTI_IMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "2974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221453@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "9",
      "line": "2975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221596@macro@EXTI_IMR_IM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM0",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221632@macro@EXTI_IMR_IM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM1",
    "location": {
      "column": "10",
      "line": "2979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221668@macro@EXTI_IMR_IM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM2",
    "location": {
      "column": "10",
      "line": "2980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221704@macro@EXTI_IMR_IM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM3",
    "location": {
      "column": "10",
      "line": "2981",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221740@macro@EXTI_IMR_IM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM4",
    "location": {
      "column": "10",
      "line": "2982",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221776@macro@EXTI_IMR_IM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM5",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221812@macro@EXTI_IMR_IM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM6",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221848@macro@EXTI_IMR_IM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM7",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221884@macro@EXTI_IMR_IM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM8",
    "location": {
      "column": "10",
      "line": "2986",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221920@macro@EXTI_IMR_IM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM9",
    "location": {
      "column": "10",
      "line": "2987",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221956@macro@EXTI_IMR_IM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM10",
    "location": {
      "column": "10",
      "line": "2988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@221994@macro@EXTI_IMR_IM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM11",
    "location": {
      "column": "10",
      "line": "2989",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222032@macro@EXTI_IMR_IM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM12",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222070@macro@EXTI_IMR_IM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM13",
    "location": {
      "column": "10",
      "line": "2991",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222108@macro@EXTI_IMR_IM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM14",
    "location": {
      "column": "10",
      "line": "2992",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222146@macro@EXTI_IMR_IM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM15",
    "location": {
      "column": "10",
      "line": "2993",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222184@macro@EXTI_IMR_IM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM16",
    "location": {
      "column": "10",
      "line": "2994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222222@macro@EXTI_IMR_IM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM17",
    "location": {
      "column": "10",
      "line": "2995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222260@macro@EXTI_IMR_IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_IMR_IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222414@macro@EXTI_EMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "2999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222495@macro@EXTI_EMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "3000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222595@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "9",
      "line": "3001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222704@macro@EXTI_EMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "3002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222785@macro@EXTI_EMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "3003",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222885@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "9",
      "line": "3004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@222994@macro@EXTI_EMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "3005",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223075@macro@EXTI_EMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "3006",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223175@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "9",
      "line": "3007",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223284@macro@EXTI_EMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "3008",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223365@macro@EXTI_EMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "3009",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223465@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "9",
      "line": "3010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223574@macro@EXTI_EMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "3011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223655@macro@EXTI_EMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "3012",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223755@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "9",
      "line": "3013",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223864@macro@EXTI_EMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "3014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@223945@macro@EXTI_EMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "3015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224045@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "9",
      "line": "3016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224154@macro@EXTI_EMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "3017",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224235@macro@EXTI_EMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "3018",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224335@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "9",
      "line": "3019",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224444@macro@EXTI_EMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "3020",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224525@macro@EXTI_EMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "3021",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224625@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "9",
      "line": "3022",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224734@macro@EXTI_EMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "3023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224815@macro@EXTI_EMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "3024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@224915@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "9",
      "line": "3025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225024@macro@EXTI_EMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "3026",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225105@macro@EXTI_EMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "3027",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225205@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "9",
      "line": "3028",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225314@macro@EXTI_EMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "3029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225395@macro@EXTI_EMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "3030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225495@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "9",
      "line": "3031",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225605@macro@EXTI_EMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "3032",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225686@macro@EXTI_EMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "3033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225786@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "9",
      "line": "3034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225896@macro@EXTI_EMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "3035",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@225977@macro@EXTI_EMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "3036",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226077@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "9",
      "line": "3037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226187@macro@EXTI_EMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "3038",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226268@macro@EXTI_EMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "3039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226368@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "9",
      "line": "3040",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226478@macro@EXTI_EMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "3041",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226559@macro@EXTI_EMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "3042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226659@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "9",
      "line": "3043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226769@macro@EXTI_EMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "3044",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226850@macro@EXTI_EMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "3045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@226950@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "9",
      "line": "3046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227060@macro@EXTI_EMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "3047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227141@macro@EXTI_EMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "3048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227241@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "9",
      "line": "3049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227351@macro@EXTI_EMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "3050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227432@macro@EXTI_EMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "3051",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227532@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "9",
      "line": "3052",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227671@macro@EXTI_EMR_EM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM0",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227707@macro@EXTI_EMR_EM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM1",
    "location": {
      "column": "10",
      "line": "3056",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227743@macro@EXTI_EMR_EM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM2",
    "location": {
      "column": "10",
      "line": "3057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227779@macro@EXTI_EMR_EM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM3",
    "location": {
      "column": "10",
      "line": "3058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227815@macro@EXTI_EMR_EM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM4",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227851@macro@EXTI_EMR_EM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM5",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227887@macro@EXTI_EMR_EM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM6",
    "location": {
      "column": "10",
      "line": "3061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227923@macro@EXTI_EMR_EM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM7",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227959@macro@EXTI_EMR_EM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM8",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@227995@macro@EXTI_EMR_EM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM9",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228031@macro@EXTI_EMR_EM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM10",
    "location": {
      "column": "10",
      "line": "3065",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228069@macro@EXTI_EMR_EM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM11",
    "location": {
      "column": "10",
      "line": "3066",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228107@macro@EXTI_EMR_EM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM12",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228145@macro@EXTI_EMR_EM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM13",
    "location": {
      "column": "10",
      "line": "3068",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228183@macro@EXTI_EMR_EM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM14",
    "location": {
      "column": "10",
      "line": "3069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228221@macro@EXTI_EMR_EM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM15",
    "location": {
      "column": "10",
      "line": "3070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228259@macro@EXTI_EMR_EM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM16",
    "location": {
      "column": "10",
      "line": "3071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228297@macro@EXTI_EMR_EM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM17",
    "location": {
      "column": "10",
      "line": "3072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_EMR_EM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228418@macro@EXTI_RTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "3075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228499@macro@EXTI_RTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "3076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228599@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "9",
      "line": "3077",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228736@macro@EXTI_RTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "3078",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228817@macro@EXTI_RTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "3079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@228917@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "9",
      "line": "3080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229054@macro@EXTI_RTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "3081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229135@macro@EXTI_RTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "3082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229235@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "9",
      "line": "3083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229372@macro@EXTI_RTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "3084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229453@macro@EXTI_RTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "3085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229553@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "9",
      "line": "3086",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229690@macro@EXTI_RTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "3087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229771@macro@EXTI_RTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "3088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@229871@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "9",
      "line": "3089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230008@macro@EXTI_RTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "3090",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230089@macro@EXTI_RTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "3091",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230189@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "9",
      "line": "3092",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230326@macro@EXTI_RTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "3093",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230407@macro@EXTI_RTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "3094",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230507@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "9",
      "line": "3095",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230644@macro@EXTI_RTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "3096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230725@macro@EXTI_RTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "3097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230825@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "9",
      "line": "3098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@230962@macro@EXTI_RTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "3099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231043@macro@EXTI_RTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "3100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231143@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "9",
      "line": "3101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231280@macro@EXTI_RTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "3102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231361@macro@EXTI_RTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "3103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231461@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "9",
      "line": "3104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231598@macro@EXTI_RTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "3105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231679@macro@EXTI_RTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "3106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231779@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "9",
      "line": "3107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231917@macro@EXTI_RTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "3108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@231998@macro@EXTI_RTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "3109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232098@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "9",
      "line": "3110",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232236@macro@EXTI_RTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "3111",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232317@macro@EXTI_RTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "3112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232417@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "9",
      "line": "3113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232555@macro@EXTI_RTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "3114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232636@macro@EXTI_RTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "3115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232736@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "9",
      "line": "3116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232874@macro@EXTI_RTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "3117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@232955@macro@EXTI_RTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "3118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233055@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "9",
      "line": "3119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233193@macro@EXTI_RTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "3120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233274@macro@EXTI_RTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "3121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233374@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "9",
      "line": "3122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233512@macro@EXTI_RTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "3123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233593@macro@EXTI_RTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "3124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233693@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "9",
      "line": "3125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233831@macro@EXTI_RTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "3126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@233912@macro@EXTI_RTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "3127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234012@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "9",
      "line": "3128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234179@macro@EXTI_RTSR_RT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT0",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234217@macro@EXTI_RTSR_RT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT1",
    "location": {
      "column": "10",
      "line": "3132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234255@macro@EXTI_RTSR_RT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT2",
    "location": {
      "column": "10",
      "line": "3133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234293@macro@EXTI_RTSR_RT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT3",
    "location": {
      "column": "10",
      "line": "3134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234331@macro@EXTI_RTSR_RT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT4",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234369@macro@EXTI_RTSR_RT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT5",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234407@macro@EXTI_RTSR_RT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT6",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234445@macro@EXTI_RTSR_RT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT7",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234483@macro@EXTI_RTSR_RT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT8",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234521@macro@EXTI_RTSR_RT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT9",
    "location": {
      "column": "10",
      "line": "3140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234559@macro@EXTI_RTSR_RT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT10",
    "location": {
      "column": "10",
      "line": "3141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234599@macro@EXTI_RTSR_RT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT11",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234639@macro@EXTI_RTSR_RT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT12",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234679@macro@EXTI_RTSR_RT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT13",
    "location": {
      "column": "10",
      "line": "3144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234719@macro@EXTI_RTSR_RT14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT14",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234759@macro@EXTI_RTSR_RT15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT15",
    "location": {
      "column": "10",
      "line": "3146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234799@macro@EXTI_RTSR_RT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT16",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234839@macro@EXTI_RTSR_RT17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_RT17",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_RTSR_RT17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@234962@macro@EXTI_FTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "3151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235043@macro@EXTI_FTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "3152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235143@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "9",
      "line": "3153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235281@macro@EXTI_FTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "3154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235362@macro@EXTI_FTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "3155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235462@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "9",
      "line": "3156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235600@macro@EXTI_FTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "3157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235681@macro@EXTI_FTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "3158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235781@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "9",
      "line": "3159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@235919@macro@EXTI_FTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "3160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236000@macro@EXTI_FTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "3161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236100@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "9",
      "line": "3162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236238@macro@EXTI_FTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "3163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236319@macro@EXTI_FTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "3164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236419@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "9",
      "line": "3165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236557@macro@EXTI_FTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "3166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236638@macro@EXTI_FTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "3167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236738@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "9",
      "line": "3168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236876@macro@EXTI_FTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "3169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@236957@macro@EXTI_FTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "3170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237057@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "9",
      "line": "3171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237195@macro@EXTI_FTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "3172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237276@macro@EXTI_FTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "3173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237376@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "9",
      "line": "3174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237514@macro@EXTI_FTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "3175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237595@macro@EXTI_FTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "3176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237695@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "9",
      "line": "3177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237833@macro@EXTI_FTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "3178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@237914@macro@EXTI_FTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "3179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238014@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "9",
      "line": "3180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238152@macro@EXTI_FTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "3181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238233@macro@EXTI_FTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "3182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238333@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "9",
      "line": "3183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238472@macro@EXTI_FTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "3184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238553@macro@EXTI_FTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "3185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238653@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "9",
      "line": "3186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238792@macro@EXTI_FTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "3187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238873@macro@EXTI_FTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "3188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@238973@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "9",
      "line": "3189",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239112@macro@EXTI_FTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "3190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239193@macro@EXTI_FTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "3191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239293@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "9",
      "line": "3192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239432@macro@EXTI_FTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "3193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239513@macro@EXTI_FTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "3194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239613@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "9",
      "line": "3195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239752@macro@EXTI_FTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "3196",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239833@macro@EXTI_FTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "3197",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@239933@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "9",
      "line": "3198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240072@macro@EXTI_FTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "3199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240153@macro@EXTI_FTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "3200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240253@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "9",
      "line": "3201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240392@macro@EXTI_FTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "3202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240473@macro@EXTI_FTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "3203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240573@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "9",
      "line": "3204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240741@macro@EXTI_FTSR_FT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT0",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240779@macro@EXTI_FTSR_FT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT1",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240817@macro@EXTI_FTSR_FT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT2",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240855@macro@EXTI_FTSR_FT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT3",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240893@macro@EXTI_FTSR_FT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT4",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240931@macro@EXTI_FTSR_FT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT5",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@240969@macro@EXTI_FTSR_FT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT6",
    "location": {
      "column": "10",
      "line": "3213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241007@macro@EXTI_FTSR_FT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT7",
    "location": {
      "column": "10",
      "line": "3214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241045@macro@EXTI_FTSR_FT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT8",
    "location": {
      "column": "10",
      "line": "3215",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241083@macro@EXTI_FTSR_FT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT9",
    "location": {
      "column": "10",
      "line": "3216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241121@macro@EXTI_FTSR_FT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT10",
    "location": {
      "column": "10",
      "line": "3217",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241161@macro@EXTI_FTSR_FT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT11",
    "location": {
      "column": "10",
      "line": "3218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241201@macro@EXTI_FTSR_FT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT12",
    "location": {
      "column": "10",
      "line": "3219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241241@macro@EXTI_FTSR_FT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT13",
    "location": {
      "column": "10",
      "line": "3220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241281@macro@EXTI_FTSR_FT14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT14",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241321@macro@EXTI_FTSR_FT15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT15",
    "location": {
      "column": "10",
      "line": "3222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241361@macro@EXTI_FTSR_FT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT16",
    "location": {
      "column": "10",
      "line": "3223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241401@macro@EXTI_FTSR_FT17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_FT17",
    "location": {
      "column": "10",
      "line": "3224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_FTSR_FT17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241524@macro@EXTI_SWIER_SWIER0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Pos",
    "location": {
      "column": "9",
      "line": "3227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241605@macro@EXTI_SWIER_SWIER0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Msk",
    "location": {
      "column": "9",
      "line": "3228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241705@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "9",
      "line": "3229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241822@macro@EXTI_SWIER_SWIER1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Pos",
    "location": {
      "column": "9",
      "line": "3230",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@241903@macro@EXTI_SWIER_SWIER1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Msk",
    "location": {
      "column": "9",
      "line": "3231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242003@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "9",
      "line": "3232",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242120@macro@EXTI_SWIER_SWIER2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Pos",
    "location": {
      "column": "9",
      "line": "3233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242201@macro@EXTI_SWIER_SWIER2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Msk",
    "location": {
      "column": "9",
      "line": "3234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242301@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "9",
      "line": "3235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242418@macro@EXTI_SWIER_SWIER3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Pos",
    "location": {
      "column": "9",
      "line": "3236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242499@macro@EXTI_SWIER_SWIER3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Msk",
    "location": {
      "column": "9",
      "line": "3237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242599@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "9",
      "line": "3238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242716@macro@EXTI_SWIER_SWIER4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Pos",
    "location": {
      "column": "9",
      "line": "3239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242797@macro@EXTI_SWIER_SWIER4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Msk",
    "location": {
      "column": "9",
      "line": "3240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@242897@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "9",
      "line": "3241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243014@macro@EXTI_SWIER_SWIER5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Pos",
    "location": {
      "column": "9",
      "line": "3242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243095@macro@EXTI_SWIER_SWIER5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Msk",
    "location": {
      "column": "9",
      "line": "3243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243195@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "9",
      "line": "3244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243312@macro@EXTI_SWIER_SWIER6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Pos",
    "location": {
      "column": "9",
      "line": "3245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243393@macro@EXTI_SWIER_SWIER6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Msk",
    "location": {
      "column": "9",
      "line": "3246",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243493@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "9",
      "line": "3247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243610@macro@EXTI_SWIER_SWIER7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Pos",
    "location": {
      "column": "9",
      "line": "3248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243691@macro@EXTI_SWIER_SWIER7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Msk",
    "location": {
      "column": "9",
      "line": "3249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243791@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "9",
      "line": "3250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243908@macro@EXTI_SWIER_SWIER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Pos",
    "location": {
      "column": "9",
      "line": "3251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@243989@macro@EXTI_SWIER_SWIER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Msk",
    "location": {
      "column": "9",
      "line": "3252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244089@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "9",
      "line": "3253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244206@macro@EXTI_SWIER_SWIER9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Pos",
    "location": {
      "column": "9",
      "line": "3254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244287@macro@EXTI_SWIER_SWIER9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Msk",
    "location": {
      "column": "9",
      "line": "3255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244387@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "9",
      "line": "3256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244504@macro@EXTI_SWIER_SWIER10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Pos",
    "location": {
      "column": "9",
      "line": "3257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244585@macro@EXTI_SWIER_SWIER10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Msk",
    "location": {
      "column": "9",
      "line": "3258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244685@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "9",
      "line": "3259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244803@macro@EXTI_SWIER_SWIER11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Pos",
    "location": {
      "column": "9",
      "line": "3260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244884@macro@EXTI_SWIER_SWIER11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Msk",
    "location": {
      "column": "9",
      "line": "3261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@244984@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "9",
      "line": "3262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245102@macro@EXTI_SWIER_SWIER12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Pos",
    "location": {
      "column": "9",
      "line": "3263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245183@macro@EXTI_SWIER_SWIER12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Msk",
    "location": {
      "column": "9",
      "line": "3264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245283@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "9",
      "line": "3265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245401@macro@EXTI_SWIER_SWIER13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Pos",
    "location": {
      "column": "9",
      "line": "3266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245482@macro@EXTI_SWIER_SWIER13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Msk",
    "location": {
      "column": "9",
      "line": "3267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245582@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "9",
      "line": "3268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245700@macro@EXTI_SWIER_SWIER14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Pos",
    "location": {
      "column": "9",
      "line": "3269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245781@macro@EXTI_SWIER_SWIER14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Msk",
    "location": {
      "column": "9",
      "line": "3270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245881@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "9",
      "line": "3271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@245999@macro@EXTI_SWIER_SWIER15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Pos",
    "location": {
      "column": "9",
      "line": "3272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246080@macro@EXTI_SWIER_SWIER15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Msk",
    "location": {
      "column": "9",
      "line": "3273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246180@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "9",
      "line": "3274",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246298@macro@EXTI_SWIER_SWIER16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Pos",
    "location": {
      "column": "9",
      "line": "3275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246379@macro@EXTI_SWIER_SWIER16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Msk",
    "location": {
      "column": "9",
      "line": "3276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246479@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "9",
      "line": "3277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246597@macro@EXTI_SWIER_SWIER17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Pos",
    "location": {
      "column": "9",
      "line": "3278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246678@macro@EXTI_SWIER_SWIER17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Msk",
    "location": {
      "column": "9",
      "line": "3279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246778@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "9",
      "line": "3280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246925@macro@EXTI_SWIER_SWI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI0",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@246969@macro@EXTI_SWIER_SWI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI1",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247013@macro@EXTI_SWIER_SWI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI2",
    "location": {
      "column": "10",
      "line": "3285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247057@macro@EXTI_SWIER_SWI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI3",
    "location": {
      "column": "10",
      "line": "3286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247101@macro@EXTI_SWIER_SWI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI4",
    "location": {
      "column": "10",
      "line": "3287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247145@macro@EXTI_SWIER_SWI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI5",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247189@macro@EXTI_SWIER_SWI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI6",
    "location": {
      "column": "10",
      "line": "3289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247233@macro@EXTI_SWIER_SWI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI7",
    "location": {
      "column": "10",
      "line": "3290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247277@macro@EXTI_SWIER_SWI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI8",
    "location": {
      "column": "10",
      "line": "3291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247321@macro@EXTI_SWIER_SWI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI9",
    "location": {
      "column": "10",
      "line": "3292",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247365@macro@EXTI_SWIER_SWI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI10",
    "location": {
      "column": "10",
      "line": "3293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247411@macro@EXTI_SWIER_SWI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI11",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247457@macro@EXTI_SWIER_SWI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI12",
    "location": {
      "column": "10",
      "line": "3295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247503@macro@EXTI_SWIER_SWI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI13",
    "location": {
      "column": "10",
      "line": "3296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247549@macro@EXTI_SWIER_SWI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI14",
    "location": {
      "column": "10",
      "line": "3297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247595@macro@EXTI_SWIER_SWI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI15",
    "location": {
      "column": "10",
      "line": "3298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247641@macro@EXTI_SWIER_SWI16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI16",
    "location": {
      "column": "10",
      "line": "3299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247687@macro@EXTI_SWIER_SWI17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWI17",
    "location": {
      "column": "10",
      "line": "3300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_SWIER_SWI17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247816@macro@EXTI_PR_PR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Pos",
    "location": {
      "column": "9",
      "line": "3303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247897@macro@EXTI_PR_PR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Msk",
    "location": {
      "column": "9",
      "line": "3304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@247997@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "9",
      "line": "3305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248108@macro@EXTI_PR_PR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Pos",
    "location": {
      "column": "9",
      "line": "3306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248189@macro@EXTI_PR_PR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Msk",
    "location": {
      "column": "9",
      "line": "3307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248289@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "9",
      "line": "3308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248400@macro@EXTI_PR_PR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Pos",
    "location": {
      "column": "9",
      "line": "3309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248481@macro@EXTI_PR_PR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Msk",
    "location": {
      "column": "9",
      "line": "3310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248581@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "9",
      "line": "3311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248692@macro@EXTI_PR_PR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Pos",
    "location": {
      "column": "9",
      "line": "3312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248773@macro@EXTI_PR_PR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Msk",
    "location": {
      "column": "9",
      "line": "3313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248873@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "9",
      "line": "3314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@248984@macro@EXTI_PR_PR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Pos",
    "location": {
      "column": "9",
      "line": "3315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249065@macro@EXTI_PR_PR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Msk",
    "location": {
      "column": "9",
      "line": "3316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249165@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "9",
      "line": "3317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249276@macro@EXTI_PR_PR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Pos",
    "location": {
      "column": "9",
      "line": "3318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249357@macro@EXTI_PR_PR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Msk",
    "location": {
      "column": "9",
      "line": "3319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249457@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "9",
      "line": "3320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249568@macro@EXTI_PR_PR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Pos",
    "location": {
      "column": "9",
      "line": "3321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249649@macro@EXTI_PR_PR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Msk",
    "location": {
      "column": "9",
      "line": "3322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249749@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "9",
      "line": "3323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249860@macro@EXTI_PR_PR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Pos",
    "location": {
      "column": "9",
      "line": "3324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@249941@macro@EXTI_PR_PR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Msk",
    "location": {
      "column": "9",
      "line": "3325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250041@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "9",
      "line": "3326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250152@macro@EXTI_PR_PR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Pos",
    "location": {
      "column": "9",
      "line": "3327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250233@macro@EXTI_PR_PR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Msk",
    "location": {
      "column": "9",
      "line": "3328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250333@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "9",
      "line": "3329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250444@macro@EXTI_PR_PR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Pos",
    "location": {
      "column": "9",
      "line": "3330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250525@macro@EXTI_PR_PR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Msk",
    "location": {
      "column": "9",
      "line": "3331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250625@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "9",
      "line": "3332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250736@macro@EXTI_PR_PR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Pos",
    "location": {
      "column": "9",
      "line": "3333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250817@macro@EXTI_PR_PR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Msk",
    "location": {
      "column": "9",
      "line": "3334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@250917@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "9",
      "line": "3335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251029@macro@EXTI_PR_PR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Pos",
    "location": {
      "column": "9",
      "line": "3336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251110@macro@EXTI_PR_PR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Msk",
    "location": {
      "column": "9",
      "line": "3337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251210@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "9",
      "line": "3338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251322@macro@EXTI_PR_PR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Pos",
    "location": {
      "column": "9",
      "line": "3339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251403@macro@EXTI_PR_PR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Msk",
    "location": {
      "column": "9",
      "line": "3340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251503@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "9",
      "line": "3341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251615@macro@EXTI_PR_PR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Pos",
    "location": {
      "column": "9",
      "line": "3342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251696@macro@EXTI_PR_PR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Msk",
    "location": {
      "column": "9",
      "line": "3343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251796@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "9",
      "line": "3344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251908@macro@EXTI_PR_PR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Pos",
    "location": {
      "column": "9",
      "line": "3345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@251989@macro@EXTI_PR_PR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Msk",
    "location": {
      "column": "9",
      "line": "3346",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252089@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "9",
      "line": "3347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252201@macro@EXTI_PR_PR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Pos",
    "location": {
      "column": "9",
      "line": "3348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252282@macro@EXTI_PR_PR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Msk",
    "location": {
      "column": "9",
      "line": "3349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252382@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "9",
      "line": "3350",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252494@macro@EXTI_PR_PR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Pos",
    "location": {
      "column": "9",
      "line": "3351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252575@macro@EXTI_PR_PR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Msk",
    "location": {
      "column": "9",
      "line": "3352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252675@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "9",
      "line": "3353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252787@macro@EXTI_PR_PR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Pos",
    "location": {
      "column": "9",
      "line": "3354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252868@macro@EXTI_PR_PR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Msk",
    "location": {
      "column": "9",
      "line": "3355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@252968@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "9",
      "line": "3356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253109@macro@EXTI_PR_PIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF0",
    "location": {
      "column": "10",
      "line": "3359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253144@macro@EXTI_PR_PIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF1",
    "location": {
      "column": "10",
      "line": "3360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253179@macro@EXTI_PR_PIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF2",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253214@macro@EXTI_PR_PIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF3",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253249@macro@EXTI_PR_PIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF4",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253284@macro@EXTI_PR_PIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF5",
    "location": {
      "column": "10",
      "line": "3364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253319@macro@EXTI_PR_PIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF6",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253354@macro@EXTI_PR_PIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF7",
    "location": {
      "column": "10",
      "line": "3366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253389@macro@EXTI_PR_PIF8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF8",
    "location": {
      "column": "10",
      "line": "3367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253424@macro@EXTI_PR_PIF9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF9",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253459@macro@EXTI_PR_PIF10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF10",
    "location": {
      "column": "10",
      "line": "3369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253496@macro@EXTI_PR_PIF11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF11",
    "location": {
      "column": "10",
      "line": "3370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253533@macro@EXTI_PR_PIF12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF12",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253570@macro@EXTI_PR_PIF13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF13",
    "location": {
      "column": "10",
      "line": "3372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253607@macro@EXTI_PR_PIF14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF14",
    "location": {
      "column": "10",
      "line": "3373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253644@macro@EXTI_PR_PIF15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF15",
    "location": {
      "column": "10",
      "line": "3374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253681@macro@EXTI_PR_PIF16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF16",
    "location": {
      "column": "10",
      "line": "3375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@253718@macro@EXTI_PR_PIF17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PIF17",
    "location": {
      "column": "10",
      "line": "3376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "EXTI_PR_PIF17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254250@macro@DMA_ISR_GIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF1_Pos",
    "location": {
      "column": "9",
      "line": "3385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254331@macro@DMA_ISR_GIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF1_Msk",
    "location": {
      "column": "9",
      "line": "3386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254431@macro@DMA_ISR_GIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF1",
    "location": {
      "column": "9",
      "line": "3387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254551@macro@DMA_ISR_TCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF1_Pos",
    "location": {
      "column": "9",
      "line": "3388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254632@macro@DMA_ISR_TCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF1_Msk",
    "location": {
      "column": "9",
      "line": "3389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254732@macro@DMA_ISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF1",
    "location": {
      "column": "9",
      "line": "3390",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254853@macro@DMA_ISR_HTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF1_Pos",
    "location": {
      "column": "9",
      "line": "3391",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@254934@macro@DMA_ISR_HTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF1_Msk",
    "location": {
      "column": "9",
      "line": "3392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255034@macro@DMA_ISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF1",
    "location": {
      "column": "9",
      "line": "3393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255151@macro@DMA_ISR_TEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF1_Pos",
    "location": {
      "column": "9",
      "line": "3394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255232@macro@DMA_ISR_TEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF1_Msk",
    "location": {
      "column": "9",
      "line": "3395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255332@macro@DMA_ISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF1",
    "location": {
      "column": "9",
      "line": "3396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255450@macro@DMA_ISR_GIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF2_Pos",
    "location": {
      "column": "9",
      "line": "3397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255531@macro@DMA_ISR_GIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF2_Msk",
    "location": {
      "column": "9",
      "line": "3398",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255631@macro@DMA_ISR_GIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF2",
    "location": {
      "column": "9",
      "line": "3399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255751@macro@DMA_ISR_TCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF2_Pos",
    "location": {
      "column": "9",
      "line": "3400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255832@macro@DMA_ISR_TCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF2_Msk",
    "location": {
      "column": "9",
      "line": "3401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@255932@macro@DMA_ISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF2",
    "location": {
      "column": "9",
      "line": "3402",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256053@macro@DMA_ISR_HTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF2_Pos",
    "location": {
      "column": "9",
      "line": "3403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256134@macro@DMA_ISR_HTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF2_Msk",
    "location": {
      "column": "9",
      "line": "3404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256234@macro@DMA_ISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF2",
    "location": {
      "column": "9",
      "line": "3405",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256351@macro@DMA_ISR_TEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF2_Pos",
    "location": {
      "column": "9",
      "line": "3406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256432@macro@DMA_ISR_TEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF2_Msk",
    "location": {
      "column": "9",
      "line": "3407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256532@macro@DMA_ISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF2",
    "location": {
      "column": "9",
      "line": "3408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256650@macro@DMA_ISR_GIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF3_Pos",
    "location": {
      "column": "9",
      "line": "3409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256731@macro@DMA_ISR_GIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF3_Msk",
    "location": {
      "column": "9",
      "line": "3410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256831@macro@DMA_ISR_GIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF3",
    "location": {
      "column": "9",
      "line": "3411",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@256951@macro@DMA_ISR_TCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF3_Pos",
    "location": {
      "column": "9",
      "line": "3412",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257032@macro@DMA_ISR_TCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF3_Msk",
    "location": {
      "column": "9",
      "line": "3413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257132@macro@DMA_ISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF3",
    "location": {
      "column": "9",
      "line": "3414",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257253@macro@DMA_ISR_HTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF3_Pos",
    "location": {
      "column": "9",
      "line": "3415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257334@macro@DMA_ISR_HTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF3_Msk",
    "location": {
      "column": "9",
      "line": "3416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257434@macro@DMA_ISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF3",
    "location": {
      "column": "9",
      "line": "3417",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257551@macro@DMA_ISR_TEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF3_Pos",
    "location": {
      "column": "9",
      "line": "3418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257632@macro@DMA_ISR_TEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF3_Msk",
    "location": {
      "column": "9",
      "line": "3419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257732@macro@DMA_ISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF3",
    "location": {
      "column": "9",
      "line": "3420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257850@macro@DMA_ISR_GIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF4_Pos",
    "location": {
      "column": "9",
      "line": "3421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@257931@macro@DMA_ISR_GIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF4_Msk",
    "location": {
      "column": "9",
      "line": "3422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258031@macro@DMA_ISR_GIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF4",
    "location": {
      "column": "9",
      "line": "3423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258151@macro@DMA_ISR_TCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF4_Pos",
    "location": {
      "column": "9",
      "line": "3424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258232@macro@DMA_ISR_TCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF4_Msk",
    "location": {
      "column": "9",
      "line": "3425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258332@macro@DMA_ISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF4",
    "location": {
      "column": "9",
      "line": "3426",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258453@macro@DMA_ISR_HTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF4_Pos",
    "location": {
      "column": "9",
      "line": "3427",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258534@macro@DMA_ISR_HTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF4_Msk",
    "location": {
      "column": "9",
      "line": "3428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258634@macro@DMA_ISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF4",
    "location": {
      "column": "9",
      "line": "3429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258751@macro@DMA_ISR_TEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF4_Pos",
    "location": {
      "column": "9",
      "line": "3430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258832@macro@DMA_ISR_TEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF4_Msk",
    "location": {
      "column": "9",
      "line": "3431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@258932@macro@DMA_ISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF4",
    "location": {
      "column": "9",
      "line": "3432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259050@macro@DMA_ISR_GIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF5_Pos",
    "location": {
      "column": "9",
      "line": "3433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259131@macro@DMA_ISR_GIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF5_Msk",
    "location": {
      "column": "9",
      "line": "3434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259231@macro@DMA_ISR_GIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF5",
    "location": {
      "column": "9",
      "line": "3435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259351@macro@DMA_ISR_TCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF5_Pos",
    "location": {
      "column": "9",
      "line": "3436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259432@macro@DMA_ISR_TCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF5_Msk",
    "location": {
      "column": "9",
      "line": "3437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259532@macro@DMA_ISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF5",
    "location": {
      "column": "9",
      "line": "3438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259653@macro@DMA_ISR_HTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF5_Pos",
    "location": {
      "column": "9",
      "line": "3439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259734@macro@DMA_ISR_HTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF5_Msk",
    "location": {
      "column": "9",
      "line": "3440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259834@macro@DMA_ISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF5",
    "location": {
      "column": "9",
      "line": "3441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@259951@macro@DMA_ISR_TEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF5_Pos",
    "location": {
      "column": "9",
      "line": "3442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260032@macro@DMA_ISR_TEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF5_Msk",
    "location": {
      "column": "9",
      "line": "3443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260132@macro@DMA_ISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF5",
    "location": {
      "column": "9",
      "line": "3444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260250@macro@DMA_ISR_GIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF6_Pos",
    "location": {
      "column": "9",
      "line": "3445",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260331@macro@DMA_ISR_GIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF6_Msk",
    "location": {
      "column": "9",
      "line": "3446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260431@macro@DMA_ISR_GIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF6",
    "location": {
      "column": "9",
      "line": "3447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260551@macro@DMA_ISR_TCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF6_Pos",
    "location": {
      "column": "9",
      "line": "3448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260632@macro@DMA_ISR_TCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF6_Msk",
    "location": {
      "column": "9",
      "line": "3449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260732@macro@DMA_ISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF6",
    "location": {
      "column": "9",
      "line": "3450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260853@macro@DMA_ISR_HTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF6_Pos",
    "location": {
      "column": "9",
      "line": "3451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@260934@macro@DMA_ISR_HTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF6_Msk",
    "location": {
      "column": "9",
      "line": "3452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261034@macro@DMA_ISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF6",
    "location": {
      "column": "9",
      "line": "3453",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261151@macro@DMA_ISR_TEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF6_Pos",
    "location": {
      "column": "9",
      "line": "3454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261232@macro@DMA_ISR_TEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF6_Msk",
    "location": {
      "column": "9",
      "line": "3455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261332@macro@DMA_ISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF6",
    "location": {
      "column": "9",
      "line": "3456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261450@macro@DMA_ISR_GIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF7_Pos",
    "location": {
      "column": "9",
      "line": "3457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261531@macro@DMA_ISR_GIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF7_Msk",
    "location": {
      "column": "9",
      "line": "3458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261631@macro@DMA_ISR_GIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF7",
    "location": {
      "column": "9",
      "line": "3459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_GIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261751@macro@DMA_ISR_TCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF7_Pos",
    "location": {
      "column": "9",
      "line": "3460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261832@macro@DMA_ISR_TCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF7_Msk",
    "location": {
      "column": "9",
      "line": "3461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@261932@macro@DMA_ISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF7",
    "location": {
      "column": "9",
      "line": "3462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262053@macro@DMA_ISR_HTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF7_Pos",
    "location": {
      "column": "9",
      "line": "3463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262134@macro@DMA_ISR_HTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF7_Msk",
    "location": {
      "column": "9",
      "line": "3464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262234@macro@DMA_ISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF7",
    "location": {
      "column": "9",
      "line": "3465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262351@macro@DMA_ISR_TEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF7_Pos",
    "location": {
      "column": "9",
      "line": "3466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262432@macro@DMA_ISR_TEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF7_Msk",
    "location": {
      "column": "9",
      "line": "3467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262532@macro@DMA_ISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF7",
    "location": {
      "column": "9",
      "line": "3468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_ISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262734@macro@DMA_IFCR_CGIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF1_Pos",
    "location": {
      "column": "9",
      "line": "3471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262815@macro@DMA_IFCR_CGIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF1_Msk",
    "location": {
      "column": "9",
      "line": "3472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@262915@macro@DMA_IFCR_CGIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF1",
    "location": {
      "column": "9",
      "line": "3473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263036@macro@DMA_IFCR_CTCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF1_Pos",
    "location": {
      "column": "9",
      "line": "3474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263117@macro@DMA_IFCR_CTCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF1_Msk",
    "location": {
      "column": "9",
      "line": "3475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263217@macro@DMA_IFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "3476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263339@macro@DMA_IFCR_CHTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF1_Pos",
    "location": {
      "column": "9",
      "line": "3477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263420@macro@DMA_IFCR_CHTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF1_Msk",
    "location": {
      "column": "9",
      "line": "3478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263520@macro@DMA_IFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "3479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263638@macro@DMA_IFCR_CTEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF1_Pos",
    "location": {
      "column": "9",
      "line": "3480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263719@macro@DMA_IFCR_CTEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF1_Msk",
    "location": {
      "column": "9",
      "line": "3481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263819@macro@DMA_IFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "3482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@263938@macro@DMA_IFCR_CGIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF2_Pos",
    "location": {
      "column": "9",
      "line": "3483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264019@macro@DMA_IFCR_CGIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF2_Msk",
    "location": {
      "column": "9",
      "line": "3484",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264119@macro@DMA_IFCR_CGIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF2",
    "location": {
      "column": "9",
      "line": "3485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264240@macro@DMA_IFCR_CTCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF2_Pos",
    "location": {
      "column": "9",
      "line": "3486",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264321@macro@DMA_IFCR_CTCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF2_Msk",
    "location": {
      "column": "9",
      "line": "3487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264421@macro@DMA_IFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "3488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264543@macro@DMA_IFCR_CHTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF2_Pos",
    "location": {
      "column": "9",
      "line": "3489",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264624@macro@DMA_IFCR_CHTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF2_Msk",
    "location": {
      "column": "9",
      "line": "3490",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264724@macro@DMA_IFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "3491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264842@macro@DMA_IFCR_CTEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF2_Pos",
    "location": {
      "column": "9",
      "line": "3492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@264923@macro@DMA_IFCR_CTEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF2_Msk",
    "location": {
      "column": "9",
      "line": "3493",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265023@macro@DMA_IFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "3494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265142@macro@DMA_IFCR_CGIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF3_Pos",
    "location": {
      "column": "9",
      "line": "3495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265223@macro@DMA_IFCR_CGIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF3_Msk",
    "location": {
      "column": "9",
      "line": "3496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265323@macro@DMA_IFCR_CGIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF3",
    "location": {
      "column": "9",
      "line": "3497",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265444@macro@DMA_IFCR_CTCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF3_Pos",
    "location": {
      "column": "9",
      "line": "3498",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265525@macro@DMA_IFCR_CTCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF3_Msk",
    "location": {
      "column": "9",
      "line": "3499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265625@macro@DMA_IFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "3500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265747@macro@DMA_IFCR_CHTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF3_Pos",
    "location": {
      "column": "9",
      "line": "3501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265828@macro@DMA_IFCR_CHTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF3_Msk",
    "location": {
      "column": "9",
      "line": "3502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@265928@macro@DMA_IFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "3503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266046@macro@DMA_IFCR_CTEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF3_Pos",
    "location": {
      "column": "9",
      "line": "3504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266127@macro@DMA_IFCR_CTEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF3_Msk",
    "location": {
      "column": "9",
      "line": "3505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266227@macro@DMA_IFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "3506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266346@macro@DMA_IFCR_CGIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF4_Pos",
    "location": {
      "column": "9",
      "line": "3507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266427@macro@DMA_IFCR_CGIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF4_Msk",
    "location": {
      "column": "9",
      "line": "3508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266527@macro@DMA_IFCR_CGIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF4",
    "location": {
      "column": "9",
      "line": "3509",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266648@macro@DMA_IFCR_CTCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF4_Pos",
    "location": {
      "column": "9",
      "line": "3510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266729@macro@DMA_IFCR_CTCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF4_Msk",
    "location": {
      "column": "9",
      "line": "3511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266829@macro@DMA_IFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "3512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@266951@macro@DMA_IFCR_CHTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF4_Pos",
    "location": {
      "column": "9",
      "line": "3513",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267032@macro@DMA_IFCR_CHTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF4_Msk",
    "location": {
      "column": "9",
      "line": "3514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267132@macro@DMA_IFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "3515",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267250@macro@DMA_IFCR_CTEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF4_Pos",
    "location": {
      "column": "9",
      "line": "3516",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267331@macro@DMA_IFCR_CTEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF4_Msk",
    "location": {
      "column": "9",
      "line": "3517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267431@macro@DMA_IFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "3518",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267550@macro@DMA_IFCR_CGIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF5_Pos",
    "location": {
      "column": "9",
      "line": "3519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267631@macro@DMA_IFCR_CGIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF5_Msk",
    "location": {
      "column": "9",
      "line": "3520",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267731@macro@DMA_IFCR_CGIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF5",
    "location": {
      "column": "9",
      "line": "3521",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267852@macro@DMA_IFCR_CTCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF5_Pos",
    "location": {
      "column": "9",
      "line": "3522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@267933@macro@DMA_IFCR_CTCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF5_Msk",
    "location": {
      "column": "9",
      "line": "3523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268033@macro@DMA_IFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "3524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268155@macro@DMA_IFCR_CHTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF5_Pos",
    "location": {
      "column": "9",
      "line": "3525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268236@macro@DMA_IFCR_CHTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF5_Msk",
    "location": {
      "column": "9",
      "line": "3526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268336@macro@DMA_IFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "3527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268454@macro@DMA_IFCR_CTEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF5_Pos",
    "location": {
      "column": "9",
      "line": "3528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268535@macro@DMA_IFCR_CTEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF5_Msk",
    "location": {
      "column": "9",
      "line": "3529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268635@macro@DMA_IFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "3530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268754@macro@DMA_IFCR_CGIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF6_Pos",
    "location": {
      "column": "9",
      "line": "3531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268835@macro@DMA_IFCR_CGIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF6_Msk",
    "location": {
      "column": "9",
      "line": "3532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@268935@macro@DMA_IFCR_CGIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF6",
    "location": {
      "column": "9",
      "line": "3533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269056@macro@DMA_IFCR_CTCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF6_Pos",
    "location": {
      "column": "9",
      "line": "3534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269137@macro@DMA_IFCR_CTCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF6_Msk",
    "location": {
      "column": "9",
      "line": "3535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269237@macro@DMA_IFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "3536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269359@macro@DMA_IFCR_CHTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF6_Pos",
    "location": {
      "column": "9",
      "line": "3537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269440@macro@DMA_IFCR_CHTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF6_Msk",
    "location": {
      "column": "9",
      "line": "3538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269540@macro@DMA_IFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "3539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269658@macro@DMA_IFCR_CTEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF6_Pos",
    "location": {
      "column": "9",
      "line": "3540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269739@macro@DMA_IFCR_CTEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF6_Msk",
    "location": {
      "column": "9",
      "line": "3541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269839@macro@DMA_IFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "3542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@269958@macro@DMA_IFCR_CGIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF7_Pos",
    "location": {
      "column": "9",
      "line": "3543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270039@macro@DMA_IFCR_CGIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF7_Msk",
    "location": {
      "column": "9",
      "line": "3544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270139@macro@DMA_IFCR_CGIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF7",
    "location": {
      "column": "9",
      "line": "3545",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CGIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270260@macro@DMA_IFCR_CTCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF7_Pos",
    "location": {
      "column": "9",
      "line": "3546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270341@macro@DMA_IFCR_CTCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF7_Msk",
    "location": {
      "column": "9",
      "line": "3547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270441@macro@DMA_IFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "3548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270563@macro@DMA_IFCR_CHTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF7_Pos",
    "location": {
      "column": "9",
      "line": "3549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270644@macro@DMA_IFCR_CHTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF7_Msk",
    "location": {
      "column": "9",
      "line": "3550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270744@macro@DMA_IFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "3551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270862@macro@DMA_IFCR_CTEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF7_Pos",
    "location": {
      "column": "9",
      "line": "3552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@270943@macro@DMA_IFCR_CTEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF7_Msk",
    "location": {
      "column": "9",
      "line": "3553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271043@macro@DMA_IFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "3554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_IFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271246@macro@DMA_CCR_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_EN_Pos",
    "location": {
      "column": "9",
      "line": "3557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271327@macro@DMA_CCR_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_EN_Msk",
    "location": {
      "column": "9",
      "line": "3558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271427@macro@DMA_CCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_EN",
    "location": {
      "column": "9",
      "line": "3559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271530@macro@DMA_CCR_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "3560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271611@macro@DMA_CCR_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "3561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271711@macro@DMA_CCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TCIE",
    "location": {
      "column": "9",
      "line": "3562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271834@macro@DMA_CCR_HTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_HTIE_Pos",
    "location": {
      "column": "9",
      "line": "3563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_HTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@271915@macro@DMA_CCR_HTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_HTIE_Msk",
    "location": {
      "column": "9",
      "line": "3564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_HTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272015@macro@DMA_CCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_HTIE",
    "location": {
      "column": "9",
      "line": "3565",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272134@macro@DMA_CCR_TEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TEIE_Pos",
    "location": {
      "column": "9",
      "line": "3566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272215@macro@DMA_CCR_TEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TEIE_Msk",
    "location": {
      "column": "9",
      "line": "3567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272315@macro@DMA_CCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_TEIE",
    "location": {
      "column": "9",
      "line": "3568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272435@macro@DMA_CCR_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_DIR_Pos",
    "location": {
      "column": "9",
      "line": "3569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272516@macro@DMA_CCR_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_DIR_Msk",
    "location": {
      "column": "9",
      "line": "3570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272616@macro@DMA_CCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_DIR",
    "location": {
      "column": "9",
      "line": "3571",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272728@macro@DMA_CCR_CIRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_CIRC_Pos",
    "location": {
      "column": "9",
      "line": "3572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_CIRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272809@macro@DMA_CCR_CIRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_CIRC_Msk",
    "location": {
      "column": "9",
      "line": "3573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_CIRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@272909@macro@DMA_CCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_CIRC",
    "location": {
      "column": "9",
      "line": "3574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273011@macro@DMA_CCR_PINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PINC_Pos",
    "location": {
      "column": "9",
      "line": "3575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273092@macro@DMA_CCR_PINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PINC_Msk",
    "location": {
      "column": "9",
      "line": "3576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273192@macro@DMA_CCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PINC",
    "location": {
      "column": "9",
      "line": "3577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273306@macro@DMA_CCR_MINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MINC_Pos",
    "location": {
      "column": "9",
      "line": "3578",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273387@macro@DMA_CCR_MINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MINC_Msk",
    "location": {
      "column": "9",
      "line": "3579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273487@macro@DMA_CCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MINC",
    "location": {
      "column": "9",
      "line": "3580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273599@macro@DMA_CCR_PSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PSIZE_Pos",
    "location": {
      "column": "9",
      "line": "3582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273680@macro@DMA_CCR_PSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PSIZE_Msk",
    "location": {
      "column": "9",
      "line": "3583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273780@macro@DMA_CCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PSIZE",
    "location": {
      "column": "9",
      "line": "3584",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@273902@macro@DMA_CCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "3585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274002@macro@DMA_CCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "3586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274104@macro@DMA_CCR_MSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MSIZE_Pos",
    "location": {
      "column": "9",
      "line": "3588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274185@macro@DMA_CCR_MSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MSIZE_Msk",
    "location": {
      "column": "9",
      "line": "3589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274285@macro@DMA_CCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MSIZE",
    "location": {
      "column": "9",
      "line": "3590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274403@macro@DMA_CCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "3591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274503@macro@DMA_CCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "3592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274605@macro@DMA_CCR_PL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PL_Pos",
    "location": {
      "column": "9",
      "line": "3594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274686@macro@DMA_CCR_PL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PL_Msk",
    "location": {
      "column": "9",
      "line": "3595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274786@macro@DMA_CCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PL",
    "location": {
      "column": "9",
      "line": "3596",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@274911@macro@DMA_CCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PL_0",
    "location": {
      "column": "9",
      "line": "3597",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275011@macro@DMA_CCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_PL_1",
    "location": {
      "column": "9",
      "line": "3598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275113@macro@DMA_CCR_MEM2MEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MEM2MEM_Pos",
    "location": {
      "column": "9",
      "line": "3600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MEM2MEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275194@macro@DMA_CCR_MEM2MEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MEM2MEM_Msk",
    "location": {
      "column": "9",
      "line": "3601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MEM2MEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275294@macro@DMA_CCR_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR_MEM2MEM",
    "location": {
      "column": "9",
      "line": "3602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CCR_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275488@macro@DMA_CNDTR_NDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR_NDT_Pos",
    "location": {
      "column": "9",
      "line": "3605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CNDTR_NDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275569@macro@DMA_CNDTR_NDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR_NDT_Msk",
    "location": {
      "column": "9",
      "line": "3606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CNDTR_NDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275669@macro@DMA_CNDTR_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR_NDT",
    "location": {
      "column": "9",
      "line": "3607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CNDTR_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275868@macro@DMA_CPAR_PA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR_PA_Pos",
    "location": {
      "column": "9",
      "line": "3610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CPAR_PA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@275949@macro@DMA_CPAR_PA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR_PA_Msk",
    "location": {
      "column": "9",
      "line": "3611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CPAR_PA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@276049@macro@DMA_CPAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR_PA",
    "location": {
      "column": "9",
      "line": "3612",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CPAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@276240@macro@DMA_CMAR_MA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR_MA_Pos",
    "location": {
      "column": "9",
      "line": "3615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CMAR_MA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@276321@macro@DMA_CMAR_MA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR_MA_Msk",
    "location": {
      "column": "9",
      "line": "3616",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CMAR_MA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@276421@macro@DMA_CMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR_MA",
    "location": {
      "column": "9",
      "line": "3617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DMA_CMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277183@macro@ADC_SR_AWD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Pos",
    "location": {
      "column": "9",
      "line": "3631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_AWD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277264@macro@ADC_SR_AWD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Msk",
    "location": {
      "column": "9",
      "line": "3632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_AWD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277364@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "9",
      "line": "3633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277479@macro@ADC_SR_EOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOS_Pos",
    "location": {
      "column": "9",
      "line": "3634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_EOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277560@macro@ADC_SR_EOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOS_Msk",
    "location": {
      "column": "9",
      "line": "3635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_EOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277660@macro@ADC_SR_EOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOS",
    "location": {
      "column": "9",
      "line": "3636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_EOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277799@macro@ADC_SR_JEOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOS_Pos",
    "location": {
      "column": "9",
      "line": "3637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JEOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277880@macro@ADC_SR_JEOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOS_Msk",
    "location": {
      "column": "9",
      "line": "3638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JEOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@277980@macro@ADC_SR_JEOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOS",
    "location": {
      "column": "9",
      "line": "3639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JEOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278120@macro@ADC_SR_JSTRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Pos",
    "location": {
      "column": "9",
      "line": "3640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JSTRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278201@macro@ADC_SR_JSTRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Msk",
    "location": {
      "column": "9",
      "line": "3641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JSTRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278301@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "9",
      "line": "3642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278430@macro@ADC_SR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "3643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278511@macro@ADC_SR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "3644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278611@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "9",
      "line": "3645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278764@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "10",
      "line": "3648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278823@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@278966@macro@ADC_CR1_AWDCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Pos",
    "location": {
      "column": "9",
      "line": "3652",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279047@macro@ADC_CR1_AWDCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Msk",
    "location": {
      "column": "9",
      "line": "3653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279147@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "9",
      "line": "3654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279285@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "9",
      "line": "3655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279385@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "9",
      "line": "3656",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279485@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "9",
      "line": "3657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279585@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "9",
      "line": "3658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279685@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "9",
      "line": "3659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279787@macro@ADC_CR1_EOSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOSIE_Pos",
    "location": {
      "column": "9",
      "line": "3661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_EOSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279868@macro@ADC_CR1_EOSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOSIE_Msk",
    "location": {
      "column": "9",
      "line": "3662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_EOSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@279968@macro@ADC_CR1_EOSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOSIE",
    "location": {
      "column": "9",
      "line": "3663",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_EOSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280112@macro@ADC_CR1_AWDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Pos",
    "location": {
      "column": "9",
      "line": "3664",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280193@macro@ADC_CR1_AWDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Msk",
    "location": {
      "column": "9",
      "line": "3665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280293@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "9",
      "line": "3666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280413@macro@ADC_CR1_JEOSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOSIE_Pos",
    "location": {
      "column": "9",
      "line": "3667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JEOSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280494@macro@ADC_CR1_JEOSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOSIE_Msk",
    "location": {
      "column": "9",
      "line": "3668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JEOSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280594@macro@ADC_CR1_JEOSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOSIE",
    "location": {
      "column": "9",
      "line": "3669",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JEOSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280739@macro@ADC_CR1_SCAN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Pos",
    "location": {
      "column": "9",
      "line": "3670",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_SCAN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280820@macro@ADC_CR1_SCAN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Msk",
    "location": {
      "column": "9",
      "line": "3671",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_SCAN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@280920@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "9",
      "line": "3672",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281022@macro@ADC_CR1_AWDSGL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Pos",
    "location": {
      "column": "9",
      "line": "3673",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281103@macro@ADC_CR1_AWDSGL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Msk",
    "location": {
      "column": "9",
      "line": "3674",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281203@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "9",
      "line": "3675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281357@macro@ADC_CR1_JAUTO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Pos",
    "location": {
      "column": "9",
      "line": "3676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAUTO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281438@macro@ADC_CR1_JAUTO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Msk",
    "location": {
      "column": "9",
      "line": "3677",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAUTO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281538@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "9",
      "line": "3678",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281668@macro@ADC_CR1_DISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Pos",
    "location": {
      "column": "9",
      "line": "3679",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281749@macro@ADC_CR1_DISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Msk",
    "location": {
      "column": "9",
      "line": "3680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281849@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "9",
      "line": "3681",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@281984@macro@ADC_CR1_JDISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Pos",
    "location": {
      "column": "9",
      "line": "3682",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282065@macro@ADC_CR1_JDISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Msk",
    "location": {
      "column": "9",
      "line": "3683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282165@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "9",
      "line": "3684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282303@macro@ADC_CR1_DISCNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Pos",
    "location": {
      "column": "9",
      "line": "3686",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282384@macro@ADC_CR1_DISCNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Msk",
    "location": {
      "column": "9",
      "line": "3687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282484@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "9",
      "line": "3688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282630@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "9",
      "line": "3689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282730@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "9",
      "line": "3690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282830@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "9",
      "line": "3691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@282932@macro@ADC_CR1_JAWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Pos",
    "location": {
      "column": "9",
      "line": "3693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283013@macro@ADC_CR1_JAWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Msk",
    "location": {
      "column": "9",
      "line": "3694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283113@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "9",
      "line": "3695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283258@macro@ADC_CR1_AWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Pos",
    "location": {
      "column": "9",
      "line": "3696",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283339@macro@ADC_CR1_AWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Msk",
    "location": {
      "column": "9",
      "line": "3697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283439@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "9",
      "line": "3698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283608@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "10",
      "line": "3701",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283670@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "10",
      "line": "3702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283816@macro@ADC_CR2_ADON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Pos",
    "location": {
      "column": "9",
      "line": "3705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ADON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283897@macro@ADC_CR2_ADON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Msk",
    "location": {
      "column": "9",
      "line": "3706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ADON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@283997@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "9",
      "line": "3707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284096@macro@ADC_CR2_CONT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Pos",
    "location": {
      "column": "9",
      "line": "3708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CONT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284177@macro@ADC_CR2_CONT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Msk",
    "location": {
      "column": "9",
      "line": "3709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CONT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284277@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "9",
      "line": "3710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284410@macro@ADC_CR2_CAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CAL_Pos",
    "location": {
      "column": "9",
      "line": "3711",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284491@macro@ADC_CR2_CAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CAL_Msk",
    "location": {
      "column": "9",
      "line": "3712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284591@macro@ADC_CR2_CAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CAL",
    "location": {
      "column": "9",
      "line": "3713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_CAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284701@macro@ADC_CR2_RSTCAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_RSTCAL_Pos",
    "location": {
      "column": "9",
      "line": "3714",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_RSTCAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284782@macro@ADC_CR2_RSTCAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_RSTCAL_Msk",
    "location": {
      "column": "9",
      "line": "3715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_RSTCAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284882@macro@ADC_CR2_RSTCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_RSTCAL",
    "location": {
      "column": "9",
      "line": "3716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_RSTCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@284992@macro@ADC_CR2_DMA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Pos",
    "location": {
      "column": "9",
      "line": "3717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_DMA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285073@macro@ADC_CR2_DMA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Msk",
    "location": {
      "column": "9",
      "line": "3718",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_DMA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285173@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "9",
      "line": "3719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285285@macro@ADC_CR2_ALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Pos",
    "location": {
      "column": "9",
      "line": "3720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285366@macro@ADC_CR2_ALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Msk",
    "location": {
      "column": "9",
      "line": "3721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285466@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "9",
      "line": "3722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285576@macro@ADC_CR2_JEXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "3724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285657@macro@ADC_CR2_JEXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "3725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285757@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "9",
      "line": "3726",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285888@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "9",
      "line": "3727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@285988@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "9",
      "line": "3728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286088@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "9",
      "line": "3729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286190@macro@ADC_CR2_JEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "3731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286271@macro@ADC_CR2_JEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "3732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286371@macro@ADC_CR2_JEXTTRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTTRIG",
    "location": {
      "column": "9",
      "line": "3733",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JEXTTRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286504@macro@ADC_CR2_EXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "3735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286585@macro@ADC_CR2_EXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "3736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286685@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "9",
      "line": "3737",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286815@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "9",
      "line": "3738",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@286915@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "9",
      "line": "3739",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287015@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "9",
      "line": "3740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287117@macro@ADC_CR2_EXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "3742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287198@macro@ADC_CR2_EXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "3743",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287298@macro@ADC_CR2_EXTTRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTTRIG",
    "location": {
      "column": "9",
      "line": "3744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_EXTTRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287428@macro@ADC_CR2_JSWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Pos",
    "location": {
      "column": "9",
      "line": "3745",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287509@macro@ADC_CR2_JSWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Msk",
    "location": {
      "column": "9",
      "line": "3746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287609@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "9",
      "line": "3747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287733@macro@ADC_CR2_SWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Pos",
    "location": {
      "column": "9",
      "line": "3748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_SWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287814@macro@ADC_CR2_SWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Msk",
    "location": {
      "column": "9",
      "line": "3749",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_SWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@287914@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "9",
      "line": "3750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288037@macro@ADC_CR2_TSVREFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_TSVREFE_Pos",
    "location": {
      "column": "9",
      "line": "3751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_TSVREFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288118@macro@ADC_CR2_TSVREFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_TSVREFE_Msk",
    "location": {
      "column": "9",
      "line": "3752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_TSVREFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288218@macro@ADC_CR2_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_TSVREFE",
    "location": {
      "column": "9",
      "line": "3753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_CR2_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288449@macro@ADC_SMPR1_SMP10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Pos",
    "location": {
      "column": "9",
      "line": "3756",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288530@macro@ADC_SMPR1_SMP10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Msk",
    "location": {
      "column": "9",
      "line": "3757",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288630@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "9",
      "line": "3758",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288758@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "9",
      "line": "3759",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288858@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "9",
      "line": "3760",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@288958@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "9",
      "line": "3761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289060@macro@ADC_SMPR1_SMP11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Pos",
    "location": {
      "column": "9",
      "line": "3763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289141@macro@ADC_SMPR1_SMP11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Msk",
    "location": {
      "column": "9",
      "line": "3764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289241@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "9",
      "line": "3765",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289369@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "9",
      "line": "3766",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289469@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "9",
      "line": "3767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289569@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "9",
      "line": "3768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289671@macro@ADC_SMPR1_SMP12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Pos",
    "location": {
      "column": "9",
      "line": "3770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289752@macro@ADC_SMPR1_SMP12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Msk",
    "location": {
      "column": "9",
      "line": "3771",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289852@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "9",
      "line": "3772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@289980@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "9",
      "line": "3773",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290080@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "9",
      "line": "3774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290180@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "9",
      "line": "3775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290282@macro@ADC_SMPR1_SMP13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Pos",
    "location": {
      "column": "9",
      "line": "3777",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290363@macro@ADC_SMPR1_SMP13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Msk",
    "location": {
      "column": "9",
      "line": "3778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290463@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "9",
      "line": "3779",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290591@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "9",
      "line": "3780",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290691@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "9",
      "line": "3781",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290791@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "9",
      "line": "3782",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290893@macro@ADC_SMPR1_SMP14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Pos",
    "location": {
      "column": "9",
      "line": "3784",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@290974@macro@ADC_SMPR1_SMP14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Msk",
    "location": {
      "column": "9",
      "line": "3785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291074@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "9",
      "line": "3786",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291202@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "9",
      "line": "3787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291302@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "9",
      "line": "3788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291402@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "9",
      "line": "3789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291504@macro@ADC_SMPR1_SMP15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Pos",
    "location": {
      "column": "9",
      "line": "3791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291585@macro@ADC_SMPR1_SMP15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Msk",
    "location": {
      "column": "9",
      "line": "3792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291685@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "9",
      "line": "3793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291813@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "9",
      "line": "3794",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@291913@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "9",
      "line": "3795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292013@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "9",
      "line": "3796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292115@macro@ADC_SMPR1_SMP16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Pos",
    "location": {
      "column": "9",
      "line": "3798",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292196@macro@ADC_SMPR1_SMP16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Msk",
    "location": {
      "column": "9",
      "line": "3799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292296@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "9",
      "line": "3800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292424@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "9",
      "line": "3801",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292524@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "9",
      "line": "3802",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292624@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "9",
      "line": "3803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292726@macro@ADC_SMPR1_SMP17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Pos",
    "location": {
      "column": "9",
      "line": "3805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292807@macro@ADC_SMPR1_SMP17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Msk",
    "location": {
      "column": "9",
      "line": "3806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@292907@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "9",
      "line": "3807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293035@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "9",
      "line": "3808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293135@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "9",
      "line": "3809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293235@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "9",
      "line": "3810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293419@macro@ADC_SMPR2_SMP0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Pos",
    "location": {
      "column": "9",
      "line": "3813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293500@macro@ADC_SMPR2_SMP0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Msk",
    "location": {
      "column": "9",
      "line": "3814",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293600@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "9",
      "line": "3815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293727@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "9",
      "line": "3816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293827@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "9",
      "line": "3817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@293927@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "9",
      "line": "3818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294029@macro@ADC_SMPR2_SMP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Pos",
    "location": {
      "column": "9",
      "line": "3820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294110@macro@ADC_SMPR2_SMP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Msk",
    "location": {
      "column": "9",
      "line": "3821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294210@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "9",
      "line": "3822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294337@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "9",
      "line": "3823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294437@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "9",
      "line": "3824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294537@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "9",
      "line": "3825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294639@macro@ADC_SMPR2_SMP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Pos",
    "location": {
      "column": "9",
      "line": "3827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294720@macro@ADC_SMPR2_SMP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Msk",
    "location": {
      "column": "9",
      "line": "3828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294820@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "9",
      "line": "3829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@294947@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "9",
      "line": "3830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295047@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "9",
      "line": "3831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295147@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "9",
      "line": "3832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295249@macro@ADC_SMPR2_SMP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Pos",
    "location": {
      "column": "9",
      "line": "3834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295330@macro@ADC_SMPR2_SMP3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Msk",
    "location": {
      "column": "9",
      "line": "3835",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295430@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "9",
      "line": "3836",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295557@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "9",
      "line": "3837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295657@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "9",
      "line": "3838",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295757@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "9",
      "line": "3839",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295859@macro@ADC_SMPR2_SMP4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Pos",
    "location": {
      "column": "9",
      "line": "3841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@295940@macro@ADC_SMPR2_SMP4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Msk",
    "location": {
      "column": "9",
      "line": "3842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296040@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "9",
      "line": "3843",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296167@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "9",
      "line": "3844",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296267@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "9",
      "line": "3845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296367@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "9",
      "line": "3846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296469@macro@ADC_SMPR2_SMP5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Pos",
    "location": {
      "column": "9",
      "line": "3848",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296550@macro@ADC_SMPR2_SMP5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Msk",
    "location": {
      "column": "9",
      "line": "3849",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296650@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "9",
      "line": "3850",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296777@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "9",
      "line": "3851",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296877@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "9",
      "line": "3852",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@296977@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "9",
      "line": "3853",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297079@macro@ADC_SMPR2_SMP6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Pos",
    "location": {
      "column": "9",
      "line": "3855",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297160@macro@ADC_SMPR2_SMP6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Msk",
    "location": {
      "column": "9",
      "line": "3856",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297260@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "9",
      "line": "3857",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297387@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "9",
      "line": "3858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297487@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "9",
      "line": "3859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297587@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "9",
      "line": "3860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297689@macro@ADC_SMPR2_SMP7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Pos",
    "location": {
      "column": "9",
      "line": "3862",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297770@macro@ADC_SMPR2_SMP7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Msk",
    "location": {
      "column": "9",
      "line": "3863",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297870@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "9",
      "line": "3864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@297997@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "9",
      "line": "3865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298097@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "9",
      "line": "3866",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298197@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "9",
      "line": "3867",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298299@macro@ADC_SMPR2_SMP8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Pos",
    "location": {
      "column": "9",
      "line": "3869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298380@macro@ADC_SMPR2_SMP8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Msk",
    "location": {
      "column": "9",
      "line": "3870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298480@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "9",
      "line": "3871",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298607@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "9",
      "line": "3872",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298707@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "9",
      "line": "3873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298807@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "9",
      "line": "3874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298909@macro@ADC_SMPR2_SMP9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Pos",
    "location": {
      "column": "9",
      "line": "3876",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@298990@macro@ADC_SMPR2_SMP9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Msk",
    "location": {
      "column": "9",
      "line": "3877",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299090@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "9",
      "line": "3878",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299217@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "9",
      "line": "3879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299317@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "9",
      "line": "3880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299417@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "9",
      "line": "3881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299601@macro@ADC_JOFR1_JOFFSET1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Pos",
    "location": {
      "column": "9",
      "line": "3884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299682@macro@ADC_JOFR1_JOFFSET1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Msk",
    "location": {
      "column": "9",
      "line": "3885",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@299782@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "9",
      "line": "3886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300003@macro@ADC_JOFR2_JOFFSET2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Pos",
    "location": {
      "column": "9",
      "line": "3889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300084@macro@ADC_JOFR2_JOFFSET2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Msk",
    "location": {
      "column": "9",
      "line": "3890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300184@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "9",
      "line": "3891",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300405@macro@ADC_JOFR3_JOFFSET3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Pos",
    "location": {
      "column": "9",
      "line": "3894",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300486@macro@ADC_JOFR3_JOFFSET3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Msk",
    "location": {
      "column": "9",
      "line": "3895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300586@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "9",
      "line": "3896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300807@macro@ADC_JOFR4_JOFFSET4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Pos",
    "location": {
      "column": "9",
      "line": "3899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300888@macro@ADC_JOFR4_JOFFSET4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Msk",
    "location": {
      "column": "9",
      "line": "3900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@300988@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "9",
      "line": "3901",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301209@macro@ADC_HTR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Pos",
    "location": {
      "column": "9",
      "line": "3904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_HTR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301290@macro@ADC_HTR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Msk",
    "location": {
      "column": "9",
      "line": "3905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_HTR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301390@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "9",
      "line": "3906",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301599@macro@ADC_LTR_LT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Pos",
    "location": {
      "column": "9",
      "line": "3909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_LTR_LT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301680@macro@ADC_LTR_LT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Msk",
    "location": {
      "column": "9",
      "line": "3910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_LTR_LT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301780@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "9",
      "line": "3911",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@301988@macro@ADC_SQR1_SQ13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Pos",
    "location": {
      "column": "9",
      "line": "3914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302069@macro@ADC_SQR1_SQ13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Msk",
    "location": {
      "column": "9",
      "line": "3915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302169@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "9",
      "line": "3916",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302293@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "9",
      "line": "3917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302393@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "9",
      "line": "3918",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302493@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "9",
      "line": "3919",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302593@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "9",
      "line": "3920",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302693@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "9",
      "line": "3921",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302795@macro@ADC_SQR1_SQ14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Pos",
    "location": {
      "column": "9",
      "line": "3923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302876@macro@ADC_SQR1_SQ14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Msk",
    "location": {
      "column": "9",
      "line": "3924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@302976@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "9",
      "line": "3925",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303100@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "9",
      "line": "3926",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303200@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "9",
      "line": "3927",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303300@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "9",
      "line": "3928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303400@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "9",
      "line": "3929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303500@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "9",
      "line": "3930",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303602@macro@ADC_SQR1_SQ15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Pos",
    "location": {
      "column": "9",
      "line": "3932",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303683@macro@ADC_SQR1_SQ15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Msk",
    "location": {
      "column": "9",
      "line": "3933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303783@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "9",
      "line": "3934",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@303907@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "9",
      "line": "3935",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304007@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "9",
      "line": "3936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304107@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "9",
      "line": "3937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304207@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "9",
      "line": "3938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304307@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "9",
      "line": "3939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304409@macro@ADC_SQR1_SQ16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Pos",
    "location": {
      "column": "9",
      "line": "3941",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304490@macro@ADC_SQR1_SQ16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Msk",
    "location": {
      "column": "9",
      "line": "3942",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304590@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "9",
      "line": "3943",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304714@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "9",
      "line": "3944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304814@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "9",
      "line": "3945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@304914@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "9",
      "line": "3946",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305014@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "9",
      "line": "3947",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305114@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "9",
      "line": "3948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305216@macro@ADC_SQR1_L_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Pos",
    "location": {
      "column": "9",
      "line": "3950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305297@macro@ADC_SQR1_L_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Msk",
    "location": {
      "column": "9",
      "line": "3951",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305397@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "9",
      "line": "3952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305525@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "9",
      "line": "3953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305625@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "9",
      "line": "3954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305725@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "9",
      "line": "3955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@305825@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "9",
      "line": "3956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306009@macro@ADC_SQR2_SQ7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Pos",
    "location": {
      "column": "9",
      "line": "3959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306090@macro@ADC_SQR2_SQ7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Msk",
    "location": {
      "column": "9",
      "line": "3960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306190@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "9",
      "line": "3961",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306313@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "9",
      "line": "3962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306413@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "9",
      "line": "3963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306513@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "9",
      "line": "3964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306613@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "9",
      "line": "3965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306713@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "9",
      "line": "3966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306815@macro@ADC_SQR2_SQ8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Pos",
    "location": {
      "column": "9",
      "line": "3968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306896@macro@ADC_SQR2_SQ8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Msk",
    "location": {
      "column": "9",
      "line": "3969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@306996@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "9",
      "line": "3970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307119@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "9",
      "line": "3971",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307219@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "9",
      "line": "3972",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307319@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "9",
      "line": "3973",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307419@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "9",
      "line": "3974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307519@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "9",
      "line": "3975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307621@macro@ADC_SQR2_SQ9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Pos",
    "location": {
      "column": "9",
      "line": "3977",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307702@macro@ADC_SQR2_SQ9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Msk",
    "location": {
      "column": "9",
      "line": "3978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307802@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "9",
      "line": "3979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@307925@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "9",
      "line": "3980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308025@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "9",
      "line": "3981",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308125@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "9",
      "line": "3982",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308225@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "9",
      "line": "3983",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308325@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "9",
      "line": "3984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308427@macro@ADC_SQR2_SQ10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Pos",
    "location": {
      "column": "9",
      "line": "3986",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308508@macro@ADC_SQR2_SQ10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Msk",
    "location": {
      "column": "9",
      "line": "3987",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308608@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "9",
      "line": "3988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308732@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "9",
      "line": "3989",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308832@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "9",
      "line": "3990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@308932@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "9",
      "line": "3991",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309032@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "9",
      "line": "3992",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309132@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "9",
      "line": "3993",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309234@macro@ADC_SQR2_SQ11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Pos",
    "location": {
      "column": "9",
      "line": "3995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309315@macro@ADC_SQR2_SQ11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Msk",
    "location": {
      "column": "9",
      "line": "3996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309415@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "9",
      "line": "3997",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309538@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "9",
      "line": "3998",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309638@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "9",
      "line": "3999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309738@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "9",
      "line": "4000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309838@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "9",
      "line": "4001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@309938@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "9",
      "line": "4002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310040@macro@ADC_SQR2_SQ12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Pos",
    "location": {
      "column": "9",
      "line": "4004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310121@macro@ADC_SQR2_SQ12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Msk",
    "location": {
      "column": "9",
      "line": "4005",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310221@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "9",
      "line": "4006",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310345@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "9",
      "line": "4007",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310445@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "9",
      "line": "4008",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310545@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "9",
      "line": "4009",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310645@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "9",
      "line": "4010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310745@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "9",
      "line": "4011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@310929@macro@ADC_SQR3_SQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Pos",
    "location": {
      "column": "9",
      "line": "4014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311010@macro@ADC_SQR3_SQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Msk",
    "location": {
      "column": "9",
      "line": "4015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311110@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "9",
      "line": "4016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311233@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "9",
      "line": "4017",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311333@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "9",
      "line": "4018",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311433@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "9",
      "line": "4019",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311533@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "9",
      "line": "4020",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311633@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "9",
      "line": "4021",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311735@macro@ADC_SQR3_SQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Pos",
    "location": {
      "column": "9",
      "line": "4023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311816@macro@ADC_SQR3_SQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Msk",
    "location": {
      "column": "9",
      "line": "4024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@311916@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "9",
      "line": "4025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312039@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "9",
      "line": "4026",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312139@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "9",
      "line": "4027",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312239@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "9",
      "line": "4028",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312339@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "9",
      "line": "4029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312439@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "9",
      "line": "4030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312541@macro@ADC_SQR3_SQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Pos",
    "location": {
      "column": "9",
      "line": "4032",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312622@macro@ADC_SQR3_SQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Msk",
    "location": {
      "column": "9",
      "line": "4033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312722@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "9",
      "line": "4034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312845@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "9",
      "line": "4035",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@312945@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "9",
      "line": "4036",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313045@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "9",
      "line": "4037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313145@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "9",
      "line": "4038",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313245@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "9",
      "line": "4039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313347@macro@ADC_SQR3_SQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Pos",
    "location": {
      "column": "9",
      "line": "4041",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313428@macro@ADC_SQR3_SQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Msk",
    "location": {
      "column": "9",
      "line": "4042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313528@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "9",
      "line": "4043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313651@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "9",
      "line": "4044",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313751@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "9",
      "line": "4045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313851@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "9",
      "line": "4046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@313951@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "9",
      "line": "4047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314051@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "9",
      "line": "4048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314153@macro@ADC_SQR3_SQ5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Pos",
    "location": {
      "column": "9",
      "line": "4050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314234@macro@ADC_SQR3_SQ5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Msk",
    "location": {
      "column": "9",
      "line": "4051",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314334@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "9",
      "line": "4052",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314457@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "9",
      "line": "4053",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314557@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "9",
      "line": "4054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314657@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "9",
      "line": "4055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314757@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "9",
      "line": "4056",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314857@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "9",
      "line": "4057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@314959@macro@ADC_SQR3_SQ6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Pos",
    "location": {
      "column": "9",
      "line": "4059",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315040@macro@ADC_SQR3_SQ6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Msk",
    "location": {
      "column": "9",
      "line": "4060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315140@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "9",
      "line": "4061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315263@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "9",
      "line": "4062",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315363@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "9",
      "line": "4063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315463@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "9",
      "line": "4064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315563@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "9",
      "line": "4065",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315663@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "9",
      "line": "4066",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315847@macro@ADC_JSQR_JSQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Pos",
    "location": {
      "column": "9",
      "line": "4069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@315928@macro@ADC_JSQR_JSQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Msk",
    "location": {
      "column": "9",
      "line": "4070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316028@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "9",
      "line": "4071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316152@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "9",
      "line": "4072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316252@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "9",
      "line": "4073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316352@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "9",
      "line": "4074",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316452@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "9",
      "line": "4075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316552@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "9",
      "line": "4076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316654@macro@ADC_JSQR_JSQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Pos",
    "location": {
      "column": "9",
      "line": "4078",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316735@macro@ADC_JSQR_JSQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Msk",
    "location": {
      "column": "9",
      "line": "4079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316835@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "9",
      "line": "4080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@316959@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "9",
      "line": "4081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317059@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "9",
      "line": "4082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317159@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "9",
      "line": "4083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317259@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "9",
      "line": "4084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317359@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "9",
      "line": "4085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317461@macro@ADC_JSQR_JSQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Pos",
    "location": {
      "column": "9",
      "line": "4087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317542@macro@ADC_JSQR_JSQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Msk",
    "location": {
      "column": "9",
      "line": "4088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317642@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "9",
      "line": "4089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317766@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "9",
      "line": "4090",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317866@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "9",
      "line": "4091",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@317966@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "9",
      "line": "4092",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318066@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "9",
      "line": "4093",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318166@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "9",
      "line": "4094",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318268@macro@ADC_JSQR_JSQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Pos",
    "location": {
      "column": "9",
      "line": "4096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318349@macro@ADC_JSQR_JSQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Msk",
    "location": {
      "column": "9",
      "line": "4097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318449@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "9",
      "line": "4098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318573@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "9",
      "line": "4099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318673@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "9",
      "line": "4100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318773@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "9",
      "line": "4101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318873@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "9",
      "line": "4102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@318973@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "9",
      "line": "4103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319075@macro@ADC_JSQR_JL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Pos",
    "location": {
      "column": "9",
      "line": "4105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319156@macro@ADC_JSQR_JL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Msk",
    "location": {
      "column": "9",
      "line": "4106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319256@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "9",
      "line": "4107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319385@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "9",
      "line": "4108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319485@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "9",
      "line": "4109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319669@macro@ADC_JDR1_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "4112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR1_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319750@macro@ADC_JDR1_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "4113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR1_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@319850@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "9",
      "line": "4114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320074@macro@ADC_JDR2_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "4117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR2_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320155@macro@ADC_JDR2_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "4118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR2_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320255@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "9",
      "line": "4119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320479@macro@ADC_JDR3_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "4122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR3_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320560@macro@ADC_JDR3_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "4123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR3_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320660@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "9",
      "line": "4124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320884@macro@ADC_JDR4_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "4127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR4_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@320965@macro@ADC_JDR4_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "4128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR4_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@321065@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "9",
      "line": "4129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@321289@macro@ADC_DR_DATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Pos",
    "location": {
      "column": "9",
      "line": "4132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_DR_DATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@321370@macro@ADC_DR_DATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Msk",
    "location": {
      "column": "9",
      "line": "4133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_DR_DATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@321470@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "9",
      "line": "4134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322086@macro@DAC_CR_EN1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1_Pos",
    "location": {
      "column": "9",
      "line": "4142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322167@macro@DAC_CR_EN1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1_Msk",
    "location": {
      "column": "9",
      "line": "4143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322267@macro@DAC_CR_EN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1",
    "location": {
      "column": "9",
      "line": "4144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322375@macro@DAC_CR_BOFF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1_Pos",
    "location": {
      "column": "9",
      "line": "4145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322456@macro@DAC_CR_BOFF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1_Msk",
    "location": {
      "column": "9",
      "line": "4146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322556@macro@DAC_CR_BOFF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1",
    "location": {
      "column": "9",
      "line": "4147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322679@macro@DAC_CR_TEN1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1_Pos",
    "location": {
      "column": "9",
      "line": "4148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322760@macro@DAC_CR_TEN1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1_Msk",
    "location": {
      "column": "9",
      "line": "4149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322860@macro@DAC_CR_TEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1",
    "location": {
      "column": "9",
      "line": "4150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@322978@macro@DAC_CR_TSEL1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_Pos",
    "location": {
      "column": "9",
      "line": "4152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323059@macro@DAC_CR_TSEL1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_Msk",
    "location": {
      "column": "9",
      "line": "4153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323159@macro@DAC_CR_TSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1",
    "location": {
      "column": "9",
      "line": "4154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323291@macro@DAC_CR_TSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_0",
    "location": {
      "column": "9",
      "line": "4155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323391@macro@DAC_CR_TSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_1",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323491@macro@DAC_CR_TSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_2",
    "location": {
      "column": "9",
      "line": "4157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323593@macro@DAC_CR_WAVE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_Pos",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323674@macro@DAC_CR_WAVE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_Msk",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323774@macro@DAC_CR_WAVE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@323926@macro@DAC_CR_WAVE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_0",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324026@macro@DAC_CR_WAVE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_1",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324128@macro@DAC_CR_MAMP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_Pos",
    "location": {
      "column": "9",
      "line": "4165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324209@macro@DAC_CR_MAMP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_Msk",
    "location": {
      "column": "9",
      "line": "4166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324309@macro@DAC_CR_MAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324447@macro@DAC_CR_MAMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_0",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324547@macro@DAC_CR_MAMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_1",
    "location": {
      "column": "9",
      "line": "4169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324647@macro@DAC_CR_MAMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_2",
    "location": {
      "column": "9",
      "line": "4170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324747@macro@DAC_CR_MAMP1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_3",
    "location": {
      "column": "9",
      "line": "4171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324849@macro@DAC_CR_DMAEN1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1_Pos",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@324930@macro@DAC_CR_DMAEN1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1_Msk",
    "location": {
      "column": "9",
      "line": "4174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325030@macro@DAC_CR_DMAEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1",
    "location": {
      "column": "9",
      "line": "4175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325142@macro@DAC_CR_EN2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2_Pos",
    "location": {
      "column": "9",
      "line": "4176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325223@macro@DAC_CR_EN2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2_Msk",
    "location": {
      "column": "9",
      "line": "4177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325323@macro@DAC_CR_EN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_EN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325431@macro@DAC_CR_BOFF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2_Pos",
    "location": {
      "column": "9",
      "line": "4179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325512@macro@DAC_CR_BOFF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2_Msk",
    "location": {
      "column": "9",
      "line": "4180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325612@macro@DAC_CR_BOFF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_BOFF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325735@macro@DAC_CR_TEN2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2_Pos",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325816@macro@DAC_CR_TEN2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2_Msk",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@325916@macro@DAC_CR_TEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2",
    "location": {
      "column": "9",
      "line": "4184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326034@macro@DAC_CR_TSEL2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_Pos",
    "location": {
      "column": "9",
      "line": "4186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326115@macro@DAC_CR_TSEL2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_Msk",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326215@macro@DAC_CR_TSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326347@macro@DAC_CR_TSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_0",
    "location": {
      "column": "9",
      "line": "4189",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326447@macro@DAC_CR_TSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_1",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326547@macro@DAC_CR_TSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_2",
    "location": {
      "column": "9",
      "line": "4191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_TSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326649@macro@DAC_CR_WAVE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_Pos",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326730@macro@DAC_CR_WAVE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_Msk",
    "location": {
      "column": "9",
      "line": "4194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326830@macro@DAC_CR_WAVE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2",
    "location": {
      "column": "9",
      "line": "4195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@326982@macro@DAC_CR_WAVE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_0",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327082@macro@DAC_CR_WAVE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_1",
    "location": {
      "column": "9",
      "line": "4197",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_WAVE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327184@macro@DAC_CR_MAMP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_Pos",
    "location": {
      "column": "9",
      "line": "4199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327265@macro@DAC_CR_MAMP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_Msk",
    "location": {
      "column": "9",
      "line": "4200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327365@macro@DAC_CR_MAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2",
    "location": {
      "column": "9",
      "line": "4201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327503@macro@DAC_CR_MAMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_0",
    "location": {
      "column": "9",
      "line": "4202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327603@macro@DAC_CR_MAMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_1",
    "location": {
      "column": "9",
      "line": "4203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327703@macro@DAC_CR_MAMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_2",
    "location": {
      "column": "9",
      "line": "4204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327803@macro@DAC_CR_MAMP2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_3",
    "location": {
      "column": "9",
      "line": "4205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_MAMP2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327905@macro@DAC_CR_DMAEN2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2_Pos",
    "location": {
      "column": "9",
      "line": "4207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@327986@macro@DAC_CR_DMAEN2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2_Msk",
    "location": {
      "column": "9",
      "line": "4208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328086@macro@DAC_CR_DMAEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2",
    "location": {
      "column": "9",
      "line": "4209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328201@macro@DAC_CR_DMAUDRIE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1_Pos",
    "location": {
      "column": "9",
      "line": "4211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328282@macro@DAC_CR_DMAUDRIE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1_Msk",
    "location": {
      "column": "9",
      "line": "4212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328382@macro@DAC_CR_DMAUDRIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1",
    "location": {
      "column": "9",
      "line": "4213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328513@macro@DAC_CR_DMAUDRIE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2_Pos",
    "location": {
      "column": "9",
      "line": "4214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328594@macro@DAC_CR_DMAUDRIE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2_Msk",
    "location": {
      "column": "9",
      "line": "4215",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328694@macro@DAC_CR_DMAUDRIE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2",
    "location": {
      "column": "9",
      "line": "4216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_CR_DMAUDRIE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328909@macro@DAC_SWTRIGR_SWTRIG1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1_Pos",
    "location": {
      "column": "9",
      "line": "4219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@328990@macro@DAC_SWTRIGR_SWTRIG1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1_Msk",
    "location": {
      "column": "9",
      "line": "4220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329090@macro@DAC_SWTRIGR_SWTRIG1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1",
    "location": {
      "column": "9",
      "line": "4221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329208@macro@DAC_SWTRIGR_SWTRIG2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2_Pos",
    "location": {
      "column": "9",
      "line": "4222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329289@macro@DAC_SWTRIGR_SWTRIG2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2_Msk",
    "location": {
      "column": "9",
      "line": "4223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329389@macro@DAC_SWTRIGR_SWTRIG2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2",
    "location": {
      "column": "9",
      "line": "4224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329591@macro@DAC_DHR12R1_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329672@macro@DAC_DHR12R1_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329774@macro@DAC_DHR12R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@329985@macro@DAC_DHR12L1_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4232",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330066@macro@DAC_DHR12L1_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330168@macro@DAC_DHR12L1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330378@macro@DAC_DHR8R1_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330459@macro@DAC_DHR8R1_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330559@macro@DAC_DHR8R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330769@macro@DAC_DHR12R2_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330850@macro@DAC_DHR12R2_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@330952@macro@DAC_DHR12R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331163@macro@DAC_DHR12L2_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331244@macro@DAC_DHR12L2_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331346@macro@DAC_DHR12L2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331556@macro@DAC_DHR8R2_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331637@macro@DAC_DHR8R2_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331737@macro@DAC_DHR8R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@331947@macro@DAC_DHR12RD_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332028@macro@DAC_DHR12RD_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332130@macro@DAC_DHR12RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332257@macro@DAC_DHR12RD_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332338@macro@DAC_DHR12RD_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332440@macro@DAC_DHR12RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332651@macro@DAC_DHR12LD_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332732@macro@DAC_DHR12LD_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332834@macro@DAC_DHR12LD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@332960@macro@DAC_DHR12LD_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333041@macro@DAC_DHR12LD_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333143@macro@DAC_DHR12LD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333353@macro@DAC_DHR8RD_DACC1DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR_Pos",
    "location": {
      "column": "9",
      "line": "4273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333434@macro@DAC_DHR8RD_DACC1DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR_Msk",
    "location": {
      "column": "9",
      "line": "4274",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333534@macro@DAC_DHR8RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR",
    "location": {
      "column": "9",
      "line": "4275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333660@macro@DAC_DHR8RD_DACC2DHR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR_Pos",
    "location": {
      "column": "9",
      "line": "4276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333741@macro@DAC_DHR8RD_DACC2DHR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR_Msk",
    "location": {
      "column": "9",
      "line": "4277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@333841@macro@DAC_DHR8RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR",
    "location": {
      "column": "9",
      "line": "4278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334051@macro@DAC_DOR1_DACC1DOR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR_Pos",
    "location": {
      "column": "9",
      "line": "4281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR1_DACC1DOR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334132@macro@DAC_DOR1_DACC1DOR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR_Msk",
    "location": {
      "column": "9",
      "line": "4282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR1_DACC1DOR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334232@macro@DAC_DOR1_DACC1DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR",
    "location": {
      "column": "9",
      "line": "4283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR1_DACC1DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334429@macro@DAC_DOR2_DACC2DOR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR_Pos",
    "location": {
      "column": "9",
      "line": "4286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR2_DACC2DOR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334510@macro@DAC_DOR2_DACC2DOR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR_Msk",
    "location": {
      "column": "9",
      "line": "4287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR2_DACC2DOR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334610@macro@DAC_DOR2_DACC2DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR",
    "location": {
      "column": "9",
      "line": "4288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_DOR2_DACC2DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334807@macro@DAC_SR_DMAUDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1_Pos",
    "location": {
      "column": "9",
      "line": "4291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334888@macro@DAC_SR_DMAUDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1_Msk",
    "location": {
      "column": "9",
      "line": "4292",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@334988@macro@DAC_SR_DMAUDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1",
    "location": {
      "column": "9",
      "line": "4293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@335107@macro@DAC_SR_DMAUDR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2_Pos",
    "location": {
      "column": "9",
      "line": "4294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@335188@macro@DAC_SR_DMAUDR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2_Msk",
    "location": {
      "column": "9",
      "line": "4295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@335288@macro@DAC_SR_DMAUDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2",
    "location": {
      "column": "9",
      "line": "4296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DAC_SR_DMAUDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@335901@macro@CEC_CFGR_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_PE_Pos",
    "location": {
      "column": "9",
      "line": "4304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@335982@macro@CEC_CFGR_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_PE_Msk",
    "location": {
      "column": "9",
      "line": "4305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336082@macro@CEC_CFGR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_PE",
    "location": {
      "column": "9",
      "line": "4306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336189@macro@CEC_CFGR_IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_IE_Pos",
    "location": {
      "column": "9",
      "line": "4307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336270@macro@CEC_CFGR_IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_IE_Msk",
    "location": {
      "column": "9",
      "line": "4308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336370@macro@CEC_CFGR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_IE",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336476@macro@CEC_CFGR_BTEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BTEM_Pos",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BTEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336557@macro@CEC_CFGR_BTEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BTEM_Msk",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BTEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336657@macro@CEC_CFGR_BTEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BTEM",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BTEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336768@macro@CEC_CFGR_BPEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BPEM_Pos",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BPEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336849@macro@CEC_CFGR_BPEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BPEM_Msk",
    "location": {
      "column": "9",
      "line": "4314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BPEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@336949@macro@CEC_CFGR_BPEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BPEM",
    "location": {
      "column": "9",
      "line": "4315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CFGR_BPEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337143@macro@CEC_OAR_OA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_Pos",
    "location": {
      "column": "9",
      "line": "4318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337224@macro@CEC_OAR_OA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_Msk",
    "location": {
      "column": "9",
      "line": "4319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337324@macro@CEC_OAR_OA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337434@macro@CEC_OAR_OA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_0",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337534@macro@CEC_OAR_OA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_1",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337634@macro@CEC_OAR_OA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_2",
    "location": {
      "column": "9",
      "line": "4323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337734@macro@CEC_OAR_OA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_3",
    "location": {
      "column": "9",
      "line": "4324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_OAR_OA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337918@macro@CEC_PRES_PRES_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_PRES_PRES_Pos",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_PRES_PRES_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@337999@macro@CEC_PRES_PRES_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_PRES_PRES_Msk",
    "location": {
      "column": "9",
      "line": "4328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_PRES_PRES_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338099@macro@CEC_PRES_PRES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_PRES_PRES",
    "location": {
      "column": "9",
      "line": "4329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_PRES_PRES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338295@macro@CEC_ESR_BTE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BTE_Pos",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BTE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338376@macro@CEC_ESR_BTE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BTE_Msk",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BTE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338476@macro@CEC_ESR_BTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BTE",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338582@macro@CEC_ESR_BPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BPE_Pos",
    "location": {
      "column": "9",
      "line": "4335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338663@macro@CEC_ESR_BPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BPE_Msk",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338763@macro@CEC_ESR_BPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BPE",
    "location": {
      "column": "9",
      "line": "4337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_BPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338869@macro@CEC_ESR_RBTFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_RBTFE_Pos",
    "location": {
      "column": "9",
      "line": "4338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_RBTFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@338950@macro@CEC_ESR_RBTFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_RBTFE_Msk",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_RBTFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339050@macro@CEC_ESR_RBTFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_RBTFE",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_RBTFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339172@macro@CEC_ESR_SBE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_SBE_Pos",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_SBE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339253@macro@CEC_ESR_SBE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_SBE_Msk",
    "location": {
      "column": "9",
      "line": "4342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_SBE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339353@macro@CEC_ESR_SBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_SBE",
    "location": {
      "column": "9",
      "line": "4343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_SBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339458@macro@CEC_ESR_ACKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_ACKE_Pos",
    "location": {
      "column": "9",
      "line": "4344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_ACKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339539@macro@CEC_ESR_ACKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_ACKE_Msk",
    "location": {
      "column": "9",
      "line": "4345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_ACKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339639@macro@CEC_ESR_ACKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_ACKE",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_ACKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339752@macro@CEC_ESR_LINE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_LINE_Pos",
    "location": {
      "column": "9",
      "line": "4347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_LINE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339833@macro@CEC_ESR_LINE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_LINE_Msk",
    "location": {
      "column": "9",
      "line": "4348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_LINE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@339933@macro@CEC_ESR_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_LINE",
    "location": {
      "column": "9",
      "line": "4349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340033@macro@CEC_ESR_TBTFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_TBTFE_Pos",
    "location": {
      "column": "9",
      "line": "4350",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_TBTFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340114@macro@CEC_ESR_TBTFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_TBTFE_Msk",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_TBTFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340214@macro@CEC_ESR_TBTFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_TBTFE",
    "location": {
      "column": "9",
      "line": "4352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_ESR_TBTFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340419@macro@CEC_CSR_TSOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TSOM_Pos",
    "location": {
      "column": "9",
      "line": "4355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TSOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340500@macro@CEC_CSR_TSOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TSOM_Msk",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TSOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340600@macro@CEC_CSR_TSOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TSOM",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TSOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340709@macro@CEC_CSR_TEOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TEOM_Pos",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TEOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340790@macro@CEC_CSR_TEOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TEOM_Msk",
    "location": {
      "column": "9",
      "line": "4359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TEOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340890@macro@CEC_CSR_TEOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TEOM",
    "location": {
      "column": "9",
      "line": "4360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TEOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@340997@macro@CEC_CSR_TERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TERR_Pos",
    "location": {
      "column": "9",
      "line": "4361",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341078@macro@CEC_CSR_TERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TERR_Msk",
    "location": {
      "column": "9",
      "line": "4362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341178@macro@CEC_CSR_TERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TERR",
    "location": {
      "column": "9",
      "line": "4363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341276@macro@CEC_CSR_TBTRF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TBTRF_Pos",
    "location": {
      "column": "9",
      "line": "4364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TBTRF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341357@macro@CEC_CSR_TBTRF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TBTRF_Msk",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TBTRF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341457@macro@CEC_CSR_TBTRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TBTRF",
    "location": {
      "column": "9",
      "line": "4366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_TBTRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341598@macro@CEC_CSR_RSOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RSOM_Pos",
    "location": {
      "column": "9",
      "line": "4367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RSOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341679@macro@CEC_CSR_RSOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RSOM_Msk",
    "location": {
      "column": "9",
      "line": "4368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RSOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341779@macro@CEC_CSR_RSOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RSOM",
    "location": {
      "column": "9",
      "line": "4369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RSOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341888@macro@CEC_CSR_REOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_REOM_Pos",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_REOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@341969@macro@CEC_CSR_REOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_REOM_Msk",
    "location": {
      "column": "9",
      "line": "4371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_REOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342069@macro@CEC_CSR_REOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_REOM",
    "location": {
      "column": "9",
      "line": "4372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_REOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342176@macro@CEC_CSR_RERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RERR_Pos",
    "location": {
      "column": "9",
      "line": "4373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342257@macro@CEC_CSR_RERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RERR_Msk",
    "location": {
      "column": "9",
      "line": "4374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342357@macro@CEC_CSR_RERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RERR",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342455@macro@CEC_CSR_RBTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RBTF_Pos",
    "location": {
      "column": "9",
      "line": "4376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RBTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342536@macro@CEC_CSR_RBTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RBTF_Msk",
    "location": {
      "column": "9",
      "line": "4377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RBTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342636@macro@CEC_CSR_RBTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RBTF",
    "location": {
      "column": "9",
      "line": "4378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_CSR_RBTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342835@macro@CEC_TXD_TXD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_TXD_TXD_Pos",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_TXD_TXD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@342916@macro@CEC_TXD_TXD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_TXD_TXD_Msk",
    "location": {
      "column": "9",
      "line": "4382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_TXD_TXD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@343016@macro@CEC_TXD_TXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_TXD_TXD",
    "location": {
      "column": "9",
      "line": "4383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_TXD_TXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@343205@macro@CEC_RXD_RXD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_RXD_RXD_Pos",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_RXD_RXD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@343286@macro@CEC_RXD_RXD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_RXD_RXD_Msk",
    "location": {
      "column": "9",
      "line": "4387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_RXD_RXD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@343386@macro@CEC_RXD_RXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_RXD_RXD",
    "location": {
      "column": "9",
      "line": "4388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "CEC_RXD_RXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@343980@macro@TIM_CR1_CEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Pos",
    "location": {
      "column": "9",
      "line": "4396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344061@macro@TIM_CR1_CEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Msk",
    "location": {
      "column": "9",
      "line": "4397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344161@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "9",
      "line": "4398",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344263@macro@TIM_CR1_UDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Pos",
    "location": {
      "column": "9",
      "line": "4399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_UDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344344@macro@TIM_CR1_UDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Msk",
    "location": {
      "column": "9",
      "line": "4400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_UDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344444@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "9",
      "line": "4401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344546@macro@TIM_CR1_URS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Pos",
    "location": {
      "column": "9",
      "line": "4402",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_URS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344627@macro@TIM_CR1_URS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Msk",
    "location": {
      "column": "9",
      "line": "4403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_URS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344727@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "9",
      "line": "4404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344836@macro@TIM_CR1_OPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Pos",
    "location": {
      "column": "9",
      "line": "4405",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_OPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@344917@macro@TIM_CR1_OPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Msk",
    "location": {
      "column": "9",
      "line": "4406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_OPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345017@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "9",
      "line": "4407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345119@macro@TIM_CR1_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Pos",
    "location": {
      "column": "9",
      "line": "4408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345200@macro@TIM_CR1_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Msk",
    "location": {
      "column": "9",
      "line": "4409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345300@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "9",
      "line": "4410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345399@macro@TIM_CR1_CMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Pos",
    "location": {
      "column": "9",
      "line": "4412",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345480@macro@TIM_CR1_CMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Msk",
    "location": {
      "column": "9",
      "line": "4413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345580@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "9",
      "line": "4414",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345713@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "9",
      "line": "4415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345813@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "9",
      "line": "4416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345915@macro@TIM_CR1_ARPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Pos",
    "location": {
      "column": "9",
      "line": "4418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_ARPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@345996@macro@TIM_CR1_ARPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Msk",
    "location": {
      "column": "9",
      "line": "4419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_ARPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346096@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "9",
      "line": "4420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346212@macro@TIM_CR1_CKD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Pos",
    "location": {
      "column": "9",
      "line": "4422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CKD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346293@macro@TIM_CR1_CKD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Msk",
    "location": {
      "column": "9",
      "line": "4423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CKD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346393@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "9",
      "line": "4424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346511@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "9",
      "line": "4425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346611@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "9",
      "line": "4426",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346794@macro@TIM_CR2_CCPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Pos",
    "location": {
      "column": "9",
      "line": "4429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCPC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346875@macro@TIM_CR2_CCPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Msk",
    "location": {
      "column": "9",
      "line": "4430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCPC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@346975@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "9",
      "line": "4431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347096@macro@TIM_CR2_CCUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Pos",
    "location": {
      "column": "9",
      "line": "4432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347177@macro@TIM_CR2_CCUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Msk",
    "location": {
      "column": "9",
      "line": "4433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347277@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "9",
      "line": "4434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347405@macro@TIM_CR2_CCDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Pos",
    "location": {
      "column": "9",
      "line": "4435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347486@macro@TIM_CR2_CCDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Msk",
    "location": {
      "column": "9",
      "line": "4436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347586@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "9",
      "line": "4437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347705@macro@TIM_CR2_MMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Pos",
    "location": {
      "column": "9",
      "line": "4439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347786@macro@TIM_CR2_MMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Msk",
    "location": {
      "column": "9",
      "line": "4440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@347886@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "9",
      "line": "4441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348011@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "9",
      "line": "4442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348111@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "9",
      "line": "4443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348211@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "9",
      "line": "4444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348313@macro@TIM_CR2_TI1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Pos",
    "location": {
      "column": "9",
      "line": "4446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_TI1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348394@macro@TIM_CR2_TI1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Msk",
    "location": {
      "column": "9",
      "line": "4447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_TI1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348494@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "9",
      "line": "4448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348595@macro@TIM_CR2_OIS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Pos",
    "location": {
      "column": "9",
      "line": "4449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348676@macro@TIM_CR2_OIS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Msk",
    "location": {
      "column": "9",
      "line": "4450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348776@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "9",
      "line": "4451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348896@macro@TIM_CR2_OIS1N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Pos",
    "location": {
      "column": "9",
      "line": "4452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@348977@macro@TIM_CR2_OIS1N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Msk",
    "location": {
      "column": "9",
      "line": "4453",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349077@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "9",
      "line": "4454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349198@macro@TIM_CR2_OIS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Pos",
    "location": {
      "column": "9",
      "line": "4455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349279@macro@TIM_CR2_OIS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Msk",
    "location": {
      "column": "9",
      "line": "4456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349379@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "9",
      "line": "4457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349499@macro@TIM_CR2_OIS2N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Pos",
    "location": {
      "column": "9",
      "line": "4458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349580@macro@TIM_CR2_OIS2N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Msk",
    "location": {
      "column": "9",
      "line": "4459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349680@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "9",
      "line": "4460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349801@macro@TIM_CR2_OIS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Pos",
    "location": {
      "column": "9",
      "line": "4461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349882@macro@TIM_CR2_OIS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Msk",
    "location": {
      "column": "9",
      "line": "4462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@349982@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "9",
      "line": "4463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350102@macro@TIM_CR2_OIS3N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Pos",
    "location": {
      "column": "9",
      "line": "4464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350183@macro@TIM_CR2_OIS3N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Msk",
    "location": {
      "column": "9",
      "line": "4465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350283@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "9",
      "line": "4466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350404@macro@TIM_CR2_OIS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Pos",
    "location": {
      "column": "9",
      "line": "4467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350485@macro@TIM_CR2_OIS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Msk",
    "location": {
      "column": "9",
      "line": "4468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350585@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "9",
      "line": "4469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350788@macro@TIM_SMCR_SMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Pos",
    "location": {
      "column": "9",
      "line": "4472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350869@macro@TIM_SMCR_SMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Msk",
    "location": {
      "column": "9",
      "line": "4473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@350969@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "9",
      "line": "4474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351093@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "9",
      "line": "4475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351193@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "9",
      "line": "4476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351293@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "9",
      "line": "4477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351395@macro@TIM_SMCR_TS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Pos",
    "location": {
      "column": "9",
      "line": "4479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351476@macro@TIM_SMCR_TS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Msk",
    "location": {
      "column": "9",
      "line": "4480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351576@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "9",
      "line": "4481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351696@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "9",
      "line": "4482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351796@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "9",
      "line": "4483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351896@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "9",
      "line": "4484",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@351998@macro@TIM_SMCR_MSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Pos",
    "location": {
      "column": "9",
      "line": "4486",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_MSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352079@macro@TIM_SMCR_MSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Msk",
    "location": {
      "column": "9",
      "line": "4487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_MSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352179@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "9",
      "line": "4488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352286@macro@TIM_SMCR_ETF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Pos",
    "location": {
      "column": "9",
      "line": "4490",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352367@macro@TIM_SMCR_ETF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Msk",
    "location": {
      "column": "9",
      "line": "4491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352467@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "9",
      "line": "4492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352594@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "9",
      "line": "4493",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352694@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "9",
      "line": "4494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352794@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "9",
      "line": "4495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352894@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "9",
      "line": "4496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@352996@macro@TIM_SMCR_ETPS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Pos",
    "location": {
      "column": "9",
      "line": "4498",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETPS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353077@macro@TIM_SMCR_ETPS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Msk",
    "location": {
      "column": "9",
      "line": "4499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETPS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353177@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "9",
      "line": "4500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353308@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "9",
      "line": "4501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353408@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "9",
      "line": "4502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353510@macro@TIM_SMCR_ECE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Pos",
    "location": {
      "column": "9",
      "line": "4504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ECE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353591@macro@TIM_SMCR_ECE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Msk",
    "location": {
      "column": "9",
      "line": "4505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ECE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353691@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "9",
      "line": "4506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353800@macro@TIM_SMCR_ETP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Pos",
    "location": {
      "column": "9",
      "line": "4507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353881@macro@TIM_SMCR_ETP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Msk",
    "location": {
      "column": "9",
      "line": "4508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@353981@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "9",
      "line": "4509",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354177@macro@TIM_DIER_UIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Pos",
    "location": {
      "column": "9",
      "line": "4512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354258@macro@TIM_DIER_UIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Msk",
    "location": {
      "column": "9",
      "line": "4513",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354358@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "9",
      "line": "4514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354469@macro@TIM_DIER_CC1IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Pos",
    "location": {
      "column": "9",
      "line": "4515",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354550@macro@TIM_DIER_CC1IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Msk",
    "location": {
      "column": "9",
      "line": "4516",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354650@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "9",
      "line": "4517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354772@macro@TIM_DIER_CC2IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Pos",
    "location": {
      "column": "9",
      "line": "4518",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354853@macro@TIM_DIER_CC2IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Msk",
    "location": {
      "column": "9",
      "line": "4519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@354953@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "9",
      "line": "4520",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355075@macro@TIM_DIER_CC3IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Pos",
    "location": {
      "column": "9",
      "line": "4521",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355156@macro@TIM_DIER_CC3IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Msk",
    "location": {
      "column": "9",
      "line": "4522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355256@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "9",
      "line": "4523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355378@macro@TIM_DIER_CC4IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Pos",
    "location": {
      "column": "9",
      "line": "4524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355459@macro@TIM_DIER_CC4IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Msk",
    "location": {
      "column": "9",
      "line": "4525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355559@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "9",
      "line": "4526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355681@macro@TIM_DIER_COMIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Pos",
    "location": {
      "column": "9",
      "line": "4527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355762@macro@TIM_DIER_COMIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Msk",
    "location": {
      "column": "9",
      "line": "4528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355862@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "9",
      "line": "4529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@355970@macro@TIM_DIER_TIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Pos",
    "location": {
      "column": "9",
      "line": "4530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356051@macro@TIM_DIER_TIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Msk",
    "location": {
      "column": "9",
      "line": "4531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356151@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "9",
      "line": "4532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356263@macro@TIM_DIER_BIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Pos",
    "location": {
      "column": "9",
      "line": "4533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_BIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356344@macro@TIM_DIER_BIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Msk",
    "location": {
      "column": "9",
      "line": "4534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_BIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356444@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "9",
      "line": "4535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356554@macro@TIM_DIER_UDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Pos",
    "location": {
      "column": "9",
      "line": "4536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356635@macro@TIM_DIER_UDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Msk",
    "location": {
      "column": "9",
      "line": "4537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356735@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "9",
      "line": "4538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356848@macro@TIM_DIER_CC1DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Pos",
    "location": {
      "column": "9",
      "line": "4539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@356929@macro@TIM_DIER_CC1DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Msk",
    "location": {
      "column": "9",
      "line": "4540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357029@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "9",
      "line": "4541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357153@macro@TIM_DIER_CC2DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Pos",
    "location": {
      "column": "9",
      "line": "4542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357234@macro@TIM_DIER_CC2DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Msk",
    "location": {
      "column": "9",
      "line": "4543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357334@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "9",
      "line": "4544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357458@macro@TIM_DIER_CC3DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Pos",
    "location": {
      "column": "9",
      "line": "4545",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357539@macro@TIM_DIER_CC3DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Msk",
    "location": {
      "column": "9",
      "line": "4546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357639@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "9",
      "line": "4547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357763@macro@TIM_DIER_CC4DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Pos",
    "location": {
      "column": "9",
      "line": "4548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357844@macro@TIM_DIER_CC4DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Msk",
    "location": {
      "column": "9",
      "line": "4549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@357944@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "9",
      "line": "4550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358068@macro@TIM_DIER_COMDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Pos",
    "location": {
      "column": "9",
      "line": "4551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358149@macro@TIM_DIER_COMDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Msk",
    "location": {
      "column": "9",
      "line": "4552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358249@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "9",
      "line": "4553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358359@macro@TIM_DIER_TDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Pos",
    "location": {
      "column": "9",
      "line": "4554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358440@macro@TIM_DIER_TDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Msk",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358540@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358737@macro@TIM_SR_UIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Pos",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_UIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358818@macro@TIM_SR_UIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Msk",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_UIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@358918@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359027@macro@TIM_SR_CC1IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Pos",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359108@macro@TIM_SR_CC1IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Msk",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359208@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359328@macro@TIM_SR_CC2IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Pos",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359409@macro@TIM_SR_CC2IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Msk",
    "location": {
      "column": "9",
      "line": "4566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359509@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359629@macro@TIM_SR_CC3IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Pos",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359710@macro@TIM_SR_CC3IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Msk",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359810@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@359930@macro@TIM_SR_CC4IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Pos",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360011@macro@TIM_SR_CC4IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Msk",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360111@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "9",
      "line": "4573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360231@macro@TIM_SR_COMIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Pos",
    "location": {
      "column": "9",
      "line": "4574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_COMIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360312@macro@TIM_SR_COMIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Msk",
    "location": {
      "column": "9",
      "line": "4575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_COMIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360412@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360518@macro@TIM_SR_TIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Pos",
    "location": {
      "column": "9",
      "line": "4577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_TIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360599@macro@TIM_SR_TIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Msk",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_TIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360699@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "9",
      "line": "4579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360809@macro@TIM_SR_BIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Pos",
    "location": {
      "column": "9",
      "line": "4580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_BIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360890@macro@TIM_SR_BIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Msk",
    "location": {
      "column": "9",
      "line": "4581",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_BIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@360990@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "9",
      "line": "4582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361098@macro@TIM_SR_CC1OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Pos",
    "location": {
      "column": "9",
      "line": "4583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361179@macro@TIM_SR_CC1OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Msk",
    "location": {
      "column": "9",
      "line": "4584",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361279@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "9",
      "line": "4585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361401@macro@TIM_SR_CC2OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Pos",
    "location": {
      "column": "9",
      "line": "4586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361482@macro@TIM_SR_CC2OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Msk",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361582@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361704@macro@TIM_SR_CC3OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Pos",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361785@macro@TIM_SR_CC3OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Msk",
    "location": {
      "column": "9",
      "line": "4590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@361885@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "9",
      "line": "4591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362007@macro@TIM_SR_CC4OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Pos",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362088@macro@TIM_SR_CC4OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Msk",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362188@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "9",
      "line": "4594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362393@macro@TIM_EGR_UG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Pos",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_UG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362474@macro@TIM_EGR_UG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Msk",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_UG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362574@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362679@macro@TIM_EGR_CC1G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Pos",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC1G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362760@macro@TIM_EGR_CC1G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Msk",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC1G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362860@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@362976@macro@TIM_EGR_CC2G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Pos",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC2G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363057@macro@TIM_EGR_CC2G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Msk",
    "location": {
      "column": "9",
      "line": "4604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC2G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363157@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "9",
      "line": "4605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363273@macro@TIM_EGR_CC3G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Pos",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC3G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363354@macro@TIM_EGR_CC3G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Msk",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC3G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363454@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363570@macro@TIM_EGR_CC4G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Pos",
    "location": {
      "column": "9",
      "line": "4609",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC4G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363651@macro@TIM_EGR_CC4G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Msk",
    "location": {
      "column": "9",
      "line": "4610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC4G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363751@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363867@macro@TIM_EGR_COMG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Pos",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_COMG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@363948@macro@TIM_EGR_COMG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Msk",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_COMG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364048@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364177@macro@TIM_EGR_TG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Pos",
    "location": {
      "column": "9",
      "line": "4615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_TG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364258@macro@TIM_EGR_TG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Msk",
    "location": {
      "column": "9",
      "line": "4616",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_TG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364358@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364464@macro@TIM_EGR_BG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Pos",
    "location": {
      "column": "9",
      "line": "4618",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_BG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364545@macro@TIM_EGR_BG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Msk",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_BG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364645@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "9",
      "line": "4620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364832@macro@TIM_CCMR1_CC1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Pos",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@364913@macro@TIM_CCMR1_CC1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Msk",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365013@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "9",
      "line": "4625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365145@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "9",
      "line": "4626",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365245@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "9",
      "line": "4627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365347@macro@TIM_CCMR1_OC1FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Pos",
    "location": {
      "column": "9",
      "line": "4629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365428@macro@TIM_CCMR1_OC1FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Msk",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365528@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "9",
      "line": "4631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365644@macro@TIM_CCMR1_OC1PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Pos",
    "location": {
      "column": "9",
      "line": "4632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365725@macro@TIM_CCMR1_OC1PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Msk",
    "location": {
      "column": "9",
      "line": "4633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365825@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "9",
      "line": "4634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@365946@macro@TIM_CCMR1_OC1M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Pos",
    "location": {
      "column": "9",
      "line": "4636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366027@macro@TIM_CCMR1_OC1M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Msk",
    "location": {
      "column": "9",
      "line": "4637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366127@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "9",
      "line": "4638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366253@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366353@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366453@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366555@macro@TIM_CCMR1_OC1CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Pos",
    "location": {
      "column": "9",
      "line": "4643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366636@macro@TIM_CCMR1_OC1CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Msk",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366736@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366854@macro@TIM_CCMR1_CC2S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Pos",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@366935@macro@TIM_CCMR1_CC2S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Msk",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367035@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367167@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367267@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367369@macro@TIM_CCMR1_OC2FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Pos",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367450@macro@TIM_CCMR1_OC2FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Msk",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367550@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367666@macro@TIM_CCMR1_OC2PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Pos",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367747@macro@TIM_CCMR1_OC2PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Msk",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367847@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@367968@macro@TIM_CCMR1_OC2M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Pos",
    "location": {
      "column": "9",
      "line": "4660",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368049@macro@TIM_CCMR1_OC2M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Msk",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368149@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368275@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368375@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "9",
      "line": "4664",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368475@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "9",
      "line": "4665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368577@macro@TIM_CCMR1_OC2CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Pos",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368658@macro@TIM_CCMR1_OC2CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Msk",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368758@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@368960@macro@TIM_CCMR1_IC1PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Pos",
    "location": {
      "column": "9",
      "line": "4673",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369041@macro@TIM_CCMR1_IC1PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Msk",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369141@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369273@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369373@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369475@macro@TIM_CCMR1_IC1F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Pos",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369556@macro@TIM_CCMR1_IC1F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Msk",
    "location": {
      "column": "9",
      "line": "4680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369656@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "9",
      "line": "4681",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369783@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "9",
      "line": "4682",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369883@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@369983@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370083@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370185@macro@TIM_CCMR1_IC2PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Pos",
    "location": {
      "column": "9",
      "line": "4687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370266@macro@TIM_CCMR1_IC2PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Msk",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370366@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370498@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370598@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370700@macro@TIM_CCMR1_IC2F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Pos",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370781@macro@TIM_CCMR1_IC2F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Msk",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@370881@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371008@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371108@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371208@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371308@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371491@macro@TIM_CCMR2_CC3S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Pos",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371572@macro@TIM_CCMR2_CC3S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Msk",
    "location": {
      "column": "9",
      "line": "4703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371672@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "9",
      "line": "4704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371804@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "9",
      "line": "4705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@371904@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "9",
      "line": "4706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372006@macro@TIM_CCMR2_OC3FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Pos",
    "location": {
      "column": "9",
      "line": "4708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372087@macro@TIM_CCMR2_OC3FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Msk",
    "location": {
      "column": "9",
      "line": "4709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372187@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "9",
      "line": "4710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372303@macro@TIM_CCMR2_OC3PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Pos",
    "location": {
      "column": "9",
      "line": "4711",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372384@macro@TIM_CCMR2_OC3PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Msk",
    "location": {
      "column": "9",
      "line": "4712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372484@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "9",
      "line": "4713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372605@macro@TIM_CCMR2_OC3M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Pos",
    "location": {
      "column": "9",
      "line": "4715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372686@macro@TIM_CCMR2_OC3M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Msk",
    "location": {
      "column": "9",
      "line": "4716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372786@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@372912@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373012@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373112@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373214@macro@TIM_CCMR2_OC3CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Pos",
    "location": {
      "column": "9",
      "line": "4722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373295@macro@TIM_CCMR2_OC3CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Msk",
    "location": {
      "column": "9",
      "line": "4723",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373395@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "9",
      "line": "4724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373514@macro@TIM_CCMR2_CC4S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Pos",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373595@macro@TIM_CCMR2_CC4S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Msk",
    "location": {
      "column": "9",
      "line": "4727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373695@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "9",
      "line": "4728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373827@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "9",
      "line": "4729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@373927@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374029@macro@TIM_CCMR2_OC4FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Pos",
    "location": {
      "column": "9",
      "line": "4732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374110@macro@TIM_CCMR2_OC4FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Msk",
    "location": {
      "column": "9",
      "line": "4733",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374210@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374326@macro@TIM_CCMR2_OC4PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Pos",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374407@macro@TIM_CCMR2_OC4PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Msk",
    "location": {
      "column": "9",
      "line": "4736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374507@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "9",
      "line": "4737",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374628@macro@TIM_CCMR2_OC4M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Pos",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374709@macro@TIM_CCMR2_OC4M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Msk",
    "location": {
      "column": "9",
      "line": "4740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374809@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "9",
      "line": "4741",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@374935@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "9",
      "line": "4742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375035@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "9",
      "line": "4743",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375135@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375237@macro@TIM_CCMR2_OC4CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Pos",
    "location": {
      "column": "9",
      "line": "4746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375318@macro@TIM_CCMR2_OC4CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Msk",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375418@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "9",
      "line": "4748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375620@macro@TIM_CCMR2_IC3PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Pos",
    "location": {
      "column": "9",
      "line": "4752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375701@macro@TIM_CCMR2_IC3PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Msk",
    "location": {
      "column": "9",
      "line": "4753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375801@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "9",
      "line": "4754",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@375933@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "9",
      "line": "4755",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376033@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "9",
      "line": "4756",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376135@macro@TIM_CCMR2_IC3F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Pos",
    "location": {
      "column": "9",
      "line": "4758",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376216@macro@TIM_CCMR2_IC3F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Msk",
    "location": {
      "column": "9",
      "line": "4759",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376316@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "9",
      "line": "4760",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376443@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "9",
      "line": "4761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376543@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "9",
      "line": "4762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376643@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "9",
      "line": "4763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376743@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "9",
      "line": "4764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376845@macro@TIM_CCMR2_IC4PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Pos",
    "location": {
      "column": "9",
      "line": "4766",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@376926@macro@TIM_CCMR2_IC4PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Msk",
    "location": {
      "column": "9",
      "line": "4767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377026@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377158@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "9",
      "line": "4769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377258@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "9",
      "line": "4770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377360@macro@TIM_CCMR2_IC4F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Pos",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377441@macro@TIM_CCMR2_IC4F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Msk",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377541@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377668@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377768@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377868@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@377968@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378151@macro@TIM_CCER_CC1E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Pos",
    "location": {
      "column": "9",
      "line": "4781",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378232@macro@TIM_CCER_CC1E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Msk",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378332@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378451@macro@TIM_CCER_CC1P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Pos",
    "location": {
      "column": "9",
      "line": "4784",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378532@macro@TIM_CCER_CC1P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Msk",
    "location": {
      "column": "9",
      "line": "4785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378632@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "9",
      "line": "4786",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378753@macro@TIM_CCER_CC1NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Pos",
    "location": {
      "column": "9",
      "line": "4787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378834@macro@TIM_CCER_CC1NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Msk",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@378934@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379067@macro@TIM_CCER_CC1NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Pos",
    "location": {
      "column": "9",
      "line": "4790",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379148@macro@TIM_CCER_CC1NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Msk",
    "location": {
      "column": "9",
      "line": "4791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379248@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "9",
      "line": "4792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379383@macro@TIM_CCER_CC2E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Pos",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379464@macro@TIM_CCER_CC2E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Msk",
    "location": {
      "column": "9",
      "line": "4794",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379564@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "9",
      "line": "4795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379683@macro@TIM_CCER_CC2P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Pos",
    "location": {
      "column": "9",
      "line": "4796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379764@macro@TIM_CCER_CC2P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Msk",
    "location": {
      "column": "9",
      "line": "4797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379864@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "9",
      "line": "4798",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@379985@macro@TIM_CCER_CC2NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Pos",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380066@macro@TIM_CCER_CC2NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Msk",
    "location": {
      "column": "9",
      "line": "4800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380166@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "9",
      "line": "4801",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380299@macro@TIM_CCER_CC2NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Pos",
    "location": {
      "column": "9",
      "line": "4802",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380380@macro@TIM_CCER_CC2NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Msk",
    "location": {
      "column": "9",
      "line": "4803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380480@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "9",
      "line": "4804",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380615@macro@TIM_CCER_CC3E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Pos",
    "location": {
      "column": "9",
      "line": "4805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380696@macro@TIM_CCER_CC3E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Msk",
    "location": {
      "column": "9",
      "line": "4806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380796@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "9",
      "line": "4807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380915@macro@TIM_CCER_CC3P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Pos",
    "location": {
      "column": "9",
      "line": "4808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@380996@macro@TIM_CCER_CC3P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Msk",
    "location": {
      "column": "9",
      "line": "4809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381096@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "9",
      "line": "4810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381217@macro@TIM_CCER_CC3NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Pos",
    "location": {
      "column": "9",
      "line": "4811",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381298@macro@TIM_CCER_CC3NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Msk",
    "location": {
      "column": "9",
      "line": "4812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381398@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "9",
      "line": "4813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381531@macro@TIM_CCER_CC3NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Pos",
    "location": {
      "column": "9",
      "line": "4814",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381612@macro@TIM_CCER_CC3NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Msk",
    "location": {
      "column": "9",
      "line": "4815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381712@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "9",
      "line": "4816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381847@macro@TIM_CCER_CC4E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Pos",
    "location": {
      "column": "9",
      "line": "4817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@381928@macro@TIM_CCER_CC4E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Msk",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382028@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "9",
      "line": "4819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382147@macro@TIM_CCER_CC4P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Pos",
    "location": {
      "column": "9",
      "line": "4820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382228@macro@TIM_CCER_CC4P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Msk",
    "location": {
      "column": "9",
      "line": "4821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382328@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "9",
      "line": "4822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382532@macro@TIM_CNT_CNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Pos",
    "location": {
      "column": "9",
      "line": "4825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CNT_CNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382613@macro@TIM_CNT_CNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Msk",
    "location": {
      "column": "9",
      "line": "4826",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CNT_CNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382713@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "9",
      "line": "4827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382897@macro@TIM_PSC_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Pos",
    "location": {
      "column": "9",
      "line": "4830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_PSC_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@382978@macro@TIM_PSC_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Msk",
    "location": {
      "column": "9",
      "line": "4831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_PSC_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383078@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383264@macro@TIM_ARR_ARR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Pos",
    "location": {
      "column": "9",
      "line": "4835",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_ARR_ARR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383345@macro@TIM_ARR_ARR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Msk",
    "location": {
      "column": "9",
      "line": "4836",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_ARR_ARR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383445@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383640@macro@TIM_RCR_REP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Pos",
    "location": {
      "column": "9",
      "line": "4840",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_RCR_REP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383721@macro@TIM_RCR_REP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Msk",
    "location": {
      "column": "9",
      "line": "4841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_RCR_REP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@383821@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "9",
      "line": "4842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384016@macro@TIM_CCR1_CCR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Pos",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR1_CCR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384097@macro@TIM_CCR1_CCR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Msk",
    "location": {
      "column": "9",
      "line": "4846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR1_CCR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384197@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "9",
      "line": "4847",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384391@macro@TIM_CCR2_CCR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Pos",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR2_CCR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384472@macro@TIM_CCR2_CCR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Msk",
    "location": {
      "column": "9",
      "line": "4851",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR2_CCR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384572@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "9",
      "line": "4852",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384766@macro@TIM_CCR3_CCR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Pos",
    "location": {
      "column": "9",
      "line": "4855",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR3_CCR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384847@macro@TIM_CCR3_CCR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Msk",
    "location": {
      "column": "9",
      "line": "4856",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR3_CCR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@384947@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "9",
      "line": "4857",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385141@macro@TIM_CCR4_CCR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Pos",
    "location": {
      "column": "9",
      "line": "4860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR4_CCR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385222@macro@TIM_CCR4_CCR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Msk",
    "location": {
      "column": "9",
      "line": "4861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR4_CCR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385322@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "9",
      "line": "4862",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385516@macro@TIM_BDTR_DTG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Pos",
    "location": {
      "column": "9",
      "line": "4865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385597@macro@TIM_BDTR_DTG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Msk",
    "location": {
      "column": "9",
      "line": "4866",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385697@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "9",
      "line": "4867",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385827@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "9",
      "line": "4868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@385927@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "9",
      "line": "4869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386027@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "9",
      "line": "4870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386127@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "9",
      "line": "4871",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386227@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "9",
      "line": "4872",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386327@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "9",
      "line": "4873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386427@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "9",
      "line": "4874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386527@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "9",
      "line": "4875",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386629@macro@TIM_BDTR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "4877",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386710@macro@TIM_BDTR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "4878",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386810@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "9",
      "line": "4879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@386933@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "9",
      "line": "4880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387033@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "9",
      "line": "4881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387135@macro@TIM_BDTR_OSSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Pos",
    "location": {
      "column": "9",
      "line": "4883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387216@macro@TIM_BDTR_OSSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Msk",
    "location": {
      "column": "9",
      "line": "4884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387316@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "9",
      "line": "4885",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387437@macro@TIM_BDTR_OSSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Pos",
    "location": {
      "column": "9",
      "line": "4886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387518@macro@TIM_BDTR_OSSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Msk",
    "location": {
      "column": "9",
      "line": "4887",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387618@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "9",
      "line": "4888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387738@macro@TIM_BDTR_BKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Pos",
    "location": {
      "column": "9",
      "line": "4889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387819@macro@TIM_BDTR_BKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Msk",
    "location": {
      "column": "9",
      "line": "4890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@387919@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "9",
      "line": "4891",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388019@macro@TIM_BDTR_BKP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Pos",
    "location": {
      "column": "9",
      "line": "4892",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388100@macro@TIM_BDTR_BKP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Msk",
    "location": {
      "column": "9",
      "line": "4893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388200@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "9",
      "line": "4894",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388302@macro@TIM_BDTR_AOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Pos",
    "location": {
      "column": "9",
      "line": "4895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_AOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388383@macro@TIM_BDTR_AOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Msk",
    "location": {
      "column": "9",
      "line": "4896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_AOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388483@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "9",
      "line": "4897",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388594@macro@TIM_BDTR_MOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Pos",
    "location": {
      "column": "9",
      "line": "4898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_MOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388675@macro@TIM_BDTR_MOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Msk",
    "location": {
      "column": "9",
      "line": "4899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_MOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388775@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "9",
      "line": "4900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@388964@macro@TIM_DCR_DBA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Pos",
    "location": {
      "column": "9",
      "line": "4903",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389045@macro@TIM_DCR_DBA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Msk",
    "location": {
      "column": "9",
      "line": "4904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389145@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "9",
      "line": "4905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389265@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "9",
      "line": "4906",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389365@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "9",
      "line": "4907",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389465@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "9",
      "line": "4908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389565@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "9",
      "line": "4909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389665@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "9",
      "line": "4910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389767@macro@TIM_DCR_DBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Pos",
    "location": {
      "column": "9",
      "line": "4912",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389848@macro@TIM_DCR_DBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Msk",
    "location": {
      "column": "9",
      "line": "4913",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@389948@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "9",
      "line": "4914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390068@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "9",
      "line": "4915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390168@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "9",
      "line": "4916",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390268@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "9",
      "line": "4917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390368@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "9",
      "line": "4918",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390468@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "9",
      "line": "4919",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390651@macro@TIM_DMAR_DMAB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Pos",
    "location": {
      "column": "9",
      "line": "4922",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DMAR_DMAB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390732@macro@TIM_DMAR_DMAB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Msk",
    "location": {
      "column": "9",
      "line": "4923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DMAR_DMAB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@390832@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "9",
      "line": "4924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391447@macro@RTC_CRH_SECIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_SECIE_Pos",
    "location": {
      "column": "9",
      "line": "4933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_SECIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391528@macro@RTC_CRH_SECIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_SECIE_Msk",
    "location": {
      "column": "9",
      "line": "4934",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_SECIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391628@macro@RTC_CRH_SECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_SECIE",
    "location": {
      "column": "9",
      "line": "4935",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_SECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391740@macro@RTC_CRH_ALRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_ALRIE_Pos",
    "location": {
      "column": "9",
      "line": "4936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_ALRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391821@macro@RTC_CRH_ALRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_ALRIE_Msk",
    "location": {
      "column": "9",
      "line": "4937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_ALRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@391921@macro@RTC_CRH_ALRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_ALRIE",
    "location": {
      "column": "9",
      "line": "4938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_ALRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392032@macro@RTC_CRH_OWIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_OWIE_Pos",
    "location": {
      "column": "9",
      "line": "4939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_OWIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392113@macro@RTC_CRH_OWIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_OWIE_Msk",
    "location": {
      "column": "9",
      "line": "4940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_OWIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392213@macro@RTC_CRH_OWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_OWIE",
    "location": {
      "column": "9",
      "line": "4941",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRH_OWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392411@macro@RTC_CRL_SECF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_SECF_Pos",
    "location": {
      "column": "9",
      "line": "4944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_SECF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392492@macro@RTC_CRL_SECF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_SECF_Msk",
    "location": {
      "column": "9",
      "line": "4945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_SECF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392592@macro@RTC_CRL_SECF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_SECF",
    "location": {
      "column": "9",
      "line": "4946",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_SECF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392692@macro@RTC_CRL_ALRF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_ALRF_Pos",
    "location": {
      "column": "9",
      "line": "4947",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_ALRF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392773@macro@RTC_CRL_ALRF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_ALRF_Msk",
    "location": {
      "column": "9",
      "line": "4948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_ALRF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392873@macro@RTC_CRL_ALRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_ALRF",
    "location": {
      "column": "9",
      "line": "4949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_ALRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@392972@macro@RTC_CRL_OWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_OWF_Pos",
    "location": {
      "column": "9",
      "line": "4950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_OWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393053@macro@RTC_CRL_OWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_OWF_Msk",
    "location": {
      "column": "9",
      "line": "4951",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_OWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393153@macro@RTC_CRL_OWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_OWF",
    "location": {
      "column": "9",
      "line": "4952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_OWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393255@macro@RTC_CRL_RSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RSF_Pos",
    "location": {
      "column": "9",
      "line": "4953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393336@macro@RTC_CRL_RSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RSF_Msk",
    "location": {
      "column": "9",
      "line": "4954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393436@macro@RTC_CRL_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RSF",
    "location": {
      "column": "9",
      "line": "4955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393552@macro@RTC_CRL_CNF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_CNF_Pos",
    "location": {
      "column": "9",
      "line": "4956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_CNF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393633@macro@RTC_CRL_CNF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_CNF_Msk",
    "location": {
      "column": "9",
      "line": "4957",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_CNF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393733@macro@RTC_CRL_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_CNF",
    "location": {
      "column": "9",
      "line": "4958",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393840@macro@RTC_CRL_RTOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RTOFF_Pos",
    "location": {
      "column": "9",
      "line": "4959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RTOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@393921@macro@RTC_CRL_RTOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RTOFF_Msk",
    "location": {
      "column": "9",
      "line": "4960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RTOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394021@macro@RTC_CRL_RTOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RTOFF",
    "location": {
      "column": "9",
      "line": "4961",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CRL_RTOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394211@macro@RTC_PRLH_PRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLH_PRL_Pos",
    "location": {
      "column": "9",
      "line": "4964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLH_PRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394292@macro@RTC_PRLH_PRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLH_PRL_Msk",
    "location": {
      "column": "9",
      "line": "4965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLH_PRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394392@macro@RTC_PRLH_PRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLH_PRL",
    "location": {
      "column": "9",
      "line": "4966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLH_PRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394596@macro@RTC_PRLL_PRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLL_PRL_Pos",
    "location": {
      "column": "9",
      "line": "4969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLL_PRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394677@macro@RTC_PRLL_PRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLL_PRL_Msk",
    "location": {
      "column": "9",
      "line": "4970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLL_PRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394777@macro@RTC_PRLL_PRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLL_PRL",
    "location": {
      "column": "9",
      "line": "4971",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_PRLL_PRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@394980@macro@RTC_DIVH_RTC_DIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVH_RTC_DIV_Pos",
    "location": {
      "column": "9",
      "line": "4974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVH_RTC_DIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395061@macro@RTC_DIVH_RTC_DIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVH_RTC_DIV_Msk",
    "location": {
      "column": "9",
      "line": "4975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVH_RTC_DIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395161@macro@RTC_DIVH_RTC_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVH_RTC_DIV",
    "location": {
      "column": "9",
      "line": "4976",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVH_RTC_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395356@macro@RTC_DIVL_RTC_DIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVL_RTC_DIV_Pos",
    "location": {
      "column": "9",
      "line": "4979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVL_RTC_DIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395437@macro@RTC_DIVL_RTC_DIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVL_RTC_DIV_Msk",
    "location": {
      "column": "9",
      "line": "4980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVL_RTC_DIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395537@macro@RTC_DIVL_RTC_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVL_RTC_DIV",
    "location": {
      "column": "9",
      "line": "4981",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_DIVL_RTC_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395731@macro@RTC_CNTH_RTC_CNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTH_RTC_CNT_Pos",
    "location": {
      "column": "9",
      "line": "4984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTH_RTC_CNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395812@macro@RTC_CNTH_RTC_CNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTH_RTC_CNT_Msk",
    "location": {
      "column": "9",
      "line": "4985",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTH_RTC_CNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@395912@macro@RTC_CNTH_RTC_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTH_RTC_CNT",
    "location": {
      "column": "9",
      "line": "4986",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTH_RTC_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396101@macro@RTC_CNTL_RTC_CNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTL_RTC_CNT_Pos",
    "location": {
      "column": "9",
      "line": "4989",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTL_RTC_CNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396182@macro@RTC_CNTL_RTC_CNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTL_RTC_CNT_Msk",
    "location": {
      "column": "9",
      "line": "4990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTL_RTC_CNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396282@macro@RTC_CNTL_RTC_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTL_RTC_CNT",
    "location": {
      "column": "9",
      "line": "4991",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_CNTL_RTC_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396470@macro@RTC_ALRH_RTC_ALR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRH_RTC_ALR_Pos",
    "location": {
      "column": "9",
      "line": "4994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRH_RTC_ALR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396551@macro@RTC_ALRH_RTC_ALR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRH_RTC_ALR_Msk",
    "location": {
      "column": "9",
      "line": "4995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRH_RTC_ALR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396651@macro@RTC_ALRH_RTC_ALR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRH_RTC_ALR",
    "location": {
      "column": "9",
      "line": "4996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRH_RTC_ALR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396838@macro@RTC_ALRL_RTC_ALR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRL_RTC_ALR_Pos",
    "location": {
      "column": "9",
      "line": "4999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRL_RTC_ALR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@396919@macro@RTC_ALRL_RTC_ALR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRL_RTC_ALR_Msk",
    "location": {
      "column": "9",
      "line": "5000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRL_RTC_ALR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@397019@macro@RTC_ALRL_RTC_ALR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRL_RTC_ALR",
    "location": {
      "column": "9",
      "line": "5001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RTC_ALRL_RTC_ALR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@397617@macro@IWDG_KR_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Pos",
    "location": {
      "column": "9",
      "line": "5010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_KR_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@397698@macro@IWDG_KR_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Msk",
    "location": {
      "column": "9",
      "line": "5011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_KR_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@397798@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "9",
      "line": "5012",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398005@macro@IWDG_PR_PR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Pos",
    "location": {
      "column": "9",
      "line": "5015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398086@macro@IWDG_PR_PR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Msk",
    "location": {
      "column": "9",
      "line": "5016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398186@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "9",
      "line": "5017",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398302@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "9",
      "line": "5018",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398402@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "9",
      "line": "5019",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398502@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "9",
      "line": "5020",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398686@macro@IWDG_RLR_RL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Pos",
    "location": {
      "column": "9",
      "line": "5023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_RLR_RL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398767@macro@IWDG_RLR_RL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Msk",
    "location": {
      "column": "9",
      "line": "5024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_RLR_RL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@398867@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "9",
      "line": "5025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399069@macro@IWDG_SR_PVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Pos",
    "location": {
      "column": "9",
      "line": "5028",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_PVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399150@macro@IWDG_SR_PVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Msk",
    "location": {
      "column": "9",
      "line": "5029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_PVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399250@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "9",
      "line": "5030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399370@macro@IWDG_SR_RVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Pos",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_RVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399451@macro@IWDG_SR_RVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Msk",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_RVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@399551@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400172@macro@WWDG_CR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Pos",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400253@macro@WWDG_CR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Msk",
    "location": {
      "column": "9",
      "line": "5043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400353@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400482@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400582@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400682@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "9",
      "line": "5047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400782@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "9",
      "line": "5048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400882@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@400982@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401082@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "9",
      "line": "5051",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401207@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "5054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401240@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "5055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401273@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "5056",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401306@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "5057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401339@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "5058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401372@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "5059",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401405@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "5060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401439@macro@WWDG_CR_WDGA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Pos",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_WDGA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401520@macro@WWDG_CR_WDGA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Msk",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_WDGA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401620@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401807@macro@WWDG_CFR_W_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Pos",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401888@macro@WWDG_CFR_W_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Msk",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@401988@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "9",
      "line": "5069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402109@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "9",
      "line": "5070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402209@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402309@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402409@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402509@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402609@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "9",
      "line": "5075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402709@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "9",
      "line": "5076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402834@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "5079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402869@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "5080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402904@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "5081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402939@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "5082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@402974@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "5083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403009@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "5084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403044@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "5085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403080@macro@WWDG_CFR_WDGTB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Pos",
    "location": {
      "column": "9",
      "line": "5087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403161@macro@WWDG_CFR_WDGTB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Msk",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403261@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403378@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403478@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403603@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "5094",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403646@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "5095",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403690@macro@WWDG_CFR_EWI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Pos",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_EWI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403771@macro@WWDG_CFR_EWI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Msk",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_EWI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@403871@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "9",
      "line": "5099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@404066@macro@WWDG_SR_EWIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Pos",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_SR_EWIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@404147@macro@WWDG_SR_EWIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Msk",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_SR_EWIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@404247@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "9",
      "line": "5104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@404859@macro@FSMC_BCRx_MBKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MBKEN_Pos",
    "location": {
      "column": "9",
      "line": "5113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MBKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@404940@macro@FSMC_BCRx_MBKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MBKEN_Msk",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MBKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405040@macro@FSMC_BCRx_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MBKEN",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405151@macro@FSMC_BCRx_MUXEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MUXEN_Pos",
    "location": {
      "column": "9",
      "line": "5116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MUXEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405232@macro@FSMC_BCRx_MUXEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MUXEN_Msk",
    "location": {
      "column": "9",
      "line": "5117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MUXEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405332@macro@FSMC_BCRx_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MUXEN",
    "location": {
      "column": "9",
      "line": "5118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405459@macro@FSMC_BCRx_MTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MTYP_Pos",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405540@macro@FSMC_BCRx_MTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MTYP_Msk",
    "location": {
      "column": "9",
      "line": "5121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405640@macro@FSMC_BCRx_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MTYP",
    "location": {
      "column": "9",
      "line": "5122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405757@macro@FSMC_BCRx_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MTYP_0",
    "location": {
      "column": "9",
      "line": "5123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405857@macro@FSMC_BCRx_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MTYP_1",
    "location": {
      "column": "9",
      "line": "5124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@405959@macro@FSMC_BCRx_MWID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MWID_Pos",
    "location": {
      "column": "9",
      "line": "5126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MWID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406040@macro@FSMC_BCRx_MWID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MWID_Msk",
    "location": {
      "column": "9",
      "line": "5127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MWID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406140@macro@FSMC_BCRx_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MWID",
    "location": {
      "column": "9",
      "line": "5128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406267@macro@FSMC_BCRx_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MWID_0",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406367@macro@FSMC_BCRx_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_MWID_1",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406469@macro@FSMC_BCRx_FACCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_FACCEN_Pos",
    "location": {
      "column": "9",
      "line": "5132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_FACCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406550@macro@FSMC_BCRx_FACCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_FACCEN_Msk",
    "location": {
      "column": "9",
      "line": "5133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_FACCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406650@macro@FSMC_BCRx_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_FACCEN",
    "location": {
      "column": "9",
      "line": "5134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406758@macro@FSMC_BCRx_BURSTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_BURSTEN_Pos",
    "location": {
      "column": "9",
      "line": "5135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_BURSTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406839@macro@FSMC_BCRx_BURSTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_BURSTEN_Msk",
    "location": {
      "column": "9",
      "line": "5136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_BURSTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@406939@macro@FSMC_BCRx_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_BURSTEN",
    "location": {
      "column": "9",
      "line": "5137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407044@macro@FSMC_BCRx_WAITPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITPOL_Pos",
    "location": {
      "column": "9",
      "line": "5138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407125@macro@FSMC_BCRx_WAITPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITPOL_Msk",
    "location": {
      "column": "9",
      "line": "5139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407225@macro@FSMC_BCRx_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITPOL",
    "location": {
      "column": "9",
      "line": "5140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407338@macro@FSMC_BCRx_WRAPMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WRAPMOD_Pos",
    "location": {
      "column": "9",
      "line": "5141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WRAPMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407419@macro@FSMC_BCRx_WRAPMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WRAPMOD_Msk",
    "location": {
      "column": "9",
      "line": "5142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WRAPMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407519@macro@FSMC_BCRx_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WRAPMOD",
    "location": {
      "column": "9",
      "line": "5143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407634@macro@FSMC_BCRx_WAITCFG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITCFG_Pos",
    "location": {
      "column": "9",
      "line": "5144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITCFG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407715@macro@FSMC_BCRx_WAITCFG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITCFG_Msk",
    "location": {
      "column": "9",
      "line": "5145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITCFG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407815@macro@FSMC_BCRx_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITCFG",
    "location": {
      "column": "9",
      "line": "5146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@407929@macro@FSMC_BCRx_WREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WREN_Pos",
    "location": {
      "column": "9",
      "line": "5147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408010@macro@FSMC_BCRx_WREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WREN_Msk",
    "location": {
      "column": "9",
      "line": "5148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408110@macro@FSMC_BCRx_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WREN",
    "location": {
      "column": "9",
      "line": "5149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408215@macro@FSMC_BCRx_WAITEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITEN_Pos",
    "location": {
      "column": "9",
      "line": "5150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408296@macro@FSMC_BCRx_WAITEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITEN_Msk",
    "location": {
      "column": "9",
      "line": "5151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408396@macro@FSMC_BCRx_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_WAITEN",
    "location": {
      "column": "9",
      "line": "5152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408500@macro@FSMC_BCRx_EXTMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_EXTMOD_Pos",
    "location": {
      "column": "9",
      "line": "5153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_EXTMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408581@macro@FSMC_BCRx_EXTMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_EXTMOD_Msk",
    "location": {
      "column": "9",
      "line": "5154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_EXTMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408681@macro@FSMC_BCRx_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_EXTMOD",
    "location": {
      "column": "9",
      "line": "5155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408790@macro@FSMC_BCRx_ASYNCWAIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_ASYNCWAIT_Pos",
    "location": {
      "column": "9",
      "line": "5156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_ASYNCWAIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408871@macro@FSMC_BCRx_ASYNCWAIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_ASYNCWAIT_Msk",
    "location": {
      "column": "9",
      "line": "5157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_ASYNCWAIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@408971@macro@FSMC_BCRx_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_ASYNCWAIT",
    "location": {
      "column": "9",
      "line": "5158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409077@macro@FSMC_BCRx_CBURSTRW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_CBURSTRW_Pos",
    "location": {
      "column": "9",
      "line": "5159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_CBURSTRW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409158@macro@FSMC_BCRx_CBURSTRW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_CBURSTRW_Msk",
    "location": {
      "column": "9",
      "line": "5160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_CBURSTRW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409258@macro@FSMC_BCRx_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCRx_CBURSTRW",
    "location": {
      "column": "9",
      "line": "5161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BCRx_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409445@macro@FSMC_BTRx_ADDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_Pos",
    "location": {
      "column": "9",
      "line": "5164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409526@macro@FSMC_BTRx_ADDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_Msk",
    "location": {
      "column": "9",
      "line": "5165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409626@macro@FSMC_BTRx_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET",
    "location": {
      "column": "9",
      "line": "5166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409762@macro@FSMC_BTRx_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_0",
    "location": {
      "column": "9",
      "line": "5167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409862@macro@FSMC_BTRx_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_1",
    "location": {
      "column": "9",
      "line": "5168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@409962@macro@FSMC_BTRx_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_2",
    "location": {
      "column": "9",
      "line": "5169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410062@macro@FSMC_BTRx_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDSET_3",
    "location": {
      "column": "9",
      "line": "5170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410164@macro@FSMC_BTRx_ADDHLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_Pos",
    "location": {
      "column": "9",
      "line": "5172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410245@macro@FSMC_BTRx_ADDHLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_Msk",
    "location": {
      "column": "9",
      "line": "5173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410345@macro@FSMC_BTRx_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD",
    "location": {
      "column": "9",
      "line": "5174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410480@macro@FSMC_BTRx_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_0",
    "location": {
      "column": "9",
      "line": "5175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410580@macro@FSMC_BTRx_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_1",
    "location": {
      "column": "9",
      "line": "5176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410680@macro@FSMC_BTRx_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_2",
    "location": {
      "column": "9",
      "line": "5177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410780@macro@FSMC_BTRx_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ADDHLD_3",
    "location": {
      "column": "9",
      "line": "5178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410882@macro@FSMC_BTRx_DATAST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_Pos",
    "location": {
      "column": "9",
      "line": "5180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@410963@macro@FSMC_BTRx_DATAST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_Msk",
    "location": {
      "column": "9",
      "line": "5181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411063@macro@FSMC_BTRx_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST",
    "location": {
      "column": "9",
      "line": "5182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411191@macro@FSMC_BTRx_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_0",
    "location": {
      "column": "9",
      "line": "5183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411291@macro@FSMC_BTRx_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_1",
    "location": {
      "column": "9",
      "line": "5184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411391@macro@FSMC_BTRx_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_2",
    "location": {
      "column": "9",
      "line": "5185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411491@macro@FSMC_BTRx_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_3",
    "location": {
      "column": "9",
      "line": "5186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411591@macro@FSMC_BTRx_DATAST_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_4",
    "location": {
      "column": "9",
      "line": "5187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411691@macro@FSMC_BTRx_DATAST_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_5",
    "location": {
      "column": "9",
      "line": "5188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411791@macro@FSMC_BTRx_DATAST_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_6",
    "location": {
      "column": "9",
      "line": "5189",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411891@macro@FSMC_BTRx_DATAST_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATAST_7",
    "location": {
      "column": "9",
      "line": "5190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATAST_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@411993@macro@FSMC_BTRx_BUSTURN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_Pos",
    "location": {
      "column": "9",
      "line": "5192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412074@macro@FSMC_BTRx_BUSTURN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_Msk",
    "location": {
      "column": "9",
      "line": "5193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412174@macro@FSMC_BTRx_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN",
    "location": {
      "column": "9",
      "line": "5194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412312@macro@FSMC_BTRx_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_0",
    "location": {
      "column": "9",
      "line": "5195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412412@macro@FSMC_BTRx_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_1",
    "location": {
      "column": "9",
      "line": "5196",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412512@macro@FSMC_BTRx_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_2",
    "location": {
      "column": "9",
      "line": "5197",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412612@macro@FSMC_BTRx_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_BUSTURN_3",
    "location": {
      "column": "9",
      "line": "5198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412714@macro@FSMC_BTRx_CLKDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_Pos",
    "location": {
      "column": "9",
      "line": "5200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412795@macro@FSMC_BTRx_CLKDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_Msk",
    "location": {
      "column": "9",
      "line": "5201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@412895@macro@FSMC_BTRx_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV",
    "location": {
      "column": "9",
      "line": "5202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413021@macro@FSMC_BTRx_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_0",
    "location": {
      "column": "9",
      "line": "5203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413121@macro@FSMC_BTRx_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_1",
    "location": {
      "column": "9",
      "line": "5204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413221@macro@FSMC_BTRx_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_2",
    "location": {
      "column": "9",
      "line": "5205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413321@macro@FSMC_BTRx_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_CLKDIV_3",
    "location": {
      "column": "9",
      "line": "5206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413423@macro@FSMC_BTRx_DATLAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_Pos",
    "location": {
      "column": "9",
      "line": "5208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413504@macro@FSMC_BTRx_DATLAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_Msk",
    "location": {
      "column": "9",
      "line": "5209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413604@macro@FSMC_BTRx_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT",
    "location": {
      "column": "9",
      "line": "5210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413723@macro@FSMC_BTRx_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_0",
    "location": {
      "column": "9",
      "line": "5211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413823@macro@FSMC_BTRx_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_1",
    "location": {
      "column": "9",
      "line": "5212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@413923@macro@FSMC_BTRx_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_2",
    "location": {
      "column": "9",
      "line": "5213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414023@macro@FSMC_BTRx_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_DATLAT_3",
    "location": {
      "column": "9",
      "line": "5214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414125@macro@FSMC_BTRx_ACCMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ACCMOD_Pos",
    "location": {
      "column": "9",
      "line": "5216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ACCMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414206@macro@FSMC_BTRx_ACCMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ACCMOD_Msk",
    "location": {
      "column": "9",
      "line": "5217",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ACCMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414306@macro@FSMC_BTRx_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ACCMOD",
    "location": {
      "column": "9",
      "line": "5218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414425@macro@FSMC_BTRx_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ACCMOD_0",
    "location": {
      "column": "9",
      "line": "5219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414525@macro@FSMC_BTRx_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTRx_ACCMOD_1",
    "location": {
      "column": "9",
      "line": "5220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BTRx_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414706@macro@FSMC_BWTRx_ADDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_Pos",
    "location": {
      "column": "9",
      "line": "5223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414787@macro@FSMC_BWTRx_ADDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_Msk",
    "location": {
      "column": "9",
      "line": "5224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@414887@macro@FSMC_BWTRx_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET",
    "location": {
      "column": "9",
      "line": "5225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415023@macro@FSMC_BWTRx_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_0",
    "location": {
      "column": "9",
      "line": "5226",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415123@macro@FSMC_BWTRx_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_1",
    "location": {
      "column": "9",
      "line": "5227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415223@macro@FSMC_BWTRx_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_2",
    "location": {
      "column": "9",
      "line": "5228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415323@macro@FSMC_BWTRx_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDSET_3",
    "location": {
      "column": "9",
      "line": "5229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415425@macro@FSMC_BWTRx_ADDHLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_Pos",
    "location": {
      "column": "9",
      "line": "5231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415506@macro@FSMC_BWTRx_ADDHLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_Msk",
    "location": {
      "column": "9",
      "line": "5232",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415606@macro@FSMC_BWTRx_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD",
    "location": {
      "column": "9",
      "line": "5233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415741@macro@FSMC_BWTRx_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_0",
    "location": {
      "column": "9",
      "line": "5234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415841@macro@FSMC_BWTRx_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_1",
    "location": {
      "column": "9",
      "line": "5235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@415941@macro@FSMC_BWTRx_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_2",
    "location": {
      "column": "9",
      "line": "5236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416041@macro@FSMC_BWTRx_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ADDHLD_3",
    "location": {
      "column": "9",
      "line": "5237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416143@macro@FSMC_BWTRx_DATAST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_Pos",
    "location": {
      "column": "9",
      "line": "5239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416224@macro@FSMC_BWTRx_DATAST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_Msk",
    "location": {
      "column": "9",
      "line": "5240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416324@macro@FSMC_BWTRx_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST",
    "location": {
      "column": "9",
      "line": "5241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416452@macro@FSMC_BWTRx_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_0",
    "location": {
      "column": "9",
      "line": "5242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416552@macro@FSMC_BWTRx_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_1",
    "location": {
      "column": "9",
      "line": "5243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416652@macro@FSMC_BWTRx_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_2",
    "location": {
      "column": "9",
      "line": "5244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416752@macro@FSMC_BWTRx_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_3",
    "location": {
      "column": "9",
      "line": "5245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416852@macro@FSMC_BWTRx_DATAST_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_4",
    "location": {
      "column": "9",
      "line": "5246",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@416952@macro@FSMC_BWTRx_DATAST_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_5",
    "location": {
      "column": "9",
      "line": "5247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417052@macro@FSMC_BWTRx_DATAST_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_6",
    "location": {
      "column": "9",
      "line": "5248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417152@macro@FSMC_BWTRx_DATAST_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATAST_7",
    "location": {
      "column": "9",
      "line": "5249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATAST_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417254@macro@FSMC_BWTRx_CLKDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_Pos",
    "location": {
      "column": "9",
      "line": "5251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417335@macro@FSMC_BWTRx_CLKDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_Msk",
    "location": {
      "column": "9",
      "line": "5252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417435@macro@FSMC_BWTRx_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV",
    "location": {
      "column": "9",
      "line": "5253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417561@macro@FSMC_BWTRx_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_0",
    "location": {
      "column": "9",
      "line": "5254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417661@macro@FSMC_BWTRx_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_1",
    "location": {
      "column": "9",
      "line": "5255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417761@macro@FSMC_BWTRx_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_2",
    "location": {
      "column": "9",
      "line": "5256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417861@macro@FSMC_BWTRx_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_CLKDIV_3",
    "location": {
      "column": "9",
      "line": "5257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@417963@macro@FSMC_BWTRx_DATLAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_Pos",
    "location": {
      "column": "9",
      "line": "5259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418044@macro@FSMC_BWTRx_DATLAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_Msk",
    "location": {
      "column": "9",
      "line": "5260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418144@macro@FSMC_BWTRx_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT",
    "location": {
      "column": "9",
      "line": "5261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418263@macro@FSMC_BWTRx_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_0",
    "location": {
      "column": "9",
      "line": "5262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418363@macro@FSMC_BWTRx_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_1",
    "location": {
      "column": "9",
      "line": "5263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418463@macro@FSMC_BWTRx_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_2",
    "location": {
      "column": "9",
      "line": "5264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418563@macro@FSMC_BWTRx_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_DATLAT_3",
    "location": {
      "column": "9",
      "line": "5265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418665@macro@FSMC_BWTRx_ACCMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ACCMOD_Pos",
    "location": {
      "column": "9",
      "line": "5267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ACCMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418746@macro@FSMC_BWTRx_ACCMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ACCMOD_Msk",
    "location": {
      "column": "9",
      "line": "5268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ACCMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418846@macro@FSMC_BWTRx_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ACCMOD",
    "location": {
      "column": "9",
      "line": "5269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@418965@macro@FSMC_BWTRx_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ACCMOD_0",
    "location": {
      "column": "9",
      "line": "5270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@419065@macro@FSMC_BWTRx_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTRx_ACCMOD_1",
    "location": {
      "column": "9",
      "line": "5271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FSMC_BWTRx_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@419665@macro@SPI_CR1_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "5282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@419746@macro@SPI_CR1_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "5283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@419846@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "9",
      "line": "5284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@419946@macro@SPI_CR1_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "5285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420027@macro@SPI_CR1_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "5286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420127@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "9",
      "line": "5287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420230@macro@SPI_CR1_MSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Pos",
    "location": {
      "column": "9",
      "line": "5288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_MSTR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420311@macro@SPI_CR1_MSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Msk",
    "location": {
      "column": "9",
      "line": "5289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_MSTR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420411@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "9",
      "line": "5290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420518@macro@SPI_CR1_BR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Pos",
    "location": {
      "column": "9",
      "line": "5292",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420599@macro@SPI_CR1_BR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Msk",
    "location": {
      "column": "9",
      "line": "5293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420699@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "9",
      "line": "5294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420820@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "9",
      "line": "5295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@420920@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "9",
      "line": "5296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421020@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "9",
      "line": "5297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421122@macro@SPI_CR1_SPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Pos",
    "location": {
      "column": "9",
      "line": "5299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421203@macro@SPI_CR1_SPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Msk",
    "location": {
      "column": "9",
      "line": "5300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421303@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "9",
      "line": "5301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421402@macro@SPI_CR1_LSBFIRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Pos",
    "location": {
      "column": "9",
      "line": "5302",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421483@macro@SPI_CR1_LSBFIRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Msk",
    "location": {
      "column": "9",
      "line": "5303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421583@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "9",
      "line": "5304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421684@macro@SPI_CR1_SSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Pos",
    "location": {
      "column": "9",
      "line": "5305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421765@macro@SPI_CR1_SSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Msk",
    "location": {
      "column": "9",
      "line": "5306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421865@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "9",
      "line": "5307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@421975@macro@SPI_CR1_SSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Pos",
    "location": {
      "column": "9",
      "line": "5308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422056@macro@SPI_CR1_SSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Msk",
    "location": {
      "column": "9",
      "line": "5309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422156@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "9",
      "line": "5310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422270@macro@SPI_CR1_RXONLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Pos",
    "location": {
      "column": "9",
      "line": "5311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_RXONLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422351@macro@SPI_CR1_RXONLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Msk",
    "location": {
      "column": "9",
      "line": "5312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_RXONLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422451@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "9",
      "line": "5313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422552@macro@SPI_CR1_DFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Pos",
    "location": {
      "column": "9",
      "line": "5314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_DFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422633@macro@SPI_CR1_DFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Msk",
    "location": {
      "column": "9",
      "line": "5315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_DFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422733@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "9",
      "line": "5316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422839@macro@SPI_CR1_CRCNEXT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Pos",
    "location": {
      "column": "9",
      "line": "5317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@422920@macro@SPI_CR1_CRCNEXT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Msk",
    "location": {
      "column": "9",
      "line": "5318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423020@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "9",
      "line": "5319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423126@macro@SPI_CR1_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "5320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423207@macro@SPI_CR1_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "5321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423307@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "9",
      "line": "5322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423427@macro@SPI_CR1_BIDIOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Pos",
    "location": {
      "column": "9",
      "line": "5323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423508@macro@SPI_CR1_BIDIOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Msk",
    "location": {
      "column": "9",
      "line": "5324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423608@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "9",
      "line": "5325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423732@macro@SPI_CR1_BIDIMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Pos",
    "location": {
      "column": "9",
      "line": "5326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423813@macro@SPI_CR1_BIDIMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Msk",
    "location": {
      "column": "9",
      "line": "5327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@423913@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "9",
      "line": "5328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424116@macro@SPI_CR2_RXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424197@macro@SPI_CR2_RXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424297@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "9",
      "line": "5333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424406@macro@SPI_CR2_TXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424487@macro@SPI_CR2_TXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424587@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "9",
      "line": "5336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424696@macro@SPI_CR2_SSOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Pos",
    "location": {
      "column": "9",
      "line": "5337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_SSOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424777@macro@SPI_CR2_SSOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Msk",
    "location": {
      "column": "9",
      "line": "5338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_SSOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424877@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "9",
      "line": "5339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@424982@macro@SPI_CR2_ERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_ERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425063@macro@SPI_CR2_ERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_ERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425163@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "9",
      "line": "5342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425274@macro@SPI_CR2_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "5343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425355@macro@SPI_CR2_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "5344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425455@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "9",
      "line": "5345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425580@macro@SPI_CR2_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "5346",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425661@macro@SPI_CR2_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "5347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425761@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "9",
      "line": "5348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@425966@macro@SPI_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "5351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426047@macro@SPI_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "5352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426147@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "9",
      "line": "5353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426260@macro@SPI_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "5354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426341@macro@SPI_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "5355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426441@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "9",
      "line": "5356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426551@macro@SPI_SR_CHSIDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Pos",
    "location": {
      "column": "9",
      "line": "5357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CHSIDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426632@macro@SPI_SR_CHSIDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Msk",
    "location": {
      "column": "9",
      "line": "5358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CHSIDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426732@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "9",
      "line": "5359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426833@macro@SPI_SR_UDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Pos",
    "location": {
      "column": "9",
      "line": "5360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_UDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@426914@macro@SPI_SR_UDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Msk",
    "location": {
      "column": "9",
      "line": "5361",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_UDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427014@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "9",
      "line": "5362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427116@macro@SPI_SR_CRCERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Pos",
    "location": {
      "column": "9",
      "line": "5363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CRCERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427197@macro@SPI_SR_CRCERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Msk",
    "location": {
      "column": "9",
      "line": "5364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CRCERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427297@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "9",
      "line": "5365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427400@macro@SPI_SR_MODF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Pos",
    "location": {
      "column": "9",
      "line": "5366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_MODF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427481@macro@SPI_SR_MODF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Msk",
    "location": {
      "column": "9",
      "line": "5367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_MODF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427581@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "9",
      "line": "5368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427680@macro@SPI_SR_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Pos",
    "location": {
      "column": "9",
      "line": "5369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427761@macro@SPI_SR_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Msk",
    "location": {
      "column": "9",
      "line": "5370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427861@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "9",
      "line": "5371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@427962@macro@SPI_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "5372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428043@macro@SPI_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "5373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428143@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "9",
      "line": "5374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428325@macro@SPI_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "5377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428406@macro@SPI_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "5378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428506@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "9",
      "line": "5379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428692@macro@SPI_CRCPR_CRCPOLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Pos",
    "location": {
      "column": "9",
      "line": "5382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428773@macro@SPI_CRCPR_CRCPOLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Msk",
    "location": {
      "column": "9",
      "line": "5383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@428873@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "9",
      "line": "5384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429069@macro@SPI_RXCRCR_RXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429150@macro@SPI_RXCRCR_RXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429250@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "9",
      "line": "5389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429438@macro@SPI_TXCRCR_TXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429519@macro@SPI_TXCRCR_TXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@429619@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "9",
      "line": "5394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430223@macro@I2C_CR1_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Pos",
    "location": {
      "column": "9",
      "line": "5405",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430304@macro@I2C_CR1_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Msk",
    "location": {
      "column": "9",
      "line": "5406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430404@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "9",
      "line": "5407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430510@macro@I2C_CR1_SMBUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Pos",
    "location": {
      "column": "9",
      "line": "5408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430591@macro@I2C_CR1_SMBUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Msk",
    "location": {
      "column": "9",
      "line": "5409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430691@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "9",
      "line": "5410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430790@macro@I2C_CR1_SMBTYPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Pos",
    "location": {
      "column": "9",
      "line": "5411",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430871@macro@I2C_CR1_SMBTYPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Msk",
    "location": {
      "column": "9",
      "line": "5412",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@430971@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "9",
      "line": "5413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431070@macro@I2C_CR1_ENARP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Pos",
    "location": {
      "column": "9",
      "line": "5414",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENARP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431151@macro@I2C_CR1_ENARP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Msk",
    "location": {
      "column": "9",
      "line": "5415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENARP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431251@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "9",
      "line": "5416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431350@macro@I2C_CR1_ENPEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Pos",
    "location": {
      "column": "9",
      "line": "5417",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENPEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431431@macro@I2C_CR1_ENPEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Msk",
    "location": {
      "column": "9",
      "line": "5418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENPEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431531@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "9",
      "line": "5419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431630@macro@I2C_CR1_ENGC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Pos",
    "location": {
      "column": "9",
      "line": "5420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENGC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431711@macro@I2C_CR1_ENGC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Msk",
    "location": {
      "column": "9",
      "line": "5421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENGC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431811@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "9",
      "line": "5422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@431919@macro@I2C_CR1_NOSTRETCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Pos",
    "location": {
      "column": "9",
      "line": "5423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432000@macro@I2C_CR1_NOSTRETCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Msk",
    "location": {
      "column": "9",
      "line": "5424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432100@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "9",
      "line": "5425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432226@macro@I2C_CR1_START_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Pos",
    "location": {
      "column": "9",
      "line": "5426",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_START_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432307@macro@I2C_CR1_START_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Msk",
    "location": {
      "column": "9",
      "line": "5427",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_START_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432407@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "9",
      "line": "5428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432512@macro@I2C_CR1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432593@macro@I2C_CR1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432693@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "9",
      "line": "5431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432797@macro@I2C_CR1_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Pos",
    "location": {
      "column": "9",
      "line": "5432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432878@macro@I2C_CR1_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Msk",
    "location": {
      "column": "9",
      "line": "5433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@432978@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "9",
      "line": "5434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433085@macro@I2C_CR1_POS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Pos",
    "location": {
      "column": "9",
      "line": "5435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_POS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433166@macro@I2C_CR1_POS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Msk",
    "location": {
      "column": "9",
      "line": "5436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_POS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433266@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "9",
      "line": "5437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433400@macro@I2C_CR1_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Pos",
    "location": {
      "column": "9",
      "line": "5438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433481@macro@I2C_CR1_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Msk",
    "location": {
      "column": "9",
      "line": "5439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433581@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "9",
      "line": "5440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433691@macro@I2C_CR1_ALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Pos",
    "location": {
      "column": "9",
      "line": "5441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433772@macro@I2C_CR1_ALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Msk",
    "location": {
      "column": "9",
      "line": "5442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433872@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "9",
      "line": "5443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@433972@macro@I2C_CR1_SWRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Pos",
    "location": {
      "column": "9",
      "line": "5444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SWRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434053@macro@I2C_CR1_SWRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Msk",
    "location": {
      "column": "9",
      "line": "5445",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SWRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434153@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "9",
      "line": "5446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434340@macro@I2C_CR2_FREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Pos",
    "location": {
      "column": "9",
      "line": "5449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434421@macro@I2C_CR2_FREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Msk",
    "location": {
      "column": "9",
      "line": "5450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434521@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "9",
      "line": "5451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434653@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "9",
      "line": "5452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434753@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "9",
      "line": "5453",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434853@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "9",
      "line": "5454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@434953@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "9",
      "line": "5455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435053@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "9",
      "line": "5456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435153@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "9",
      "line": "5457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435255@macro@I2C_CR2_ITERREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Pos",
    "location": {
      "column": "9",
      "line": "5459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITERREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435336@macro@I2C_CR2_ITERREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Msk",
    "location": {
      "column": "9",
      "line": "5460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITERREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435436@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "9",
      "line": "5461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435547@macro@I2C_CR2_ITEVTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Pos",
    "location": {
      "column": "9",
      "line": "5462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435628@macro@I2C_CR2_ITEVTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Msk",
    "location": {
      "column": "9",
      "line": "5463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435728@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "9",
      "line": "5464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435839@macro@I2C_CR2_ITBUFEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Pos",
    "location": {
      "column": "9",
      "line": "5465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@435920@macro@I2C_CR2_ITBUFEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Msk",
    "location": {
      "column": "9",
      "line": "5466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436020@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "9",
      "line": "5467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436132@macro@I2C_CR2_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436213@macro@I2C_CR2_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436313@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "9",
      "line": "5470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436421@macro@I2C_CR2_LAST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Pos",
    "location": {
      "column": "9",
      "line": "5471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_LAST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436502@macro@I2C_CR2_LAST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Msk",
    "location": {
      "column": "9",
      "line": "5472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_LAST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436602@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "9",
      "line": "5473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436792@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "9",
      "line": "5476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436887@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "9",
      "line": "5477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@436984@macro@I2C_OAR1_ADD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Pos",
    "location": {
      "column": "9",
      "line": "5479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437065@macro@I2C_OAR1_ADD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Msk",
    "location": {
      "column": "9",
      "line": "5480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437165@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "9",
      "line": "5481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437259@macro@I2C_OAR1_ADD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Pos",
    "location": {
      "column": "9",
      "line": "5482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437340@macro@I2C_OAR1_ADD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Msk",
    "location": {
      "column": "9",
      "line": "5483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437440@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "9",
      "line": "5484",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437534@macro@I2C_OAR1_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "5485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437615@macro@I2C_OAR1_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "5486",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437715@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "9",
      "line": "5487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437809@macro@I2C_OAR1_ADD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Pos",
    "location": {
      "column": "9",
      "line": "5488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437890@macro@I2C_OAR1_ADD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Msk",
    "location": {
      "column": "9",
      "line": "5489",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@437990@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "9",
      "line": "5490",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438084@macro@I2C_OAR1_ADD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Pos",
    "location": {
      "column": "9",
      "line": "5491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438165@macro@I2C_OAR1_ADD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Msk",
    "location": {
      "column": "9",
      "line": "5492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438265@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "9",
      "line": "5493",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438359@macro@I2C_OAR1_ADD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Pos",
    "location": {
      "column": "9",
      "line": "5494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438440@macro@I2C_OAR1_ADD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Msk",
    "location": {
      "column": "9",
      "line": "5495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438540@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "9",
      "line": "5496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438634@macro@I2C_OAR1_ADD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Pos",
    "location": {
      "column": "9",
      "line": "5497",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438715@macro@I2C_OAR1_ADD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Msk",
    "location": {
      "column": "9",
      "line": "5498",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438815@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "9",
      "line": "5499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438909@macro@I2C_OAR1_ADD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Pos",
    "location": {
      "column": "9",
      "line": "5500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@438990@macro@I2C_OAR1_ADD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Msk",
    "location": {
      "column": "9",
      "line": "5501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439090@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "9",
      "line": "5502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439184@macro@I2C_OAR1_ADD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Pos",
    "location": {
      "column": "9",
      "line": "5503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439265@macro@I2C_OAR1_ADD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Msk",
    "location": {
      "column": "9",
      "line": "5504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439365@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "9",
      "line": "5505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439459@macro@I2C_OAR1_ADD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Pos",
    "location": {
      "column": "9",
      "line": "5506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439540@macro@I2C_OAR1_ADD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Msk",
    "location": {
      "column": "9",
      "line": "5507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439640@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "9",
      "line": "5508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439736@macro@I2C_OAR1_ADDMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Pos",
    "location": {
      "column": "9",
      "line": "5510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439817@macro@I2C_OAR1_ADDMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Msk",
    "location": {
      "column": "9",
      "line": "5511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@439917@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "9",
      "line": "5512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440118@macro@I2C_OAR2_ENDUAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Pos",
    "location": {
      "column": "9",
      "line": "5515",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440199@macro@I2C_OAR2_ENDUAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Msk",
    "location": {
      "column": "9",
      "line": "5516",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440299@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "9",
      "line": "5517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440415@macro@I2C_OAR2_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "5518",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440496@macro@I2C_OAR2_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "5519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440596@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "9",
      "line": "5520",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440786@macro@I2C_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "5523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440867@macro@I2C_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "5524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@440967@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "9",
      "line": "5525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441167@macro@I2C_SR1_SB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Pos",
    "location": {
      "column": "9",
      "line": "5528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441248@macro@I2C_SR1_SB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Msk",
    "location": {
      "column": "9",
      "line": "5529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441348@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "9",
      "line": "5530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441460@macro@I2C_SR1_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "5531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441541@macro@I2C_SR1_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "5532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441641@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "9",
      "line": "5533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441777@macro@I2C_SR1_BTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Pos",
    "location": {
      "column": "9",
      "line": "5534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441858@macro@I2C_SR1_BTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Msk",
    "location": {
      "column": "9",
      "line": "5535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@441958@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "9",
      "line": "5536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442069@macro@I2C_SR1_ADD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Pos",
    "location": {
      "column": "9",
      "line": "5537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442150@macro@I2C_SR1_ADD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Msk",
    "location": {
      "column": "9",
      "line": "5538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442250@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "9",
      "line": "5539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442371@macro@I2C_SR1_STOPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Pos",
    "location": {
      "column": "9",
      "line": "5540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_STOPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442452@macro@I2C_SR1_STOPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Msk",
    "location": {
      "column": "9",
      "line": "5541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_STOPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442552@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "9",
      "line": "5542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442668@macro@I2C_SR1_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "5543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442749@macro@I2C_SR1_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "5544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442849@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "9",
      "line": "5545",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@442973@macro@I2C_SR1_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Pos",
    "location": {
      "column": "9",
      "line": "5546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443054@macro@I2C_SR1_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Msk",
    "location": {
      "column": "9",
      "line": "5547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443154@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "9",
      "line": "5548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443277@macro@I2C_SR1_BERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Pos",
    "location": {
      "column": "9",
      "line": "5549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443358@macro@I2C_SR1_BERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Msk",
    "location": {
      "column": "9",
      "line": "5550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443458@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "9",
      "line": "5551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443556@macro@I2C_SR1_ARLO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Pos",
    "location": {
      "column": "9",
      "line": "5552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ARLO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443637@macro@I2C_SR1_ARLO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Msk",
    "location": {
      "column": "9",
      "line": "5553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ARLO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443737@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "9",
      "line": "5554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443856@macro@I2C_SR1_AF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Pos",
    "location": {
      "column": "9",
      "line": "5555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_AF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@443937@macro@I2C_SR1_AF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Msk",
    "location": {
      "column": "9",
      "line": "5556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_AF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444037@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "9",
      "line": "5557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444145@macro@I2C_SR1_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Pos",
    "location": {
      "column": "9",
      "line": "5558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444226@macro@I2C_SR1_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Msk",
    "location": {
      "column": "9",
      "line": "5559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444326@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "9",
      "line": "5560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444431@macro@I2C_SR1_PECERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Pos",
    "location": {
      "column": "9",
      "line": "5561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_PECERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444512@macro@I2C_SR1_PECERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Msk",
    "location": {
      "column": "9",
      "line": "5562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_PECERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444612@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "9",
      "line": "5563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444723@macro@I2C_SR1_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444804@macro@I2C_SR1_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5565",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@444904@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "9",
      "line": "5566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445014@macro@I2C_SR1_SMBALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Pos",
    "location": {
      "column": "9",
      "line": "5567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445095@macro@I2C_SR1_SMBALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Msk",
    "location": {
      "column": "9",
      "line": "5568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445195@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "9",
      "line": "5569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445379@macro@I2C_SR2_MSL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Pos",
    "location": {
      "column": "9",
      "line": "5572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_MSL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445460@macro@I2C_SR2_MSL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Msk",
    "location": {
      "column": "9",
      "line": "5573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_MSL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445560@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "9",
      "line": "5574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445661@macro@I2C_SR2_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "5575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445742@macro@I2C_SR2_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "5576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445842@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "9",
      "line": "5577",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@445939@macro@I2C_SR2_TRA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Pos",
    "location": {
      "column": "9",
      "line": "5578",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_TRA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446020@macro@I2C_SR2_TRA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Msk",
    "location": {
      "column": "9",
      "line": "5579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_TRA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446120@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "9",
      "line": "5580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446229@macro@I2C_SR2_GENCALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Pos",
    "location": {
      "column": "9",
      "line": "5581",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_GENCALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446310@macro@I2C_SR2_GENCALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Msk",
    "location": {
      "column": "9",
      "line": "5582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_GENCALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446410@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "9",
      "line": "5583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446532@macro@I2C_SR2_SMBDEFAULT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Pos",
    "location": {
      "column": "9",
      "line": "5584",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446613@macro@I2C_SR2_SMBDEFAULT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Msk",
    "location": {
      "column": "9",
      "line": "5585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446713@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "9",
      "line": "5586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446843@macro@I2C_SR2_SMBHOST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Pos",
    "location": {
      "column": "9",
      "line": "5587",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@446924@macro@I2C_SR2_SMBHOST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Msk",
    "location": {
      "column": "9",
      "line": "5588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447024@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "9",
      "line": "5589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447143@macro@I2C_SR2_DUALF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Pos",
    "location": {
      "column": "9",
      "line": "5590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_DUALF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447224@macro@I2C_SR2_DUALF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Msk",
    "location": {
      "column": "9",
      "line": "5591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_DUALF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447324@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "9",
      "line": "5592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447435@macro@I2C_SR2_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Pos",
    "location": {
      "column": "9",
      "line": "5593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447516@macro@I2C_SR2_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Msk",
    "location": {
      "column": "9",
      "line": "5594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447616@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "9",
      "line": "5595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447819@macro@I2C_CCR_CCR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Pos",
    "location": {
      "column": "9",
      "line": "5598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_CCR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@447900@macro@I2C_CCR_CCR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Msk",
    "location": {
      "column": "9",
      "line": "5599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_CCR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448000@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "9",
      "line": "5600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448147@macro@I2C_CCR_DUTY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Pos",
    "location": {
      "column": "9",
      "line": "5601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_DUTY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448228@macro@I2C_CCR_DUTY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Msk",
    "location": {
      "column": "9",
      "line": "5602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_DUTY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448328@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "9",
      "line": "5603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448437@macro@I2C_CCR_FS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Pos",
    "location": {
      "column": "9",
      "line": "5604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_FS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448518@macro@I2C_CCR_FS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Msk",
    "location": {
      "column": "9",
      "line": "5605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_FS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448618@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "9",
      "line": "5606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448816@macro@I2C_TRISE_TRISE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Pos",
    "location": {
      "column": "9",
      "line": "5609",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_TRISE_TRISE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448897@macro@I2C_TRISE_TRISE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Msk",
    "location": {
      "column": "9",
      "line": "5610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_TRISE_TRISE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@448997@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "9",
      "line": "5611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@449635@macro@USART_SR_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Pos",
    "location": {
      "column": "9",
      "line": "5620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@449716@macro@USART_SR_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Msk",
    "location": {
      "column": "9",
      "line": "5621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@449816@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "9",
      "line": "5622",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@449917@macro@USART_SR_FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Pos",
    "location": {
      "column": "9",
      "line": "5623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@449998@macro@USART_SR_FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Msk",
    "location": {
      "column": "9",
      "line": "5624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450098@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "9",
      "line": "5625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450200@macro@USART_SR_NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Pos",
    "location": {
      "column": "9",
      "line": "5626",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450281@macro@USART_SR_NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Msk",
    "location": {
      "column": "9",
      "line": "5627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450381@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "9",
      "line": "5628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450486@macro@USART_SR_ORE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Pos",
    "location": {
      "column": "9",
      "line": "5629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_ORE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450567@macro@USART_SR_ORE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Msk",
    "location": {
      "column": "9",
      "line": "5630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_ORE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450667@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "9",
      "line": "5631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450769@macro@USART_SR_IDLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Pos",
    "location": {
      "column": "9",
      "line": "5632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_IDLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450850@macro@USART_SR_IDLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Msk",
    "location": {
      "column": "9",
      "line": "5633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_IDLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@450950@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "9",
      "line": "5634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451057@macro@USART_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "5635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451138@macro@USART_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "5636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451238@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "9",
      "line": "5637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451355@macro@USART_SR_TC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Pos",
    "location": {
      "column": "9",
      "line": "5638",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451436@macro@USART_SR_TC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Msk",
    "location": {
      "column": "9",
      "line": "5639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451536@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "9",
      "line": "5640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451646@macro@USART_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "5641",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451727@macro@USART_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "5642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451827@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "9",
      "line": "5643",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@451944@macro@USART_SR_LBD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Pos",
    "location": {
      "column": "9",
      "line": "5644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_LBD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452025@macro@USART_SR_LBD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Msk",
    "location": {
      "column": "9",
      "line": "5645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_LBD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452125@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "9",
      "line": "5646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452238@macro@USART_SR_CTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Pos",
    "location": {
      "column": "9",
      "line": "5647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_CTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452319@macro@USART_SR_CTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Msk",
    "location": {
      "column": "9",
      "line": "5648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_CTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452419@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "9",
      "line": "5649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452600@macro@USART_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "5652",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452681@macro@USART_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "5653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452781@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "9",
      "line": "5654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@452964@macro@USART_BRR_DIV_Fraction_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Pos",
    "location": {
      "column": "9",
      "line": "5657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453045@macro@USART_BRR_DIV_Fraction_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Msk",
    "location": {
      "column": "9",
      "line": "5658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453147@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "9",
      "line": "5659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453256@macro@USART_BRR_DIV_Mantissa_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Pos",
    "location": {
      "column": "9",
      "line": "5660",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453337@macro@USART_BRR_DIV_Mantissa_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Msk",
    "location": {
      "column": "9",
      "line": "5661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453441@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "9",
      "line": "5662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453634@macro@USART_CR1_SBK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Pos",
    "location": {
      "column": "9",
      "line": "5665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_SBK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453715@macro@USART_CR1_SBK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Msk",
    "location": {
      "column": "9",
      "line": "5666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_SBK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453815@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "9",
      "line": "5667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453914@macro@USART_CR1_RWU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Pos",
    "location": {
      "column": "9",
      "line": "5668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RWU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@453995@macro@USART_CR1_RWU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Msk",
    "location": {
      "column": "9",
      "line": "5669",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RWU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454095@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "9",
      "line": "5670",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454199@macro@USART_CR1_RE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Pos",
    "location": {
      "column": "9",
      "line": "5671",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454280@macro@USART_CR1_RE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Msk",
    "location": {
      "column": "9",
      "line": "5672",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454380@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "9",
      "line": "5673",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454484@macro@USART_CR1_TE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Pos",
    "location": {
      "column": "9",
      "line": "5674",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454565@macro@USART_CR1_TE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Msk",
    "location": {
      "column": "9",
      "line": "5675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454665@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "9",
      "line": "5676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454772@macro@USART_CR1_IDLEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Pos",
    "location": {
      "column": "9",
      "line": "5677",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_IDLEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454853@macro@USART_CR1_IDLEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Msk",
    "location": {
      "column": "9",
      "line": "5678",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_IDLEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@454953@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "9",
      "line": "5679",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455063@macro@USART_CR1_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "5680",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455144@macro@USART_CR1_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "5681",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455244@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "9",
      "line": "5682",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455354@macro@USART_CR1_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "5683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455435@macro@USART_CR1_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "5684",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455535@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "9",
      "line": "5685",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455662@macro@USART_CR1_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "5686",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455743@macro@USART_CR1_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "5687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455843@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "9",
      "line": "5688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@455951@macro@USART_CR1_PEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Pos",
    "location": {
      "column": "9",
      "line": "5689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456032@macro@USART_CR1_PEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Msk",
    "location": {
      "column": "9",
      "line": "5690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456132@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "9",
      "line": "5691",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456240@macro@USART_CR1_PS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Pos",
    "location": {
      "column": "9",
      "line": "5692",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456321@macro@USART_CR1_PS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Msk",
    "location": {
      "column": "9",
      "line": "5693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456421@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "9",
      "line": "5694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456526@macro@USART_CR1_PCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Pos",
    "location": {
      "column": "9",
      "line": "5695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456607@macro@USART_CR1_PCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Msk",
    "location": {
      "column": "9",
      "line": "5696",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456707@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "9",
      "line": "5697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456817@macro@USART_CR1_WAKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Pos",
    "location": {
      "column": "9",
      "line": "5698",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_WAKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456898@macro@USART_CR1_WAKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Msk",
    "location": {
      "column": "9",
      "line": "5699",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_WAKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@456998@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "9",
      "line": "5700",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457100@macro@USART_CR1_M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Pos",
    "location": {
      "column": "9",
      "line": "5701",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457181@macro@USART_CR1_M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Msk",
    "location": {
      "column": "9",
      "line": "5702",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457281@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "9",
      "line": "5703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457381@macro@USART_CR1_UE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Pos",
    "location": {
      "column": "9",
      "line": "5704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_UE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457462@macro@USART_CR1_UE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Msk",
    "location": {
      "column": "9",
      "line": "5705",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_UE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457562@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "9",
      "line": "5706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457663@macro@USART_CR1_OVER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Pos",
    "location": {
      "column": "9",
      "line": "5707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_OVER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457744@macro@USART_CR1_OVER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Msk",
    "location": {
      "column": "9",
      "line": "5708",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_OVER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@457844@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "9",
      "line": "5709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458042@macro@USART_CR2_ADD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Pos",
    "location": {
      "column": "9",
      "line": "5712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_ADD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458123@macro@USART_CR2_ADD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Msk",
    "location": {
      "column": "9",
      "line": "5713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_ADD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458223@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "9",
      "line": "5714",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458337@macro@USART_CR2_LBDL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Pos",
    "location": {
      "column": "9",
      "line": "5715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458418@macro@USART_CR2_LBDL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Msk",
    "location": {
      "column": "9",
      "line": "5716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458518@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "9",
      "line": "5717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458633@macro@USART_CR2_LBDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Pos",
    "location": {
      "column": "9",
      "line": "5718",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458714@macro@USART_CR2_LBDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Msk",
    "location": {
      "column": "9",
      "line": "5719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458814@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "9",
      "line": "5720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@458939@macro@USART_CR2_LBCL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Pos",
    "location": {
      "column": "9",
      "line": "5721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBCL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459020@macro@USART_CR2_LBCL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Msk",
    "location": {
      "column": "9",
      "line": "5722",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBCL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459120@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "9",
      "line": "5723",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459229@macro@USART_CR2_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "5724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459310@macro@USART_CR2_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "5725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459410@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "9",
      "line": "5726",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459510@macro@USART_CR2_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "5727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459591@macro@USART_CR2_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "5728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459691@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "9",
      "line": "5729",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459794@macro@USART_CR2_CLKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Pos",
    "location": {
      "column": "9",
      "line": "5730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CLKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459875@macro@USART_CR2_CLKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Msk",
    "location": {
      "column": "9",
      "line": "5731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CLKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@459975@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "9",
      "line": "5732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460078@macro@USART_CR2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460159@macro@USART_CR2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5735",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460259@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "9",
      "line": "5736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460374@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "9",
      "line": "5737",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460474@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "9",
      "line": "5738",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460576@macro@USART_CR2_LINEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Pos",
    "location": {
      "column": "9",
      "line": "5740",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LINEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460657@macro@USART_CR2_LINEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Msk",
    "location": {
      "column": "9",
      "line": "5741",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LINEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460757@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "9",
      "line": "5742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@460945@macro@USART_CR3_EIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Pos",
    "location": {
      "column": "9",
      "line": "5745",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_EIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461026@macro@USART_CR3_EIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Msk",
    "location": {
      "column": "9",
      "line": "5746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_EIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461126@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "9",
      "line": "5747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461237@macro@USART_CR3_IREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Pos",
    "location": {
      "column": "9",
      "line": "5748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461318@macro@USART_CR3_IREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Msk",
    "location": {
      "column": "9",
      "line": "5749",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461418@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "9",
      "line": "5750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461523@macro@USART_CR3_IRLP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Pos",
    "location": {
      "column": "9",
      "line": "5751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IRLP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461604@macro@USART_CR3_IRLP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Msk",
    "location": {
      "column": "9",
      "line": "5752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IRLP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461704@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "9",
      "line": "5753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461807@macro@USART_CR3_HDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Pos",
    "location": {
      "column": "9",
      "line": "5754",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_HDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461888@macro@USART_CR3_HDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Msk",
    "location": {
      "column": "9",
      "line": "5755",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_HDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@461988@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "9",
      "line": "5756",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462098@macro@USART_CR3_NACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Pos",
    "location": {
      "column": "9",
      "line": "5757",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_NACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462179@macro@USART_CR3_NACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Msk",
    "location": {
      "column": "9",
      "line": "5758",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_NACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462279@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "9",
      "line": "5759",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462389@macro@USART_CR3_SCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Pos",
    "location": {
      "column": "9",
      "line": "5760",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_SCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462470@macro@USART_CR3_SCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Msk",
    "location": {
      "column": "9",
      "line": "5761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_SCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462570@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "9",
      "line": "5762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462680@macro@USART_CR3_DMAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Pos",
    "location": {
      "column": "9",
      "line": "5763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462761@macro@USART_CR3_DMAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Msk",
    "location": {
      "column": "9",
      "line": "5764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462861@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "9",
      "line": "5765",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@462969@macro@USART_CR3_DMAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Pos",
    "location": {
      "column": "9",
      "line": "5766",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463050@macro@USART_CR3_DMAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Msk",
    "location": {
      "column": "9",
      "line": "5767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463150@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "9",
      "line": "5768",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463261@macro@USART_CR3_RTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Pos",
    "location": {
      "column": "9",
      "line": "5769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_RTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463342@macro@USART_CR3_RTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Msk",
    "location": {
      "column": "9",
      "line": "5770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_RTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463442@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "9",
      "line": "5771",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463541@macro@USART_CR3_CTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Pos",
    "location": {
      "column": "9",
      "line": "5772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463622@macro@USART_CR3_CTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Msk",
    "location": {
      "column": "9",
      "line": "5773",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463722@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "9",
      "line": "5774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463821@macro@USART_CR3_CTSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Pos",
    "location": {
      "column": "9",
      "line": "5775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@463902@macro@USART_CR3_CTSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Msk",
    "location": {
      "column": "9",
      "line": "5776",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464002@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "9",
      "line": "5777",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464111@macro@USART_CR3_ONEBIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Pos",
    "location": {
      "column": "9",
      "line": "5778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_ONEBIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464192@macro@USART_CR3_ONEBIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Msk",
    "location": {
      "column": "9",
      "line": "5779",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_ONEBIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464293@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "9",
      "line": "5780",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464481@macro@USART_GTPR_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Pos",
    "location": {
      "column": "9",
      "line": "5783",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464562@macro@USART_GTPR_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Msk",
    "location": {
      "column": "9",
      "line": "5784",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464662@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "9",
      "line": "5785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464782@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "9",
      "line": "5786",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464882@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "9",
      "line": "5787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@464982@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "9",
      "line": "5788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465082@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "9",
      "line": "5789",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465182@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "9",
      "line": "5790",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465282@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "9",
      "line": "5791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465382@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "9",
      "line": "5792",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465482@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "9",
      "line": "5793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465584@macro@USART_GTPR_GT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Pos",
    "location": {
      "column": "9",
      "line": "5795",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_GT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465665@macro@USART_GTPR_GT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Msk",
    "location": {
      "column": "9",
      "line": "5796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_GT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@465765@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "9",
      "line": "5797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466366@macro@DBGMCU_IDCODE_DEV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Pos",
    "location": {
      "column": "9",
      "line": "5806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466447@macro@DBGMCU_IDCODE_DEV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Msk",
    "location": {
      "column": "9",
      "line": "5807",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466549@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "9",
      "line": "5808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466657@macro@DBGMCU_IDCODE_REV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Pos",
    "location": {
      "column": "9",
      "line": "5810",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466738@macro@DBGMCU_IDCODE_REV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Msk",
    "location": {
      "column": "9",
      "line": "5811",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466841@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "9",
      "line": "5812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@466969@macro@DBGMCU_IDCODE_REV_ID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_0",
    "location": {
      "column": "9",
      "line": "5813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467072@macro@DBGMCU_IDCODE_REV_ID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_1",
    "location": {
      "column": "9",
      "line": "5814",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467175@macro@DBGMCU_IDCODE_REV_ID_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_2",
    "location": {
      "column": "9",
      "line": "5815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467278@macro@DBGMCU_IDCODE_REV_ID_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_3",
    "location": {
      "column": "9",
      "line": "5816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467381@macro@DBGMCU_IDCODE_REV_ID_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_4",
    "location": {
      "column": "9",
      "line": "5817",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467484@macro@DBGMCU_IDCODE_REV_ID_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_5",
    "location": {
      "column": "9",
      "line": "5818",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467587@macro@DBGMCU_IDCODE_REV_ID_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_6",
    "location": {
      "column": "9",
      "line": "5819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467690@macro@DBGMCU_IDCODE_REV_ID_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_7",
    "location": {
      "column": "9",
      "line": "5820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467793@macro@DBGMCU_IDCODE_REV_ID_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_8",
    "location": {
      "column": "9",
      "line": "5821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467896@macro@DBGMCU_IDCODE_REV_ID_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_9",
    "location": {
      "column": "9",
      "line": "5822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@467999@macro@DBGMCU_IDCODE_REV_ID_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_10",
    "location": {
      "column": "9",
      "line": "5823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468102@macro@DBGMCU_IDCODE_REV_ID_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_11",
    "location": {
      "column": "9",
      "line": "5824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468205@macro@DBGMCU_IDCODE_REV_ID_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_12",
    "location": {
      "column": "9",
      "line": "5825",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468308@macro@DBGMCU_IDCODE_REV_ID_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_13",
    "location": {
      "column": "9",
      "line": "5826",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468411@macro@DBGMCU_IDCODE_REV_ID_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_14",
    "location": {
      "column": "9",
      "line": "5827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468514@macro@DBGMCU_IDCODE_REV_ID_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_15",
    "location": {
      "column": "9",
      "line": "5828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468701@macro@DBGMCU_CR_DBG_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "5831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468782@macro@DBGMCU_CR_DBG_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "5832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468882@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "9",
      "line": "5833",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@468987@macro@DBGMCU_CR_DBG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469068@macro@DBGMCU_CR_DBG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5835",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469168@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "9",
      "line": "5836",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469272@macro@DBGMCU_CR_DBG_STANDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Pos",
    "location": {
      "column": "9",
      "line": "5837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469353@macro@DBGMCU_CR_DBG_STANDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Msk",
    "location": {
      "column": "9",
      "line": "5838",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469454@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "9",
      "line": "5839",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469561@macro@DBGMCU_CR_TRACE_IOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Pos",
    "location": {
      "column": "9",
      "line": "5840",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469642@macro@DBGMCU_CR_TRACE_IOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Msk",
    "location": {
      "column": "9",
      "line": "5841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469742@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "9",
      "line": "5842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469861@macro@DBGMCU_CR_TRACE_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Pos",
    "location": {
      "column": "9",
      "line": "5844",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@469942@macro@DBGMCU_CR_TRACE_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Msk",
    "location": {
      "column": "9",
      "line": "5845",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470042@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "9",
      "line": "5846",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470182@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "9",
      "line": "5847",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470282@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "9",
      "line": "5848",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470384@macro@DBGMCU_CR_DBG_IWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_IWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5850",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_IWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470465@macro@DBGMCU_CR_DBG_IWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_IWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5851",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_IWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470568@macro@DBGMCU_CR_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_IWDG_STOP",
    "location": {
      "column": "9",
      "line": "5852",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470711@macro@DBGMCU_CR_DBG_WWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_WWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5853",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_WWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470792@macro@DBGMCU_CR_DBG_WWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_WWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5854",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_WWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@470895@macro@DBGMCU_CR_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_WWDG_STOP",
    "location": {
      "column": "9",
      "line": "5855",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471033@macro@DBGMCU_CR_DBG_TIM1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5856",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471114@macro@DBGMCU_CR_DBG_TIM1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5857",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471217@macro@DBGMCU_CR_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM1_STOP",
    "location": {
      "column": "9",
      "line": "5858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471346@macro@DBGMCU_CR_DBG_TIM2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471427@macro@DBGMCU_CR_DBG_TIM2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471530@macro@DBGMCU_CR_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM2_STOP",
    "location": {
      "column": "9",
      "line": "5861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471659@macro@DBGMCU_CR_DBG_TIM3_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM3_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5862",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM3_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471740@macro@DBGMCU_CR_DBG_TIM3_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM3_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5863",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM3_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471843@macro@DBGMCU_CR_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM3_STOP",
    "location": {
      "column": "9",
      "line": "5864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@471972@macro@DBGMCU_CR_DBG_TIM4_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM4_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM4_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472053@macro@DBGMCU_CR_DBG_TIM4_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM4_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5866",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM4_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472156@macro@DBGMCU_CR_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM4_STOP",
    "location": {
      "column": "9",
      "line": "5867",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472285@macro@DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472366@macro@DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472479@macro@DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "5870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472616@macro@DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5871",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472697@macro@DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5872",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472810@macro@DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "5873",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@472947@macro@DBGMCU_CR_DBG_TIM5_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM5_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM5_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473028@macro@DBGMCU_CR_DBG_TIM5_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM5_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5875",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM5_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473131@macro@DBGMCU_CR_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM5_STOP",
    "location": {
      "column": "9",
      "line": "5876",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473260@macro@DBGMCU_CR_DBG_TIM6_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM6_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5877",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM6_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473341@macro@DBGMCU_CR_DBG_TIM6_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM6_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5878",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM6_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473444@macro@DBGMCU_CR_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM6_STOP",
    "location": {
      "column": "9",
      "line": "5879",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473573@macro@DBGMCU_CR_DBG_TIM7_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM7_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM7_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473654@macro@DBGMCU_CR_DBG_TIM7_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM7_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM7_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473757@macro@DBGMCU_CR_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM7_STOP",
    "location": {
      "column": "9",
      "line": "5882",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473886@macro@DBGMCU_CR_DBG_TIM15_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM15_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM15_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@473967@macro@DBGMCU_CR_DBG_TIM15_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM15_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM15_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474071@macro@DBGMCU_CR_DBG_TIM15_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM15_STOP",
    "location": {
      "column": "9",
      "line": "5885",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM15_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474199@macro@DBGMCU_CR_DBG_TIM16_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM16_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM16_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474280@macro@DBGMCU_CR_DBG_TIM16_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM16_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5887",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM16_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474384@macro@DBGMCU_CR_DBG_TIM16_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM16_STOP",
    "location": {
      "column": "9",
      "line": "5888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM16_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474512@macro@DBGMCU_CR_DBG_TIM17_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM17_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM17_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474593@macro@DBGMCU_CR_DBG_TIM17_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM17_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM17_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474697@macro@DBGMCU_CR_DBG_TIM17_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM17_STOP",
    "location": {
      "column": "9",
      "line": "5891",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM17_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474825@macro@DBGMCU_CR_DBG_TIM12_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM12_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5892",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM12_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@474906@macro@DBGMCU_CR_DBG_TIM12_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM12_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM12_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475010@macro@DBGMCU_CR_DBG_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM12_STOP",
    "location": {
      "column": "9",
      "line": "5894",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475138@macro@DBGMCU_CR_DBG_TIM13_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM13_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM13_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475219@macro@DBGMCU_CR_DBG_TIM13_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM13_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM13_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475323@macro@DBGMCU_CR_DBG_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM13_STOP",
    "location": {
      "column": "9",
      "line": "5897",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475451@macro@DBGMCU_CR_DBG_TIM14_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM14_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM14_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475532@macro@DBGMCU_CR_DBG_TIM14_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM14_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM14_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@475636@macro@DBGMCU_CR_DBG_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM14_STOP",
    "location": {
      "column": "9",
      "line": "5900",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "DBGMCU_CR_DBG_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476258@macro@FLASH_ACR_HLFCYA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_HLFCYA_Pos",
    "location": {
      "column": "9",
      "line": "5908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_ACR_HLFCYA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476339@macro@FLASH_ACR_HLFCYA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_HLFCYA_Msk",
    "location": {
      "column": "9",
      "line": "5909",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_ACR_HLFCYA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476439@macro@FLASH_ACR_HLFCYA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_HLFCYA",
    "location": {
      "column": "9",
      "line": "5910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_ACR_HLFCYA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476642@macro@FLASH_KEYR_FKEYR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEYR_FKEYR_Pos",
    "location": {
      "column": "9",
      "line": "5913",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEYR_FKEYR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476723@macro@FLASH_KEYR_FKEYR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEYR_FKEYR_Msk",
    "location": {
      "column": "9",
      "line": "5914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEYR_FKEYR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476826@macro@FLASH_KEYR_FKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEYR_FKEYR",
    "location": {
      "column": "9",
      "line": "5915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEYR_FKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@476925@macro@RDP_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDP_KEY_Pos",
    "location": {
      "column": "9",
      "line": "5917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RDP_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477006@macro@RDP_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDP_KEY_Msk",
    "location": {
      "column": "9",
      "line": "5918",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RDP_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477106@macro@RDP_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDP_KEY",
    "location": {
      "column": "9",
      "line": "5919",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RDP_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477202@macro@FLASH_KEY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY1_Pos",
    "location": {
      "column": "9",
      "line": "5920",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477283@macro@FLASH_KEY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY1_Msk",
    "location": {
      "column": "9",
      "line": "5921",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477383@macro@FLASH_KEY1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY1",
    "location": {
      "column": "9",
      "line": "5922",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477481@macro@FLASH_KEY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY2_Pos",
    "location": {
      "column": "9",
      "line": "5923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477562@macro@FLASH_KEY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY2_Msk",
    "location": {
      "column": "9",
      "line": "5924",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477662@macro@FLASH_KEY2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY2",
    "location": {
      "column": "9",
      "line": "5925",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_KEY2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477844@macro@FLASH_OPTKEYR_OPTKEYR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEYR_OPTKEYR_Pos",
    "location": {
      "column": "9",
      "line": "5928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OPTKEYR_OPTKEYR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@477925@macro@FLASH_OPTKEYR_OPTKEYR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEYR_OPTKEYR_Msk",
    "location": {
      "column": "9",
      "line": "5929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OPTKEYR_OPTKEYR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478033@macro@FLASH_OPTKEYR_OPTKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEYR_OPTKEYR",
    "location": {
      "column": "9",
      "line": "5930",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OPTKEYR_OPTKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478140@macro@FLASH_OPTKEY1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEY1",
    "location": {
      "column": "10",
      "line": "5932",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OPTKEY1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478241@macro@FLASH_OPTKEY2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEY2",
    "location": {
      "column": "10",
      "line": "5933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OPTKEY2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478425@macro@FLASH_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "5936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478506@macro@FLASH_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "5937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478606@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "5938",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478699@macro@FLASH_SR_PGERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGERR_Pos",
    "location": {
      "column": "9",
      "line": "5939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_PGERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478780@macro@FLASH_SR_PGERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGERR_Msk",
    "location": {
      "column": "9",
      "line": "5940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_PGERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478880@macro@FLASH_SR_PGERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGERR",
    "location": {
      "column": "9",
      "line": "5941",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_PGERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@478986@macro@FLASH_SR_WRPRTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPRTERR_Pos",
    "location": {
      "column": "9",
      "line": "5942",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_WRPRTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479067@macro@FLASH_SR_WRPRTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPRTERR_Msk",
    "location": {
      "column": "9",
      "line": "5943",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_WRPRTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479167@macro@FLASH_SR_WRPRTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPRTERR",
    "location": {
      "column": "9",
      "line": "5944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_WRPRTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479278@macro@FLASH_SR_EOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Pos",
    "location": {
      "column": "9",
      "line": "5945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_EOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479359@macro@FLASH_SR_EOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Msk",
    "location": {
      "column": "9",
      "line": "5946",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_EOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479459@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "5947",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479648@macro@FLASH_CR_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Pos",
    "location": {
      "column": "9",
      "line": "5950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479729@macro@FLASH_CR_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Msk",
    "location": {
      "column": "9",
      "line": "5951",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479829@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "5952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@479929@macro@FLASH_CR_PER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PER_Pos",
    "location": {
      "column": "9",
      "line": "5953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480010@macro@FLASH_CR_PER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PER_Msk",
    "location": {
      "column": "9",
      "line": "5954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480110@macro@FLASH_CR_PER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PER",
    "location": {
      "column": "9",
      "line": "5955",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_PER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480209@macro@FLASH_CR_MER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Pos",
    "location": {
      "column": "9",
      "line": "5956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_MER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480290@macro@FLASH_CR_MER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Msk",
    "location": {
      "column": "9",
      "line": "5957",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_MER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480390@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "5958",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480489@macro@FLASH_CR_OPTPG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTPG_Pos",
    "location": {
      "column": "9",
      "line": "5959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTPG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480570@macro@FLASH_CR_OPTPG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTPG_Msk",
    "location": {
      "column": "9",
      "line": "5960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTPG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480670@macro@FLASH_CR_OPTPG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTPG",
    "location": {
      "column": "9",
      "line": "5961",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTPG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480782@macro@FLASH_CR_OPTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTER_Pos",
    "location": {
      "column": "9",
      "line": "5962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480863@macro@FLASH_CR_OPTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTER_Msk",
    "location": {
      "column": "9",
      "line": "5963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@480963@macro@FLASH_CR_OPTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTER",
    "location": {
      "column": "9",
      "line": "5964",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481069@macro@FLASH_CR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "5965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481150@macro@FLASH_CR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "5966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481250@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "5967",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481344@macro@FLASH_CR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "5968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481425@macro@FLASH_CR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "5969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481525@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "5970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481618@macro@FLASH_CR_OPTWRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTWRE_Pos",
    "location": {
      "column": "9",
      "line": "5971",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTWRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481699@macro@FLASH_CR_OPTWRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTWRE_Msk",
    "location": {
      "column": "9",
      "line": "5972",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTWRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481799@macro@FLASH_CR_OPTWRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTWRE",
    "location": {
      "column": "9",
      "line": "5973",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_OPTWRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481913@macro@FLASH_CR_ERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_ERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_ERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@481994@macro@FLASH_CR_ERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_ERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_ERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482094@macro@FLASH_CR_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_ERRIE",
    "location": {
      "column": "9",
      "line": "5976",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482205@macro@FLASH_CR_EOPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Pos",
    "location": {
      "column": "9",
      "line": "5977",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_EOPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482286@macro@FLASH_CR_EOPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Msk",
    "location": {
      "column": "9",
      "line": "5978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_EOPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482386@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "5979",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482592@macro@FLASH_AR_FAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_AR_FAR_Pos",
    "location": {
      "column": "9",
      "line": "5982",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_AR_FAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482673@macro@FLASH_AR_FAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_AR_FAR_Msk",
    "location": {
      "column": "9",
      "line": "5983",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_AR_FAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482773@macro@FLASH_AR_FAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_AR_FAR",
    "location": {
      "column": "9",
      "line": "5984",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_AR_FAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@482959@macro@FLASH_OBR_OPTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_OPTERR_Pos",
    "location": {
      "column": "9",
      "line": "5987",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_OPTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483040@macro@FLASH_OBR_OPTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_OPTERR_Msk",
    "location": {
      "column": "9",
      "line": "5988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_OPTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483140@macro@FLASH_OBR_OPTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_OPTERR",
    "location": {
      "column": "9",
      "line": "5989",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_OPTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483246@macro@FLASH_OBR_RDPRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_RDPRT_Pos",
    "location": {
      "column": "9",
      "line": "5990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_RDPRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483327@macro@FLASH_OBR_RDPRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_RDPRT_Msk",
    "location": {
      "column": "9",
      "line": "5991",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_RDPRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483427@macro@FLASH_OBR_RDPRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_RDPRT",
    "location": {
      "column": "9",
      "line": "5992",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_RDPRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483533@macro@FLASH_OBR_IWDG_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_IWDG_SW_Pos",
    "location": {
      "column": "9",
      "line": "5994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_IWDG_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483614@macro@FLASH_OBR_IWDG_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_IWDG_SW_Msk",
    "location": {
      "column": "9",
      "line": "5995",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_IWDG_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483714@macro@FLASH_OBR_IWDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_IWDG_SW",
    "location": {
      "column": "9",
      "line": "5996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_IWDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483810@macro@FLASH_OBR_nRST_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STOP_Pos",
    "location": {
      "column": "9",
      "line": "5997",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483891@macro@FLASH_OBR_nRST_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STOP_Msk",
    "location": {
      "column": "9",
      "line": "5998",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@483991@macro@FLASH_OBR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "5999",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484089@macro@FLASH_OBR_nRST_STDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STDBY_Pos",
    "location": {
      "column": "9",
      "line": "6000",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484170@macro@FLASH_OBR_nRST_STDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STDBY_Msk",
    "location": {
      "column": "9",
      "line": "6001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484270@macro@FLASH_OBR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "6002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484369@macro@FLASH_OBR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_USER_Pos",
    "location": {
      "column": "9",
      "line": "6003",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484450@macro@FLASH_OBR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_USER_Msk",
    "location": {
      "column": "9",
      "line": "6004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484550@macro@FLASH_OBR_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_USER",
    "location": {
      "column": "9",
      "line": "6005",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484656@macro@FLASH_OBR_DATA0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA0_Pos",
    "location": {
      "column": "9",
      "line": "6006",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484737@macro@FLASH_OBR_DATA0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA0_Msk",
    "location": {
      "column": "9",
      "line": "6007",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484837@macro@FLASH_OBR_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA0",
    "location": {
      "column": "9",
      "line": "6008",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@484931@macro@FLASH_OBR_DATA1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA1_Pos",
    "location": {
      "column": "9",
      "line": "6009",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485012@macro@FLASH_OBR_DATA1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA1_Msk",
    "location": {
      "column": "9",
      "line": "6010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485112@macro@FLASH_OBR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_DATA1",
    "location": {
      "column": "9",
      "line": "6011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_OBR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485290@macro@FLASH_WRPR_WRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRPR_WRP_Pos",
    "location": {
      "column": "9",
      "line": "6014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRPR_WRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485371@macro@FLASH_WRPR_WRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRPR_WRP_Msk",
    "location": {
      "column": "9",
      "line": "6015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRPR_WRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485472@macro@FLASH_WRPR_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRPR_WRP",
    "location": {
      "column": "9",
      "line": "6016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRPR_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485742@macro@FLASH_RDP_RDP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_RDP_Pos",
    "location": {
      "column": "9",
      "line": "6021",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_RDP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485823@macro@FLASH_RDP_RDP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_RDP_Msk",
    "location": {
      "column": "9",
      "line": "6022",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_RDP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@485923@macro@FLASH_RDP_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_RDP",
    "location": {
      "column": "9",
      "line": "6023",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486039@macro@FLASH_RDP_nRDP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_nRDP_Pos",
    "location": {
      "column": "9",
      "line": "6024",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_nRDP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486120@macro@FLASH_RDP_nRDP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_nRDP_Msk",
    "location": {
      "column": "9",
      "line": "6025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_nRDP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486220@macro@FLASH_RDP_nRDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_nRDP",
    "location": {
      "column": "9",
      "line": "6026",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_RDP_nRDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486433@macro@FLASH_USER_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_USER_Pos",
    "location": {
      "column": "9",
      "line": "6029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486514@macro@FLASH_USER_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_USER_Msk",
    "location": {
      "column": "9",
      "line": "6030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486614@macro@FLASH_USER_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_USER",
    "location": {
      "column": "9",
      "line": "6031",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486719@macro@FLASH_USER_nUSER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_nUSER_Pos",
    "location": {
      "column": "9",
      "line": "6032",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_nUSER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486800@macro@FLASH_USER_nUSER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_nUSER_Msk",
    "location": {
      "column": "9",
      "line": "6033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_nUSER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@486900@macro@FLASH_USER_nUSER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_nUSER",
    "location": {
      "column": "9",
      "line": "6034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_USER_nUSER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487102@macro@FLASH_DATA0_DATA0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_DATA0_Pos",
    "location": {
      "column": "9",
      "line": "6037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_DATA0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487183@macro@FLASH_DATA0_DATA0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_DATA0_Msk",
    "location": {
      "column": "9",
      "line": "6038",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_DATA0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487283@macro@FLASH_DATA0_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_DATA0",
    "location": {
      "column": "9",
      "line": "6039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487401@macro@FLASH_DATA0_nDATA0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_nDATA0_Pos",
    "location": {
      "column": "9",
      "line": "6040",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_nDATA0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487482@macro@FLASH_DATA0_nDATA0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_nDATA0_Msk",
    "location": {
      "column": "9",
      "line": "6041",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_nDATA0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487582@macro@FLASH_DATA0_nDATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA0_nDATA0",
    "location": {
      "column": "9",
      "line": "6042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA0_nDATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487797@macro@FLASH_DATA1_DATA1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_DATA1_Pos",
    "location": {
      "column": "9",
      "line": "6045",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_DATA1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487878@macro@FLASH_DATA1_DATA1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_DATA1_Msk",
    "location": {
      "column": "9",
      "line": "6046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_DATA1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@487978@macro@FLASH_DATA1_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_DATA1",
    "location": {
      "column": "9",
      "line": "6047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488096@macro@FLASH_DATA1_nDATA1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_nDATA1_Pos",
    "location": {
      "column": "9",
      "line": "6048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_nDATA1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488177@macro@FLASH_DATA1_nDATA1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_nDATA1_Msk",
    "location": {
      "column": "9",
      "line": "6049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_nDATA1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488277@macro@FLASH_DATA1_nDATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_DATA1_nDATA1",
    "location": {
      "column": "9",
      "line": "6050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_DATA1_nDATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488492@macro@FLASH_WRP0_WRP0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_WRP0_Pos",
    "location": {
      "column": "9",
      "line": "6053",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_WRP0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488573@macro@FLASH_WRP0_WRP0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_WRP0_Msk",
    "location": {
      "column": "9",
      "line": "6054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_WRP0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488673@macro@FLASH_WRP0_WRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_WRP0",
    "location": {
      "column": "9",
      "line": "6055",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_WRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488804@macro@FLASH_WRP0_nWRP0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_nWRP0_Pos",
    "location": {
      "column": "9",
      "line": "6056",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_nWRP0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488885@macro@FLASH_WRP0_nWRP0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_nWRP0_Msk",
    "location": {
      "column": "9",
      "line": "6057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_nWRP0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@488985@macro@FLASH_WRP0_nWRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_nWRP0",
    "location": {
      "column": "9",
      "line": "6058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP0_nWRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489213@macro@FLASH_WRP1_WRP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_WRP1_Pos",
    "location": {
      "column": "9",
      "line": "6061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_WRP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489294@macro@FLASH_WRP1_WRP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_WRP1_Msk",
    "location": {
      "column": "9",
      "line": "6062",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_WRP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489394@macro@FLASH_WRP1_WRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_WRP1",
    "location": {
      "column": "9",
      "line": "6063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_WRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489525@macro@FLASH_WRP1_nWRP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_nWRP1_Pos",
    "location": {
      "column": "9",
      "line": "6064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_nWRP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489606@macro@FLASH_WRP1_nWRP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_nWRP1_Msk",
    "location": {
      "column": "9",
      "line": "6065",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_nWRP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489706@macro@FLASH_WRP1_nWRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_nWRP1",
    "location": {
      "column": "9",
      "line": "6066",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP1_nWRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@489934@macro@FLASH_WRP2_WRP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_WRP2_Pos",
    "location": {
      "column": "9",
      "line": "6069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_WRP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490015@macro@FLASH_WRP2_WRP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_WRP2_Msk",
    "location": {
      "column": "9",
      "line": "6070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_WRP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490115@macro@FLASH_WRP2_WRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_WRP2",
    "location": {
      "column": "9",
      "line": "6071",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_WRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490246@macro@FLASH_WRP2_nWRP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_nWRP2_Pos",
    "location": {
      "column": "9",
      "line": "6072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_nWRP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490327@macro@FLASH_WRP2_nWRP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_nWRP2_Msk",
    "location": {
      "column": "9",
      "line": "6073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_nWRP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490427@macro@FLASH_WRP2_nWRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_nWRP2",
    "location": {
      "column": "9",
      "line": "6074",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP2_nWRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490655@macro@FLASH_WRP3_WRP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_WRP3_Pos",
    "location": {
      "column": "9",
      "line": "6077",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_WRP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490736@macro@FLASH_WRP3_WRP3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_WRP3_Msk",
    "location": {
      "column": "9",
      "line": "6078",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_WRP3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490836@macro@FLASH_WRP3_WRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_WRP3",
    "location": {
      "column": "9",
      "line": "6079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_WRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@490967@macro@FLASH_WRP3_nWRP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_nWRP3_Pos",
    "location": {
      "column": "9",
      "line": "6080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_nWRP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491048@macro@FLASH_WRP3_nWRP3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_nWRP3_Msk",
    "location": {
      "column": "9",
      "line": "6081",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_nWRP3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491148@macro@FLASH_WRP3_nWRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_nWRP3",
    "location": {
      "column": "9",
      "line": "6082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "FLASH_WRP3_nWRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491467@macro@IS_ADC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_ADC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491531@macro@IS_ADC_COMMON_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_COMMON_INSTANCE",
    "location": {
      "column": "9",
      "line": "6101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_ADC_COMMON_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491603@macro@IS_ADC_DMA_CAPABILITY_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_DMA_CAPABILITY_INSTANCE",
    "location": {
      "column": "9",
      "line": "6103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_ADC_DMA_CAPABILITY_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491758@macro@IS_CEC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CEC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_CEC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@491901@macro@IS_CRC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_CRC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@492044@macro@IS_DAC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_DAC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@492188@macro@IS_DMA_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_DMA_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@493170@macro@IS_GPIO_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_GPIO_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@493726@macro@IS_GPIO_AF_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_AF_INSTANCE",
    "location": {
      "column": "9",
      "line": "6138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_GPIO_AF_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@493880@macro@IS_GPIO_LOCK_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_LOCK_INSTANCE",
    "location": {
      "column": "9",
      "line": "6141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_GPIO_LOCK_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@494036@macro@IS_I2C_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_I2C_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@494248@macro@IS_SMBUS_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMBUS_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_SMBUS_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@494391@macro@IS_IWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_IWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@494537@macro@IS_SPI_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_SPI_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@494897@macro@IS_TIM_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INSTANCE",
    "location": {
      "column": "9",
      "line": "6160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@495358@macro@IS_TIM_ADVANCED_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ADVANCED_INSTANCE",
    "location": {
      "column": "9",
      "line": "6175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_ADVANCED_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@495425@macro@IS_TIM_CC1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC1_INSTANCE",
    "location": {
      "column": "9",
      "line": "6177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CC1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@495824@macro@IS_TIM_CC2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC2_INSTANCE",
    "location": {
      "column": "9",
      "line": "6190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CC2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@496091@macro@IS_TIM_CC3_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC3_INSTANCE",
    "location": {
      "column": "9",
      "line": "6199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CC3_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@496291@macro@IS_TIM_CC4_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC4_INSTANCE",
    "location": {
      "column": "9",
      "line": "6206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CC4_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@496491@macro@IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "location": {
      "column": "9",
      "line": "6213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@496708@macro@IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "location": {
      "column": "9",
      "line": "6220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@496925@macro@IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "location": {
      "column": "9",
      "line": "6227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@497204@macro@IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "location": {
      "column": "9",
      "line": "6236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@497484@macro@IS_TIM_OCXREF_CLEAR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "location": {
      "column": "9",
      "line": "6245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@497693@macro@IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "6252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@497907@macro@IS_TIM_XOR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_XOR_INSTANCE",
    "location": {
      "column": "9",
      "line": "6259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_XOR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@498107@macro@IS_TIM_MASTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MASTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "6266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_MASTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@498443@macro@IS_TIM_SLAVE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_INSTANCE",
    "location": {
      "column": "9",
      "line": "6277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_SLAVE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@498712@macro@IS_TIM_SYNCHRO_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SYNCHRO_INSTANCE",
    "location": {
      "column": "9",
      "line": "6286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_SYNCHRO_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@498791@macro@IS_TIM_DMABURST_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMABURST_INSTANCE",
    "location": {
      "column": "9",
      "line": "6288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_DMABURST_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@499096@macro@IS_TIM_BREAK_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_INSTANCE",
    "location": {
      "column": "9",
      "line": "6298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_BREAK_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@499266@macro@IS_TIM_CCX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX_INSTANCE",
    "location": {
      "column": "9",
      "line": "6304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CCX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@501756@macro@IS_TIM_CCXN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN_INSTANCE",
    "location": {
      "column": "9",
      "line": "6355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CCXN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@502458@macro@IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "location": {
      "column": "9",
      "line": "6370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@502674@macro@IS_TIM_REPETITION_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "6377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@502857@macro@IS_TIM_CLOCK_DIVISION_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "location": {
      "column": "9",
      "line": "6383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@503267@macro@IS_TIM_DMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "6396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_DMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@503637@macro@IS_TIM_DMA_CC_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_CC_INSTANCE",
    "location": {
      "column": "9",
      "line": "6408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_DMA_CC_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@503944@macro@IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "location": {
      "column": "9",
      "line": "6418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@504126@macro@IS_TIM_ETR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ETR_INSTANCE",
    "location": {
      "column": "9",
      "line": "6424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_ETR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@504471@macro@IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "6430",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@504901@macro@IS_TIM_32B_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_32B_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "6436",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_TIM_32B_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@505174@macro@IS_USART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_INSTANCE",
    "location": {
      "column": "9",
      "line": "6442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_USART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@505452@macro@IS_UART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_INSTANCE",
    "location": {
      "column": "9",
      "line": "6447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@505855@macro@IS_UART_HALFDUPLEX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HALFDUPLEX_INSTANCE",
    "location": {
      "column": "9",
      "line": "6454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_HALFDUPLEX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@506305@macro@IS_UART_LIN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_LIN_INSTANCE",
    "location": {
      "column": "9",
      "line": "6461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_LIN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@506765@macro@IS_UART_HWFLOW_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HWFLOW_INSTANCE",
    "location": {
      "column": "9",
      "line": "6468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_HWFLOW_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@507061@macro@IS_SMARTCARD_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMARTCARD_INSTANCE",
    "location": {
      "column": "9",
      "line": "6473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_SMARTCARD_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@507351@macro@IS_IRDA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IRDA_INSTANCE",
    "location": {
      "column": "9",
      "line": "6478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_IRDA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@507755@macro@IS_UART_MULTIPROCESSOR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_MULTIPROCESSOR_INSTANCE",
    "location": {
      "column": "9",
      "line": "6485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_MULTIPROCESSOR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508232@macro@IS_UART_DMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_DMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "6492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_UART_DMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508656@macro@IS_RTC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_RTC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508795@macro@IS_WWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "6502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "IS_WWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508865@macro@RCC_HSE_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_MIN",
    "location": {
      "column": "9",
      "line": "6507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_HSE_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508903@macro@RCC_HSE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_MAX",
    "location": {
      "column": "9",
      "line": "6508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_HSE_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@508943@macro@RCC_MAX_FREQUENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY",
    "location": {
      "column": "9",
      "line": "6510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "RCC_MAX_FREQUENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509606@macro@ADC1_2_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_2_IRQn",
    "location": {
      "column": "9",
      "line": "6524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC1_2_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509649@macro@USBWakeUp_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USBWakeUp_IRQn",
    "location": {
      "column": "9",
      "line": "6525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USBWakeUp_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509691@macro@OTG_FS_WKUP_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OTG_FS_WKUP_IRQn",
    "location": {
      "column": "9",
      "line": "6526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "OTG_FS_WKUP_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509733@macro@TIM8_BRK_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BRK_IRQn",
    "location": {
      "column": "9",
      "line": "6527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_BRK_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509777@macro@TIM8_BRK_TIM12_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BRK_TIM12_IRQn",
    "location": {
      "column": "9",
      "line": "6528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_BRK_TIM12_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509821@macro@TIM8_UP_TIM13_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_UP_TIM13_IRQn",
    "location": {
      "column": "9",
      "line": "6529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_UP_TIM13_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509865@macro@TIM8_UP_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_UP_IRQn",
    "location": {
      "column": "9",
      "line": "6530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_UP_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509909@macro@TIM8_TRG_COM_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_TRG_COM_IRQn",
    "location": {
      "column": "9",
      "line": "6531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_TRG_COM_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509953@macro@TIM8_TRG_COM_TIM14_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_TRG_COM_TIM14_IRQn",
    "location": {
      "column": "9",
      "line": "6532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_TRG_COM_TIM14_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@509997@macro@TIM9_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_IRQn",
    "location": {
      "column": "9",
      "line": "6533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM9_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510050@macro@TIM1_BRK_TIM9_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BRK_TIM9_IRQn",
    "location": {
      "column": "9",
      "line": "6534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_BRK_TIM9_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510103@macro@TIM1_BRK_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BRK_IRQn",
    "location": {
      "column": "9",
      "line": "6535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_BRK_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510156@macro@TIM1_TRG_COM_TIM11_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_TRG_COM_TIM11_IRQn",
    "location": {
      "column": "9",
      "line": "6536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_TRG_COM_TIM11_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510213@macro@TIM1_TRG_COM_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_TRG_COM_IRQn",
    "location": {
      "column": "9",
      "line": "6537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_TRG_COM_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510270@macro@TIM11_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_IRQn",
    "location": {
      "column": "9",
      "line": "6538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM11_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510327@macro@TIM10_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_IRQn",
    "location": {
      "column": "9",
      "line": "6539",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM10_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510379@macro@TIM1_UP_TIM10_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_UP_TIM10_IRQn",
    "location": {
      "column": "9",
      "line": "6540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_UP_TIM10_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510431@macro@TIM1_UP_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_UP_IRQn",
    "location": {
      "column": "9",
      "line": "6541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_UP_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510483@macro@TIM6_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_IRQn",
    "location": {
      "column": "9",
      "line": "6542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM6_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510566@macro@ADC1_2_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_2_IRQHandler",
    "location": {
      "column": "9",
      "line": "6546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "ADC1_2_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510621@macro@USBWakeUp_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USBWakeUp_IRQHandler",
    "location": {
      "column": "9",
      "line": "6547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "USBWakeUp_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510675@macro@OTG_FS_WKUP_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OTG_FS_WKUP_IRQHandler",
    "location": {
      "column": "9",
      "line": "6548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "OTG_FS_WKUP_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510729@macro@TIM8_BRK_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BRK_IRQHandler",
    "location": {
      "column": "9",
      "line": "6549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_BRK_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510785@macro@TIM8_BRK_TIM12_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BRK_TIM12_IRQHandler",
    "location": {
      "column": "9",
      "line": "6550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_BRK_TIM12_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510841@macro@TIM8_UP_TIM13_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_UP_TIM13_IRQHandler",
    "location": {
      "column": "9",
      "line": "6551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_UP_TIM13_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510897@macro@TIM8_UP_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_UP_IRQHandler",
    "location": {
      "column": "9",
      "line": "6552",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_UP_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@510953@macro@TIM8_TRG_COM_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_TRG_COM_IRQHandler",
    "location": {
      "column": "9",
      "line": "6553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_TRG_COM_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511009@macro@TIM8_TRG_COM_TIM14_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_TRG_COM_TIM14_IRQHandler",
    "location": {
      "column": "9",
      "line": "6554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM8_TRG_COM_TIM14_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511065@macro@TIM9_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_IRQHandler",
    "location": {
      "column": "9",
      "line": "6555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM9_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511130@macro@TIM1_BRK_TIM9_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BRK_TIM9_IRQHandler",
    "location": {
      "column": "9",
      "line": "6556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_BRK_TIM9_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511195@macro@TIM1_BRK_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BRK_IRQHandler",
    "location": {
      "column": "9",
      "line": "6557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_BRK_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511260@macro@TIM1_TRG_COM_TIM11_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_TRG_COM_TIM11_IRQHandler",
    "location": {
      "column": "9",
      "line": "6558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_TRG_COM_TIM11_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511329@macro@TIM1_TRG_COM_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_TRG_COM_IRQHandler",
    "location": {
      "column": "9",
      "line": "6559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_TRG_COM_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511398@macro@TIM11_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_IRQHandler",
    "location": {
      "column": "9",
      "line": "6560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM11_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511467@macro@TIM10_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_IRQHandler",
    "location": {
      "column": "9",
      "line": "6561",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM10_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511531@macro@TIM1_UP_TIM10_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_UP_TIM10_IRQHandler",
    "location": {
      "column": "9",
      "line": "6562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_UP_TIM10_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511595@macro@TIM1_UP_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_UP_IRQHandler",
    "location": {
      "column": "9",
      "line": "6563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM1_UP_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f100xe.h@511659@macro@TIM6_IRQHandler",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_IRQHandler",
    "location": {
      "column": "9",
      "line": "6564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f100xe.h"
    },
    "name": "TIM6_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@1248@macro@__CORE_CM3_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM3_H_GENERIC",
    "location": {
      "column": "9",
      "line": "32",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CORE_CM3_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@2226@macro@__CM3_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM3_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "66",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CM3_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@2351@macro@__CM3_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM3_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "67",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CM3_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@2475@macro@__CM3_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM3_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "68",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CM3_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@2670@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "71",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@2875@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "9",
      "line": "76",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@4380@macro@__CORE_CM3_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM3_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__CORE_CM3_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@5629@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@5719@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@5802@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@5951@macro@__IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IM",
    "location": {
      "column": "13",
      "line": "173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@6049@macro@__OM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__OM",
    "location": {
      "column": "13",
      "line": "174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__OM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@6148@macro@__IOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IOM",
    "location": {
      "column": "13",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__IOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "208",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "210",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "211",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "212",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "213",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "214",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm3.h@7065@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "215",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          },
          {
            "ID": "c:@UA@APSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "216",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_206_9::_anonymous_core_cm3_h_208_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_206_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "217",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_206_9"
      },
      {
        "ID": "c:core_cm3.h@T@APSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APSR_Type",
        "location": {
          "column": "3",
          "line": "218",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "APSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_206_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@7819@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@7935@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8049@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8165@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8279@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "227",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8395@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8509@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "230",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8625@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8739@macro@APSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@8855@macro@APSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "APSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm3.h@9071",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "242",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm3.h@9071@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "244",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_240_9::_anonymous_core_cm3_h_242_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm3.h@9071@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "245",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_240_9::_anonymous_core_cm3_h_242_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "246",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_240_9::_anonymous_core_cm3_h_242_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_240_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "247",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_240_9"
      },
      {
        "ID": "c:core_cm3.h@T@IPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union IPSR_Type",
        "location": {
          "column": "3",
          "line": "248",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_240_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@9455@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@9573@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "260",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "262",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "263",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@ICI_IT_1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_1",
            "location": {
              "column": "14",
              "line": "264",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "ICI_IT_1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "265",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "266",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@ICI_IT_2",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_2",
            "location": {
              "column": "14",
              "line": "267",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "ICI_IT_2",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "268",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "269",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "270",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "271",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm3.h@9798@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "272",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "273",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_258_9::_anonymous_core_cm3_h_260_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_258_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "274",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_258_9"
      },
      {
        "ID": "c:core_cm3.h@T@xPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union xPSR_Type",
        "location": {
          "column": "3",
          "line": "275",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "xPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_258_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@10931@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11047@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11161@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11277@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11391@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11507@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11621@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11737@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11851@macro@xPSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@11967@macro@xPSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12081@macro@xPSR_ICI_IT_2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Pos",
    "location": {
      "column": "9",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ICI_IT_2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12209@macro@xPSR_ICI_IT_2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Msk",
    "location": {
      "column": "9",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ICI_IT_2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12335@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12451@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12565@macro@xPSR_ICI_IT_1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Pos",
    "location": {
      "column": "9",
      "line": "299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ICI_IT_1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12693@macro@xPSR_ICI_IT_1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Msk",
    "location": {
      "column": "9",
      "line": "300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ICI_IT_1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12819@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "302",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@12937@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm3.h@13142",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "311",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm3.h@13142@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "313",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "nPRIV",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_309_9::_anonymous_core_cm3_h_311_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm3.h@13142@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "314",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_309_9::_anonymous_core_cm3_h_311_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm3.h@13142@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "315",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_309_9::_anonymous_core_cm3_h_311_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "316",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_309_9::_anonymous_core_cm3_h_311_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_309_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "317",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_309_9"
      },
      {
        "ID": "c:core_cm3.h@T@CONTROL_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union CONTROL_Type",
        "location": {
          "column": "3",
          "line": "318",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CONTROL_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_309_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@13630@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@13753@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@13874@macro@CONTROL_nPRIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Pos",
    "location": {
      "column": "9",
      "line": "324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CONTROL_nPRIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@13997@macro@CONTROL_nPRIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Msk",
    "location": {
      "column": "9",
      "line": "325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CONTROL_nPRIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "18",
          "line": "342",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "343",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "18",
          "line": "344",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RSERVED1",
        "location": {
          "column": "18",
          "line": "345",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RSERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "18",
          "line": "346",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "347",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "18",
          "line": "348",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "349",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "18",
          "line": "350",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IABR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "351",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "18",
          "line": "352",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "353",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "18",
          "line": "354",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "STIR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      },
      {
        "ID": "c:core_cm3.h@T@NVIC_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_Type",
        "location": {
          "column": "4",
          "line": "355",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "NVIC_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_340_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@15455@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@15578@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "18",
          "line": "376",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "18",
          "line": "377",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "18",
          "line": "378",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "VTOR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "18",
          "line": "379",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "18",
          "line": "380",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "18",
          "line": "381",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "18",
          "line": "382",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "18",
          "line": "383",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "18",
          "line": "384",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "18",
          "line": "385",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "HFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "18",
          "line": "386",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "18",
          "line": "387",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MMFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "18",
          "line": "388",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "BFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "18",
          "line": "389",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "AFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "18",
          "line": "390",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "18",
          "line": "391",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "18",
          "line": "392",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ADR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "18",
          "line": "393",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MMFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "18",
          "line": "394",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ISAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "395",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "18",
          "line": "396",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CPACR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      },
      {
        "ID": "c:core_cm3.h@T@SCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCB_Type",
        "location": {
          "column": "3",
          "line": "397",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_374_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18158@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18289@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18418@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18545@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18670@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "406",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18802@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "407",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@18932@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19058@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "410",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19182@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "412",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19310@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19492@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19621@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "417",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19748@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@19876@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20002@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20130@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20256@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20384@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "426",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20510@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20638@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20764@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@20893@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21020@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "434",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21149@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "435",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21276@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21406@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21534@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21662@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21788@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@21917@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@22180@macro@SCB_VTOR_TBLBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLBASE_Pos",
    "location": {
      "column": "9",
      "line": "448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_VTOR_TBLBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@22306@macro@SCB_VTOR_TBLBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLBASE_Msk",
    "location": {
      "column": "9",
      "line": "449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_VTOR_TBLBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@22430@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@22555@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23011@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23138@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23263@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23394@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23523@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23652@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23779@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@23907@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24033@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24164@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24293@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24426@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24557@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24686@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24860@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@24987@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25112@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "484",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25239@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25364@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25493@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "488",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25674@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "491",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25800@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@25924@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26051@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26176@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "497",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26303@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "498",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26428@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "500",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26557@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "501",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26684@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26814@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@26942@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27074@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "507",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27269@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "510",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27400@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27529@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "513",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27660@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27789@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "516",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@27920@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "517",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28049@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28181@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "520",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28311@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28445@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "523",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28577@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28711@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28843@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@28977@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29109@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29239@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29367@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "534",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29496@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29623@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "537",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29753@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "538",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@29881@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "540",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30010@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30137@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30268@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30397@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30528@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30657@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30788@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "550",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@30975@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31121@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31265@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31409@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31551@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31705@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@31945@macro@SCB_CFSR_MMARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Pos",
    "location": {
      "column": "9",
      "line": "563",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MMARVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32081@macro@SCB_CFSR_MMARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Msk",
    "location": {
      "column": "9",
      "line": "564",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MMARVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32215@macro@SCB_CFSR_MSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32349@macro@SCB_CFSR_MSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32481@macro@SCB_CFSR_MUNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32617@macro@SCB_CFSR_MUNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32751@macro@SCB_CFSR_DACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@32886@macro@SCB_CFSR_DACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33019@macro@SCB_CFSR_IACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33154@macro@SCB_CFSR_IACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33368@macro@SCB_CFSR_BFARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Pos",
    "location": {
      "column": "9",
      "line": "579",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_BFARVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33503@macro@SCB_CFSR_BFARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Msk",
    "location": {
      "column": "9",
      "line": "580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_BFARVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33636@macro@SCB_CFSR_STKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Pos",
    "location": {
      "column": "9",
      "line": "582",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_STKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33768@macro@SCB_CFSR_STKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Msk",
    "location": {
      "column": "9",
      "line": "583",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_STKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@33898@macro@SCB_CFSR_UNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34032@macro@SCB_CFSR_UNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "586",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34164@macro@SCB_CFSR_IMPRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "588",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34301@macro@SCB_CFSR_IMPRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "589",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34436@macro@SCB_CFSR_PRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_PRECISERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34571@macro@SCB_CFSR_PRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_PRECISERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34704@macro@SCB_CFSR_IBUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Pos",
    "location": {
      "column": "9",
      "line": "594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IBUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@34837@macro@SCB_CFSR_IBUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Msk",
    "location": {
      "column": "9",
      "line": "595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_IBUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35051@macro@SCB_CFSR_DIVBYZERO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Pos",
    "location": {
      "column": "9",
      "line": "598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35186@macro@SCB_CFSR_DIVBYZERO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Msk",
    "location": {
      "column": "9",
      "line": "599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35319@macro@SCB_CFSR_UNALIGNED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Pos",
    "location": {
      "column": "9",
      "line": "601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35454@macro@SCB_CFSR_UNALIGNED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Msk",
    "location": {
      "column": "9",
      "line": "602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35587@macro@SCB_CFSR_NOCP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Pos",
    "location": {
      "column": "9",
      "line": "604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_NOCP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35717@macro@SCB_CFSR_NOCP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Msk",
    "location": {
      "column": "9",
      "line": "605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_NOCP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35845@macro@SCB_CFSR_INVPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Pos",
    "location": {
      "column": "9",
      "line": "607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_INVPC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@35976@macro@SCB_CFSR_INVPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Msk",
    "location": {
      "column": "9",
      "line": "608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_INVPC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36105@macro@SCB_CFSR_INVSTATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Pos",
    "location": {
      "column": "9",
      "line": "610",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_INVSTATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36239@macro@SCB_CFSR_INVSTATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Msk",
    "location": {
      "column": "9",
      "line": "611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_INVSTATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36371@macro@SCB_CFSR_UNDEFINSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Pos",
    "location": {
      "column": "9",
      "line": "613",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36507@macro@SCB_CFSR_UNDEFINSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Msk",
    "location": {
      "column": "9",
      "line": "614",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36691@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36818@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "618",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@36943@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37068@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37191@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "623",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37317@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37492@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37619@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37744@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37869@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@37992@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "633",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@38118@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@38242@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "636",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@38365@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@38486@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@38611@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "640",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "657",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_655_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "18",
          "line": "658",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ICTR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_655_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "18",
          "line": "660",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ACTLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_655_9"
      },
      {
        "ID": "c:core_cm3.h@T@SCnSCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCnSCB_Type",
        "location": {
          "column": "3",
          "line": "664",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SCnSCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_655_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@39490@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@39613@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "668",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@39782@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "672",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@39902@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "673",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@40020@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "675",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@40143@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@40264@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "678",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@40387@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "679",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "694",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "696",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_694_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "18",
          "line": "697",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_694_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "18",
          "line": "698",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_694_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "18",
          "line": "699",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_694_9"
      },
      {
        "ID": "c:core_cm3.h@T@SysTick_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SysTick_Type",
        "location": {
          "column": "3",
          "line": "700",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SysTick_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_694_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41296@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "703",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41428@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "704",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41558@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41690@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "707",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41820@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "709",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@41950@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42078@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42207@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42377@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42506@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42677@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42806@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@42981@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "724",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@43110@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "725",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@43237@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@43365@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "728",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@43491@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "730",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@43620@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm3.h@44096",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "9",
          "line": "748",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm3.h@44096@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "22",
              "line": "750",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "u8",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_746_9::_anonymous_core_cm3_h_748_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm3.h@44096@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "22",
              "line": "751",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "u16",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_746_9::_anonymous_core_cm3_h_748_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm3.h@44096@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "22",
              "line": "752",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "u32",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_746_9::_anonymous_core_cm3_h_748_9"
          },
          {
            "ID": "c:@SA@ITM_Type@FI@PORT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "PORT",
            "location": {
              "column": "6",
              "line": "753",
              "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
            },
            "name": "PORT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm3_h_746_9::_anonymous_core_cm3_h_748_9"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "754",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "18",
          "line": "755",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "TER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "756",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "18",
          "line": "757",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "TPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "758",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "18",
          "line": "759",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "TCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "760",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IWR",
        "location": {
          "column": "18",
          "line": "761",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IWR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IRR",
        "location": {
          "column": "18",
          "line": "762",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IRR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMCR",
        "location": {
          "column": "18",
          "line": "763",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "IMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "764",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "18",
          "line": "765",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "LAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "18",
          "line": "766",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "LSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "767",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "18",
          "line": "768",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "18",
          "line": "769",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "18",
          "line": "770",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID6",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "18",
          "line": "771",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "18",
          "line": "772",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "18",
          "line": "773",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "18",
          "line": "774",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "18",
          "line": "775",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "18",
          "line": "776",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "18",
          "line": "777",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "18",
          "line": "778",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "18",
          "line": "779",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      },
      {
        "ID": "c:core_cm3.h@T@ITM_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ITM_Type",
        "location": {
          "column": "3",
          "line": "780",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ITM_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_746_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@46924@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "783",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47050@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "784",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47220@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "787",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47342@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "788",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47462@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "790",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47585@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "791",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47706@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "793",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47850@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "794",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@47992@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48120@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48246@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "799",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48370@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48492@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "802",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48616@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48738@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "805",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48863@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@48986@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49109@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "809",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49230@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "811",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49362@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49542@macro@ITM_IWR_ATVALIDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Pos",
    "location": {
      "column": "9",
      "line": "815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IWR_ATVALIDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49668@macro@ITM_IWR_ATVALIDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Msk",
    "location": {
      "column": "9",
      "line": "816",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IWR_ATVALIDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49841@macro@ITM_IRR_ATREADYM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Pos",
    "location": {
      "column": "9",
      "line": "819",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IRR_ATREADYM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@49967@macro@ITM_IRR_ATREADYM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Msk",
    "location": {
      "column": "9",
      "line": "820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IRR_ATREADYM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50148@macro@ITM_IMCR_INTEGRATION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Pos",
    "location": {
      "column": "9",
      "line": "823",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50278@macro@ITM_IMCR_INTEGRATION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Msk",
    "location": {
      "column": "9",
      "line": "824",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50450@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50575@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50698@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50822@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@50944@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "833",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@51069@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "849",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "851",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "18",
          "line": "852",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CYCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "18",
          "line": "853",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CPICNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "18",
          "line": "854",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "EXCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "18",
          "line": "855",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SLEEPCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "18",
          "line": "856",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "LSUCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "18",
          "line": "857",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FOLDCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "18",
          "line": "858",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "PCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "18",
          "line": "859",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "COMP0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "18",
          "line": "860",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MASK0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "18",
          "line": "861",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FUNCTION0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "862",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "18",
          "line": "863",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "COMP1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "18",
          "line": "864",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MASK1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "18",
          "line": "865",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FUNCTION1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "866",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "18",
          "line": "867",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "COMP2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "18",
          "line": "868",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MASK2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "18",
          "line": "869",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FUNCTION2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "870",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "18",
          "line": "871",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "COMP3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "18",
          "line": "872",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "MASK3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "18",
          "line": "873",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FUNCTION3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      },
      {
        "ID": "c:core_cm3.h@T@DWT_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DWT_Type",
        "location": {
          "column": "3",
          "line": "874",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DWT_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_849_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@53527@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "877",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@53650@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "878",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@53771@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "880",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@53895@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "881",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54017@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54142@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "884",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54265@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54389@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "887",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54511@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "889",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54635@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "890",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54757@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "892",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@54882@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "893",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55005@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "895",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55131@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "896",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55255@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "898",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55380@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55503@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "901",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55630@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "902",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55755@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "904",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@55880@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "905",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56003@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "907",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56128@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "908",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56251@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "910",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56376@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "911",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56499@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "913",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56625@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56749@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "916",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56872@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@56993@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "919",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57115@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "920",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57235@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "922",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57359@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57481@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "925",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57607@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "926",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57731@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "928",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@57856@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "929",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58021@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "932",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58145@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "933",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58324@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "936",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58448@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58614@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "940",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58742@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "941",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@58910@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "944",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59034@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "945",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59213@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59339@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59511@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "952",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59631@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59801@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "956",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@59928@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "957",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60053@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "959",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60183@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "960",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60311@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60441@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "963",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60569@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "965",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60698@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "966",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60825@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "968",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@60952@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "969",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61077@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "971",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61207@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "972",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61335@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "974",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61463@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "975",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61589@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "977",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61718@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61845@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "980",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@61973@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "981",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "18",
          "line": "998",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "18",
          "line": "999",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "1000",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "18",
          "line": "1001",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ACPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "1002",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "18",
          "line": "1003",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "SPPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "1004",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "18",
          "line": "1005",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "18",
          "line": "1006",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FFCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "18",
          "line": "1007",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "1008",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "18",
          "line": "1009",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "TRIGGER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "18",
          "line": "1010",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FIFO0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "18",
          "line": "1011",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ITATBCTR2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "1012",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "18",
          "line": "1013",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ITATBCTR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "18",
          "line": "1014",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "FIFO1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "18",
          "line": "1015",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "ITCTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "1016",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "18",
          "line": "1017",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CLAIMSET",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "18",
          "line": "1018",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CLAIMCLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "18",
          "line": "1019",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "18",
          "line": "1020",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DEVID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "18",
          "line": "1021",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DEVTYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      },
      {
        "ID": "c:core_cm3.h@T@TPI_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TPI_Type",
        "location": {
          "column": "3",
          "line": "1022",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "TPI_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_996_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@64353@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@64478@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "1026",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@64655@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@64777@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@64956@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65081@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "1034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65204@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65329@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65452@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65577@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65700@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@65824@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66006@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66128@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "1047",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66248@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66371@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66532@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66658@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "1054",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66843@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1057",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@66971@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1058",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67097@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67227@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67355@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67483@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67609@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67739@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67867@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "1069",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@67988@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68107@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68228@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68347@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68468@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68629@macro@TPI_ITATBCTR2_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1079",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68758@macro@TPI_ITATBCTR2_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@68885@macro@TPI_ITATBCTR2_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69014@macro@TPI_ITATBCTR2_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69202@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69330@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69456@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69586@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69714@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69842@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@69968@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70098@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70226@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70347@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70466@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70587@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70706@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70827@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@70988@macro@TPI_ITATBCTR0_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71117@macro@TPI_ITATBCTR0_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71244@macro@TPI_ITATBCTR0_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1111",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71373@macro@TPI_ITATBCTR0_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71557@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71679@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71837@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@71962@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72085@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72211@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72335@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72461@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72585@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72710@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72833@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@72959@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73083@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73212@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73379@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73505@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73629@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@73757@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "18",
          "line": "1256",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_1254_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "18",
          "line": "1257",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DCRSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_1254_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "18",
          "line": "1258",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DCRDR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_1254_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "18",
          "line": "1259",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "DEMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_1254_9"
      },
      {
        "ID": "c:core_cm3.h@T@CoreDebug_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CoreDebug_Type",
        "location": {
          "column": "3",
          "line": "1260",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
        },
        "name": "CoreDebug_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm3_h_1254_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@81688@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@81820@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@81950@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82086@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82220@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82357@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82492@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82626@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82758@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@82891@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83022@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83154@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83284@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83418@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83550@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83687@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83822@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@83958@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84092@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84224@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84354@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84486@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84616@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84751@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@84941@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85073@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85203@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85335@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85529@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85661@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85791@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@85924@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86055@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86189@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86321@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86455@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86587@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86719@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86849@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@86985@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87119@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87254@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87387@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87522@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87655@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87791@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@87925@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88060@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88193@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88329@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88463@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88597@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88729@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@88867@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@89528@macro@_VAL2FLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VAL2FLD",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "_VAL2FLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@89906@macro@_FLD2VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FLD2VAL",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "_FLD2VAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90259@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90372@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90468@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90564@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90660@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90763@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90863@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@90960@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91075@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCnSCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91189@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91293@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91401@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91506@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91610@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "DWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91714@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "TPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@91818@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "CoreDebug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93145@macro@NVIC_SetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1438",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93211@macro@NVIC_GetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1439",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93277@macro@NVIC_EnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_EnableIRQ",
    "location": {
      "column": "11",
      "line": "1440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93333@macro@NVIC_GetEnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetEnableIRQ",
    "location": {
      "column": "11",
      "line": "1441",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93392@macro@NVIC_DisableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_DisableIRQ",
    "location": {
      "column": "11",
      "line": "1442",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93449@macro@NVIC_GetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1443",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93509@macro@NVIC_SetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93569@macro@NVIC_ClearPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ClearPendingIRQ",
    "location": {
      "column": "11",
      "line": "1445",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93631@macro@NVIC_GetActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetActive",
    "location": {
      "column": "11",
      "line": "1446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93687@macro@NVIC_SetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriority",
    "location": {
      "column": "11",
      "line": "1447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93745@macro@NVIC_GetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriority",
    "location": {
      "column": "11",
      "line": "1448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@93803@macro@NVIC_SystemReset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SystemReset",
    "location": {
      "column": "11",
      "line": "1449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94101@macro@NVIC_SetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetVector",
    "location": {
      "column": "11",
      "line": "1458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94157@macro@NVIC_GetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetVector",
    "location": {
      "column": "11",
      "line": "1459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94251@macro@NVIC_USER_IRQ_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_USER_IRQ_OFFSET",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_USER_IRQ_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94372@macro@EXC_RETURN_HANDLER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "EXC_RETURN_HANDLER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94509@macro@EXC_RETURN_THREAD_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "EXC_RETURN_THREAD_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@94646@macro@EXC_RETURN_THREAD_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "EXC_RETURN_THREAD_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@95350@F@__NVIC_SetPriorityGrouping@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "reg_value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@95373@F@__NVIC_SetPriorityGrouping@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1499",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetEnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetEnableIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1566",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1585",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1639",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@NVIC_EncodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1686",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@102427@F@NVIC_EncodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@102537@F@NVIC_EncodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1689",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@102570@F@NVIC_EncodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1690",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@NVIC_DecodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *const, uint32_t *const)",
    "location": {
      "column": "22",
      "line": "1713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@103970@F@NVIC_DecodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1715",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@104080@F@NVIC_DecodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1716",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@104113@F@NVIC_DecodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_SetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetVector(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1736",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@105197@F@__NVIC_SetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1738",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_GetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetVector(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@105738@F@__NVIC_GetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1753",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@__NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SystemReset(void)",
    "location": {
      "column": "34",
      "line": "1762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "__NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@SCB_GetFPUType",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SCB_GetFPUType(void)",
    "location": {
      "column": "26",
      "line": "1803",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SCB_GetFPUType",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@SysTick_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "1834",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "1864",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@109812@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "1865",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@ITM_SendChar",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "1876",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_SendChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@ITM_ReceiveChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "1897",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@110941@F@ITM_ReceiveChar@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "1899",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm3.h@F@ITM_CheckChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "1917",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\core_cm3.h"
    },
    "name": "ITM_CheckChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@899@macro@__STM32F1xx_HAL_RCC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_RCC_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__STM32F1xx_HAL_RCC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_PLLInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "49",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLState",
        "location": {
          "column": "12",
          "line": "51",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "PLLState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_49_9"
      },
      {
        "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLSource",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLSource",
        "location": {
          "column": "12",
          "line": "54",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "PLLSource",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_49_9"
      },
      {
        "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLMUL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLMUL",
        "location": {
          "column": "12",
          "line": "57",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "PLLMUL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_49_9"
      },
      {
        "ID": "c:stm32f1xx_hal_rcc.h@T@RCC_PLLInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_PLLInitTypeDef",
        "location": {
          "column": "3",
          "line": "59",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "RCC_PLLInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_49_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_ClkInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "64",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_ClkInitTypeDef@FI@ClockType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ClockType",
        "location": {
          "column": "12",
          "line": "66",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "ClockType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      },
      {
        "ID": "c:@SA@RCC_ClkInitTypeDef@FI@SYSCLKSource",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCLKSource",
        "location": {
          "column": "12",
          "line": "69",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "SYSCLKSource",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      },
      {
        "ID": "c:@SA@RCC_ClkInitTypeDef@FI@AHBCLKDivider",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHBCLKDivider",
        "location": {
          "column": "12",
          "line": "72",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "AHBCLKDivider",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      },
      {
        "ID": "c:@SA@RCC_ClkInitTypeDef@FI@APB1CLKDivider",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1CLKDivider",
        "location": {
          "column": "12",
          "line": "75",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "APB1CLKDivider",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      },
      {
        "ID": "c:@SA@RCC_ClkInitTypeDef@FI@APB2CLKDivider",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2CLKDivider",
        "location": {
          "column": "12",
          "line": "78",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "APB2CLKDivider",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      },
      {
        "ID": "c:stm32f1xx_hal_rcc.h@T@RCC_ClkInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_ClkInitTypeDef",
        "location": {
          "column": "3",
          "line": "80",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
        },
        "name": "RCC_ClkInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_h_64_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3406@macro@RCC_PLLSOURCE_HSI_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSOURCE_HSI_DIV2",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLLSOURCE_HSI_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3525@macro@RCC_PLLSOURCE_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSOURCE_HSE",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLLSOURCE_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3730@macro@RCC_OSCILLATORTYPE_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OSCILLATORTYPE_NONE",
    "location": {
      "column": "9",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OSCILLATORTYPE_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3786@macro@RCC_OSCILLATORTYPE_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OSCILLATORTYPE_HSE",
    "location": {
      "column": "9",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OSCILLATORTYPE_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3842@macro@RCC_OSCILLATORTYPE_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OSCILLATORTYPE_HSI",
    "location": {
      "column": "9",
      "line": "107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OSCILLATORTYPE_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3898@macro@RCC_OSCILLATORTYPE_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OSCILLATORTYPE_LSE",
    "location": {
      "column": "9",
      "line": "108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OSCILLATORTYPE_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@3954@macro@RCC_OSCILLATORTYPE_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OSCILLATORTYPE_LSI",
    "location": {
      "column": "9",
      "line": "109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OSCILLATORTYPE_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4086@macro@RCC_HSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_OFF",
    "location": {
      "column": "9",
      "line": "117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4202@macro@RCC_HSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_ON",
    "location": {
      "column": "9",
      "line": "118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4316@macro@RCC_HSE_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_BYPASS",
    "location": {
      "column": "9",
      "line": "119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSE_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4521@macro@RCC_LSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_OFF",
    "location": {
      "column": "9",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4641@macro@RCC_LSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_ON",
    "location": {
      "column": "9",
      "line": "128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4759@macro@RCC_LSE_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_BYPASS",
    "location": {
      "column": "9",
      "line": "129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSE_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@4970@macro@RCC_HSI_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSI_OFF",
    "location": {
      "column": "9",
      "line": "138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSI_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5076@macro@RCC_HSI_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSI_ON",
    "location": {
      "column": "9",
      "line": "139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSI_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5182@macro@RCC_HSICALIBRATION_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSICALIBRATION_DEFAULT",
    "location": {
      "column": "9",
      "line": "141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSICALIBRATION_DEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5361@macro@RCC_LSI_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSI_OFF",
    "location": {
      "column": "9",
      "line": "150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSI_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5459@macro@RCC_LSI_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSI_ON",
    "location": {
      "column": "9",
      "line": "151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSI_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5633@macro@RCC_PLL_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_NONE",
    "location": {
      "column": "9",
      "line": "160",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLL_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5719@macro@RCC_PLL_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_OFF",
    "location": {
      "column": "9",
      "line": "161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLL_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5800@macro@RCC_PLL_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_ON",
    "location": {
      "column": "9",
      "line": "162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLL_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@5971@macro@RCC_CLOCKTYPE_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CLOCKTYPE_SYSCLK",
    "location": {
      "column": "9",
      "line": "171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CLOCKTYPE_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6053@macro@RCC_CLOCKTYPE_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CLOCKTYPE_HCLK",
    "location": {
      "column": "9",
      "line": "172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CLOCKTYPE_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6133@macro@RCC_CLOCKTYPE_PCLK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CLOCKTYPE_PCLK1",
    "location": {
      "column": "9",
      "line": "173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CLOCKTYPE_PCLK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6214@macro@RCC_CLOCKTYPE_PCLK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CLOCKTYPE_PCLK2",
    "location": {
      "column": "9",
      "line": "174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CLOCKTYPE_PCLK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6391@macro@RCC_SYSCLKSOURCE_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_HSI",
    "location": {
      "column": "9",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6486@macro@RCC_SYSCLKSOURCE_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_HSE",
    "location": {
      "column": "9",
      "line": "184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6581@macro@RCC_SYSCLKSOURCE_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_PLLCLK",
    "location": {
      "column": "9",
      "line": "185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6786@macro@RCC_SYSCLKSOURCE_STATUS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_STATUS_HSI",
    "location": {
      "column": "9",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_STATUS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6889@macro@RCC_SYSCLKSOURCE_STATUS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_STATUS_HSE",
    "location": {
      "column": "9",
      "line": "195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_STATUS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@6992@macro@RCC_SYSCLKSOURCE_STATUS_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSOURCE_STATUS_PLLCLK",
    "location": {
      "column": "9",
      "line": "196",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLKSOURCE_STATUS_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7185@macro@RCC_SYSCLK_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV1",
    "location": {
      "column": "9",
      "line": "205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7275@macro@RCC_SYSCLK_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV2",
    "location": {
      "column": "9",
      "line": "206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7366@macro@RCC_SYSCLK_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV4",
    "location": {
      "column": "9",
      "line": "207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7457@macro@RCC_SYSCLK_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV8",
    "location": {
      "column": "9",
      "line": "208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7548@macro@RCC_SYSCLK_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV16",
    "location": {
      "column": "9",
      "line": "209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7640@macro@RCC_SYSCLK_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV64",
    "location": {
      "column": "9",
      "line": "210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7732@macro@RCC_SYSCLK_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV128",
    "location": {
      "column": "9",
      "line": "211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7825@macro@RCC_SYSCLK_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV256",
    "location": {
      "column": "9",
      "line": "212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@7918@macro@RCC_SYSCLK_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_DIV512",
    "location": {
      "column": "9",
      "line": "213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_SYSCLK_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8113@macro@RCC_HCLK_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_DIV1",
    "location": {
      "column": "9",
      "line": "222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HCLK_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8201@macro@RCC_HCLK_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_DIV2",
    "location": {
      "column": "9",
      "line": "223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HCLK_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8290@macro@RCC_HCLK_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_DIV4",
    "location": {
      "column": "9",
      "line": "224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HCLK_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8379@macro@RCC_HCLK_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_DIV8",
    "location": {
      "column": "9",
      "line": "225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HCLK_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8468@macro@RCC_HCLK_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_DIV16",
    "location": {
      "column": "9",
      "line": "226",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HCLK_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8648@macro@RCC_RTCCLKSOURCE_NO_CLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSOURCE_NO_CLK",
    "location": {
      "column": "9",
      "line": "235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RTCCLKSOURCE_NO_CLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8735@macro@RCC_RTCCLKSOURCE_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSOURCE_LSE",
    "location": {
      "column": "9",
      "line": "236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RTCCLKSOURCE_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8861@macro@RCC_RTCCLKSOURCE_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSOURCE_LSI",
    "location": {
      "column": "9",
      "line": "237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RTCCLKSOURCE_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@8987@macro@RCC_RTCCLKSOURCE_HSE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSOURCE_HSE_DIV128",
    "location": {
      "column": "9",
      "line": "238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RTCCLKSOURCE_HSE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9206@macro@RCC_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1",
    "location": {
      "column": "9",
      "line": "247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9260@macro@RCC_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO",
    "location": {
      "column": "9",
      "line": "248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9482@macro@RCC_MCODIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCODIV_1",
    "location": {
      "column": "9",
      "line": "257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_MCODIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9612@macro@RCC_IT_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSIRDY",
    "location": {
      "column": "9",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9716@macro@RCC_IT_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSERDY",
    "location": {
      "column": "9",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9820@macro@RCC_IT_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSIRDY",
    "location": {
      "column": "9",
      "line": "268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@9924@macro@RCC_IT_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSERDY",
    "location": {
      "column": "9",
      "line": "269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@10028@macro@RCC_IT_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLRDY",
    "location": {
      "column": "9",
      "line": "270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@10132@macro@RCC_IT_CSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_CSS",
    "location": {
      "column": "9",
      "line": "271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_IT_CSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@10613@macro@RCC_FLAG_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSIRDY",
    "location": {
      "column": "9",
      "line": "286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@10754@macro@RCC_FLAG_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSERDY",
    "location": {
      "column": "9",
      "line": "287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@10895@macro@RCC_FLAG_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLRDY",
    "location": {
      "column": "9",
      "line": "288",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11055@macro@RCC_FLAG_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSIRDY",
    "location": {
      "column": "9",
      "line": "291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11199@macro@RCC_FLAG_PINRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PINRST",
    "location": {
      "column": "9",
      "line": "292",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_PINRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11322@macro@RCC_FLAG_PORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PORRST",
    "location": {
      "column": "9",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_PORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11449@macro@RCC_FLAG_SFTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_SFTRST",
    "location": {
      "column": "9",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_SFTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11577@macro@RCC_FLAG_IWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_IWDGRST",
    "location": {
      "column": "9",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_IWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11717@macro@RCC_FLAG_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_WWDGRST",
    "location": {
      "column": "9",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@11852@macro@RCC_FLAG_LPWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LPWRRST",
    "location": {
      "column": "9",
      "line": "297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_LPWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@12017@macro@RCC_FLAG_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSERDY",
    "location": {
      "column": "9",
      "line": "300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@12710@macro@__HAL_RCC_DMA1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "323",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_DMA1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@13202@macro@__HAL_RCC_SRAM_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SRAM_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SRAM_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@13694@macro@__HAL_RCC_FLITF_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FLITF_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_FLITF_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@14189@macro@__HAL_RCC_CRC_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CRC_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CRC_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@14678@macro@__HAL_RCC_DMA1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_DMA1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@14759@macro@__HAL_RCC_SRAM_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SRAM_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SRAM_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@14840@macro@__HAL_RCC_FLITF_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FLITF_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_FLITF_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@14922@macro@__HAL_RCC_CRC_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CRC_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CRC_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15416@macro@__HAL_RCC_DMA1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_DMA1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15510@macro@__HAL_RCC_DMA1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_DMA1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15604@macro@__HAL_RCC_SRAM_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SRAM_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SRAM_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15698@macro@__HAL_RCC_SRAM_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SRAM_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SRAM_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15792@macro@__HAL_RCC_FLITF_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FLITF_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_FLITF_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15888@macro@__HAL_RCC_FLITF_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FLITF_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_FLITF_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@15984@macro@__HAL_RCC_CRC_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CRC_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CRC_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@16076@macro@__HAL_RCC_CRC_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CRC_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CRC_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@16545@macro@__HAL_RCC_TIM2_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@17041@macro@__HAL_RCC_TIM3_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@17537@macro@__HAL_RCC_WWDG_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@18033@macro@__HAL_RCC_USART2_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@18535@macro@__HAL_RCC_I2C1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "424",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@19031@macro@__HAL_RCC_BKP_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@19524@macro@__HAL_RCC_PWR_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "440",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20017@macro@__HAL_RCC_TIM2_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20100@macro@__HAL_RCC_TIM3_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "449",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20183@macro@__HAL_RCC_WWDG_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "450",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20266@macro@__HAL_RCC_USART2_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20351@macro@__HAL_RCC_I2C1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "452",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20436@macro@__HAL_RCC_BKP_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@20518@macro@__HAL_RCC_PWR_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21017@macro@__HAL_RCC_TIM2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21113@macro@__HAL_RCC_TIM2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21209@macro@__HAL_RCC_TIM3_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21305@macro@__HAL_RCC_TIM3_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21401@macro@__HAL_RCC_WWDG_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21497@macro@__HAL_RCC_WWDG_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21593@macro@__HAL_RCC_USART2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21691@macro@__HAL_RCC_USART2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "476",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21789@macro@__HAL_RCC_I2C1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21885@macro@__HAL_RCC_I2C1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@21981@macro@__HAL_RCC_BKP_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@22076@macro@__HAL_RCC_BKP_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@22171@macro@__HAL_RCC_PWR_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@22266@macro@__HAL_RCC_PWR_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@22739@macro@__HAL_RCC_AFIO_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@23235@macro@__HAL_RCC_GPIOA_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@23732@macro@__HAL_RCC_GPIOB_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "511",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@24229@macro@__HAL_RCC_GPIOC_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "519",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@24726@macro@__HAL_RCC_GPIOD_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@25223@macro@__HAL_RCC_ADC1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@25719@macro@__HAL_RCC_TIM1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "543",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@26215@macro@__HAL_RCC_SPI1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@26711@macro@__HAL_RCC_USART1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27213@macro@__HAL_RCC_AFIO_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27296@macro@__HAL_RCC_GPIOA_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "568",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27379@macro@__HAL_RCC_GPIOB_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27462@macro@__HAL_RCC_GPIOC_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27545@macro@__HAL_RCC_GPIOD_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "571",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27628@macro@__HAL_RCC_ADC1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27713@macro@__HAL_RCC_TIM1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27796@macro@__HAL_RCC_SPI1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "575",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@27879@macro@__HAL_RCC_USART1_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "576",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28381@macro@__HAL_RCC_AFIO_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "590",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28477@macro@__HAL_RCC_AFIO_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28573@macro@__HAL_RCC_GPIOA_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "592",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28669@macro@__HAL_RCC_GPIOA_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "593",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28765@macro@__HAL_RCC_GPIOB_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "594",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28861@macro@__HAL_RCC_GPIOB_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@28957@macro@__HAL_RCC_GPIOC_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "596",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29053@macro@__HAL_RCC_GPIOC_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "597",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29149@macro@__HAL_RCC_GPIOD_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "598",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29245@macro@__HAL_RCC_GPIOD_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "599",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29341@macro@__HAL_RCC_ADC1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "600",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29437@macro@__HAL_RCC_ADC1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "601",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29533@macro@__HAL_RCC_TIM1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "602",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29629@macro@__HAL_RCC_TIM1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29725@macro@__HAL_RCC_SPI1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "604",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29821@macro@__HAL_RCC_SPI1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@29917@macro@__HAL_RCC_USART1_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30015@macro@__HAL_RCC_USART1_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "607",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30272@macro@__HAL_RCC_APB1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_APB1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "617",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_APB1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30346@macro@__HAL_RCC_TIM2_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "618",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30432@macro@__HAL_RCC_TIM3_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "619",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30518@macro@__HAL_RCC_WWDG_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "620",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30604@macro@__HAL_RCC_USART2_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "621",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30692@macro@__HAL_RCC_I2C1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "622",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30780@macro@__HAL_RCC_BKP_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30865@macro@__HAL_RCC_PWR_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@30952@macro@__HAL_RCC_APB1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_APB1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "627",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_APB1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31020@macro@__HAL_RCC_TIM2_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM2_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "628",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM2_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31109@macro@__HAL_RCC_TIM3_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM3_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM3_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31198@macro@__HAL_RCC_WWDG_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_WWDG_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "630",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_WWDG_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31287@macro@__HAL_RCC_USART2_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART2_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "631",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART2_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31378@macro@__HAL_RCC_I2C1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_I2C1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31469@macro@__HAL_RCC_BKP_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BKP_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "634",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BKP_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31557@macro@__HAL_RCC_PWR_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PWR_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "635",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PWR_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31804@macro@__HAL_RCC_APB2_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_APB2_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "645",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_APB2_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31878@macro@__HAL_RCC_AFIO_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@31964@macro@__HAL_RCC_GPIOA_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32050@macro@__HAL_RCC_GPIOB_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "648",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32136@macro@__HAL_RCC_GPIOC_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32222@macro@__HAL_RCC_GPIOD_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32308@macro@__HAL_RCC_ADC1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "651",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32396@macro@__HAL_RCC_TIM1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "653",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32482@macro@__HAL_RCC_SPI1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "654",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32568@macro@__HAL_RCC_USART1_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32658@macro@__HAL_RCC_APB2_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_APB2_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_APB2_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32726@macro@__HAL_RCC_AFIO_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_AFIO_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "658",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_AFIO_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32815@macro@__HAL_RCC_GPIOA_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOA_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOA_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32904@macro@__HAL_RCC_GPIOB_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOB_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "660",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOB_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@32993@macro@__HAL_RCC_GPIOC_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOC_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "661",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOC_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@33082@macro@__HAL_RCC_GPIOD_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOD_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "662",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GPIOD_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@33171@macro@__HAL_RCC_ADC1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "663",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ADC1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@33262@macro@__HAL_RCC_TIM1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "665",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_TIM1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@33351@macro@__HAL_RCC_SPI1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SPI1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@33440@macro@__HAL_RCC_USART1_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART1_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "667",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_USART1_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@34280@macro@__HAL_RCC_HSI_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSI_ENABLE",
    "location": {
      "column": "9",
      "line": "687",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_HSI_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@34359@macro@__HAL_RCC_HSI_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSI_DISABLE",
    "location": {
      "column": "9",
      "line": "688",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_HSI_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@34895@macro@__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
    "location": {
      "column": "9",
      "line": "697",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@35454@macro@__HAL_RCC_LSI_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_LSI_ENABLE",
    "location": {
      "column": "9",
      "line": "713",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_LSI_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@35782@macro@__HAL_RCC_LSI_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_LSI_DISABLE",
    "location": {
      "column": "9",
      "line": "720",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_LSI_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@37442@macro@__HAL_RCC_HSE_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSE_CONFIG",
    "location": {
      "column": "9",
      "line": "752",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_HSE_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@40352@macro@__HAL_RCC_LSE_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_LSE_CONFIG",
    "location": {
      "column": "9",
      "line": "800",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_LSE_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@42493@macro@__HAL_RCC_PLL_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PLL_ENABLE",
    "location": {
      "column": "9",
      "line": "837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PLL_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@42714@macro@__HAL_RCC_PLL_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PLL_DISABLE",
    "location": {
      "column": "9",
      "line": "842",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PLL_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@44593@macro@__HAL_RCC_PLL_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_PLL_CONFIG",
    "location": {
      "column": "9",
      "line": "874",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_PLL_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@45138@macro@__HAL_RCC_GET_PLL_OSCSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_PLL_OSCSOURCE",
    "location": {
      "column": "9",
      "line": "883",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GET_PLL_OSCSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@45805@macro@__HAL_RCC_SYSCLK_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SYSCLK_CONFIG",
    "location": {
      "column": "9",
      "line": "901",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SYSCLK_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@46361@macro@__HAL_RCC_GET_SYSCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_SYSCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "911",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GET_SYSCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@48646@macro@__HAL_RCC_MCO1_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_MCO1_CONFIG",
    "location": {
      "column": "9",
      "line": "953",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_MCO1_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@50330@macro@__HAL_RCC_RTC_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_RTC_CONFIG",
    "location": {
      "column": "9",
      "line": "987",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_RTC_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@50882@macro@__HAL_RCC_GET_RTC_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_RTC_SOURCE",
    "location": {
      "column": "9",
      "line": "996",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GET_RTC_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@51097@macro@__HAL_RCC_RTC_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_RTC_ENABLE",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_RTC_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@51326@macro@__HAL_RCC_RTC_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_RTC_DISABLE",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_RTC_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@51633@macro@__HAL_RCC_BACKUPRESET_FORCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BACKUPRESET_FORCE",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BACKUPRESET_FORCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@51786@macro@__HAL_RCC_BACKUPRESET_RELEASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_BACKUPRESET_RELEASE",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_BACKUPRESET_RELEASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@52892@macro@__HAL_RCC_ENABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ENABLE_IT",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_ENABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@53834@macro@__HAL_RCC_DISABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DISABLE_IT",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_DISABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@54874@macro@__HAL_RCC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@55954@macro@__HAL_RCC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_IT",
    "location": {
      "column": "9",
      "line": "1100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@56254@macro@__HAL_RCC_CLEAR_RESET_FLAGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CLEAR_RESET_FLAGS",
    "location": {
      "column": "9",
      "line": "1106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_CLEAR_RESET_FLAGS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@57596@macro@__HAL_RCC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
    "location": {
      "column": "19",
      "line": "1156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
    "location": {
      "column": "19",
      "line": "1156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_OscConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_OscConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_OscConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_OscConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_ClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "1158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_ClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_ClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "1158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_ClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_MCOConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "1169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_MCOConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "1169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_EnableCSS",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_EnableCSS(void)",
    "location": {
      "column": "19",
      "line": "1170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_EnableCSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_EnableCSS",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_EnableCSS(void)",
    "location": {
      "column": "19",
      "line": "1170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_EnableCSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DisableCSS",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_DisableCSS(void)",
    "location": {
      "column": "19",
      "line": "1171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_DisableCSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DisableCSS",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_DisableCSS(void)",
    "location": {
      "column": "19",
      "line": "1171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_DisableCSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetSysClockFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
    "location": {
      "column": "19",
      "line": "1172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetSysClockFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetSysClockFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
    "location": {
      "column": "19",
      "line": "1172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetSysClockFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetHCLKFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
    "location": {
      "column": "19",
      "line": "1173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetHCLKFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetHCLKFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
    "location": {
      "column": "19",
      "line": "1173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetHCLKFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
    "location": {
      "column": "19",
      "line": "1174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetPCLK1Freq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
    "location": {
      "column": "19",
      "line": "1174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetPCLK1Freq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
    "location": {
      "column": "19",
      "line": "1175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetPCLK2Freq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
    "location": {
      "column": "19",
      "line": "1175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetPCLK2Freq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetOscConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetOscConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetOscConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetOscConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
    "location": {
      "column": "19",
      "line": "1177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
    "location": {
      "column": "19",
      "line": "1177",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_GetClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_NMI_IRQHandler(void)",
    "location": {
      "column": "19",
      "line": "1180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_NMI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_NMI_IRQHandler(void)",
    "location": {
      "column": "19",
      "line": "1180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_NMI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_CSSCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_CSSCallback(void)",
    "location": {
      "column": "19",
      "line": "1183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_CSSCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_CSSCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCC_CSSCallback(void)",
    "location": {
      "column": "19",
      "line": "1183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HAL_RCC_CSSCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@59674@macro@RCC_DBP_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DBP_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_DBP_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@59767@macro@RCC_LSE_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSE_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@59827@macro@CLOCKSWITCH_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLOCKSWITCH_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "CLOCKSWITCH_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@59888@macro@HSE_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HSE_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@59948@macro@HSI_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "HSI_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60026@macro@LSI_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSI_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "LSI_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60104@macro@PLL_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLL_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "PLL_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60271@macro@RCC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OFFSET",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60331@macro@RCC_CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_OFFSET",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60372@macro@RCC_CFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "1220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CFGR_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60413@macro@RCC_CIR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_OFFSET",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CIR_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60454@macro@RCC_BDCR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_OFFSET",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60495@macro@RCC_CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "1223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CSR_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60696@macro@RCC_CR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "1233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_OFFSET_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60760@macro@RCC_CFGR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CFGR_OFFSET_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60826@macro@RCC_CIR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CIR_OFFSET_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60891@macro@RCC_BDCR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "1236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_OFFSET_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@60957@macro@RCC_CSR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "1237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CSR_OFFSET_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61089@macro@RCC_HSION_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSION_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSION_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61141@macro@RCC_CR_HSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_BB",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_HSION_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61301@macro@RCC_HSEON_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSEON_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_HSEON_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61353@macro@RCC_CR_HSEON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_BB",
    "location": {
      "column": "9",
      "line": "1245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_HSEON_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61513@macro@RCC_CSSON_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSSON_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CSSON_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61565@macro@RCC_CR_CSSON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_BB",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_CSSON_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61725@macro@RCC_PLLON_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLON_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_PLLON_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61777@macro@RCC_CR_PLLON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_BB",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_PLLON_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@61966@macro@RCC_LSION_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSION_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSION_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62019@macro@RCC_CSR_LSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_BB",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CSR_LSION_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62181@macro@RCC_RMVF_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RMVF_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RMVF_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62233@macro@RCC_CSR_RMVF_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_BB",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CSR_RMVF_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62424@macro@RCC_LSEON_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSEON_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSEON_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62478@macro@RCC_BDCR_LSEON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_BB",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_LSEON_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62643@macro@RCC_LSEBYP_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSEBYP_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_LSEBYP_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62698@macro@RCC_BDCR_LSEBYP_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_BB",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_LSEBYP_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62864@macro@RCC_RTCEN_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCEN_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_RTCEN_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@62918@macro@RCC_BDCR_RTCEN_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_BB",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_RTCEN_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63083@macro@RCC_BDRST_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDRST_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDRST_BIT_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63137@macro@RCC_BDCR_BDRST_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_BB",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_BDCR_BDRST_BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63336@macro@RCC_CR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63477@macro@RCC_CIR_BYTE1_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_BYTE1_ADDRESS",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CIR_BYTE1_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63616@macro@RCC_CIR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_CIR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63731@macro@CR_REG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_REG_INDEX",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "CR_REG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63786@macro@BDCR_REG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_REG_INDEX",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "BDCR_REG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63841@macro@CSR_REG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_REG_INDEX",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "CSR_REG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@63898@macro@RCC_FLAG_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_MASK",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "RCC_FLAG_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64114@macro@__HAL_RCC_SYSCFG_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SYSCFG_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SYSCFG_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64182@macro@__HAL_RCC_SYSCFG_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SYSCFG_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SYSCFG_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64249@macro@__HAL_RCC_SYSCFG_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SYSCFG_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SYSCFG_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64317@macro@__HAL_RCC_SYSCFG_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SYSCFG_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "__HAL_RCC_SYSCFG_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64408@macro@IS_RCC_PLLSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSOURCE",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_PLLSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@64569@macro@IS_RCC_OSCILLATORTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_OSCILLATORTYPE",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_OSCILLATORTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65190@macro@IS_RCC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65342@macro@IS_RCC_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE",
    "location": {
      "column": "9",
      "line": "1326",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65494@macro@IS_RCC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSI",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65581@macro@IS_RCC_CALIBRATION_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CALIBRATION_VALUE",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_CALIBRATION_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65649@macro@IS_RCC_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSI",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65736@macro@IS_RCC_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@65888@macro@IS_RCC_CLOCKTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CLOCKTYPE",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_CLOCKTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@66259@macro@IS_RCC_SYSCLKSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLKSOURCE",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_SYSCLKSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@66516@macro@IS_RCC_SYSCLKSOURCE_STATUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLKSOURCE_STATUS",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_SYSCLKSOURCE_STATUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@66815@macro@IS_RCC_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HCLK",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@67304@macro@IS_RCC_PCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PCLK",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_PCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@67568@macro@IS_RCC_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@67621@macro@IS_RCC_MCODIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCODIV",
    "location": {
      "column": "9",
      "line": "1353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_MCODIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.h@67683@macro@IS_RCC_RTCCLKSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_RTCCLKSOURCE",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc.h"
    },
    "name": "IS_RCC_RTCCLKSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3921@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3941@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "99",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3965@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4567@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6448@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6558@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "15",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6682@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "13",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "30",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "user_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "user_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "user_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9084@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "user_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "user_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__FILE",
    "What": "Struct",
    "defdec": "Dec",
    "display": "__FILE",
    "location": {
      "column": "20",
      "line": "332",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@T@_Filet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __FILE",
        "location": {
          "column": "27",
          "line": "332",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Filet",
        "origin": "user_include",
        "scope": "__FILE"
      }
    ],
    "name": "__FILE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:yvals.h@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockfilelock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockfilelock(_Filet *)",
    "location": {
      "column": "32",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockfilelock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockfilelock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockfilelock(_Filet *)",
    "location": {
      "column": "32",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockfilelock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@916@macro@STM32F1xx_HAL_GPIO_EX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F1xx_HAL_GPIO_EX_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "STM32F1xx_HAL_GPIO_EX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@1677@macro@AFIO_EVENTOUT_PIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_0",
    "location": {
      "column": "9",
      "line": "54",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@1751@macro@AFIO_EVENTOUT_PIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_1",
    "location": {
      "column": "9",
      "line": "55",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@1825@macro@AFIO_EVENTOUT_PIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_2",
    "location": {
      "column": "9",
      "line": "56",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@1899@macro@AFIO_EVENTOUT_PIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_3",
    "location": {
      "column": "9",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@1973@macro@AFIO_EVENTOUT_PIN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_4",
    "location": {
      "column": "9",
      "line": "58",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2047@macro@AFIO_EVENTOUT_PIN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_5",
    "location": {
      "column": "9",
      "line": "59",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2121@macro@AFIO_EVENTOUT_PIN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_6",
    "location": {
      "column": "9",
      "line": "60",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2195@macro@AFIO_EVENTOUT_PIN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_7",
    "location": {
      "column": "9",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2269@macro@AFIO_EVENTOUT_PIN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_8",
    "location": {
      "column": "9",
      "line": "62",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2343@macro@AFIO_EVENTOUT_PIN_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_9",
    "location": {
      "column": "9",
      "line": "63",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2417@macro@AFIO_EVENTOUT_PIN_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_10",
    "location": {
      "column": "9",
      "line": "64",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2493@macro@AFIO_EVENTOUT_PIN_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_11",
    "location": {
      "column": "9",
      "line": "65",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2569@macro@AFIO_EVENTOUT_PIN_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_12",
    "location": {
      "column": "9",
      "line": "66",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2645@macro@AFIO_EVENTOUT_PIN_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_13",
    "location": {
      "column": "9",
      "line": "67",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2721@macro@AFIO_EVENTOUT_PIN_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_14",
    "location": {
      "column": "9",
      "line": "68",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2797@macro@AFIO_EVENTOUT_PIN_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PIN_15",
    "location": {
      "column": "9",
      "line": "69",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PIN_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@2875@macro@IS_AFIO_EVENTOUT_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_AFIO_EVENTOUT_PIN",
    "location": {
      "column": "9",
      "line": "71",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "IS_AFIO_EVENTOUT_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4244@macro@AFIO_EVENTOUT_PORT_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PORT_A",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PORT_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4319@macro@AFIO_EVENTOUT_PORT_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PORT_B",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PORT_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4394@macro@AFIO_EVENTOUT_PORT_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PORT_C",
    "location": {
      "column": "9",
      "line": "97",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PORT_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4469@macro@AFIO_EVENTOUT_PORT_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PORT_D",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PORT_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4544@macro@AFIO_EVENTOUT_PORT_E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVENTOUT_PORT_E",
    "location": {
      "column": "9",
      "line": "99",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_EVENTOUT_PORT_E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@4621@macro@IS_AFIO_EVENTOUT_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_AFIO_EVENTOUT_PORT",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "IS_AFIO_EVENTOUT_PORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@5449@macro@__HAL_AFIO_REMAP_SPI1_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SPI1_ENABLE",
    "location": {
      "column": "9",
      "line": "124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SPI1_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@5717@macro@__HAL_AFIO_REMAP_SPI1_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SPI1_DISABLE",
    "location": {
      "column": "9",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SPI1_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@5953@macro@__HAL_AFIO_REMAP_I2C1_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_I2C1_ENABLE",
    "location": {
      "column": "9",
      "line": "138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_I2C1_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@6188@macro@__HAL_AFIO_REMAP_I2C1_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_I2C1_DISABLE",
    "location": {
      "column": "9",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_I2C1_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@6421@macro@__HAL_AFIO_REMAP_USART1_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART1_ENABLE",
    "location": {
      "column": "9",
      "line": "152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART1_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@6659@macro@__HAL_AFIO_REMAP_USART1_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART1_DISABLE",
    "location": {
      "column": "9",
      "line": "159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART1_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@6936@macro@__HAL_AFIO_REMAP_USART2_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART2_ENABLE",
    "location": {
      "column": "9",
      "line": "166",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART2_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@7213@macro@__HAL_AFIO_REMAP_USART2_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART2_DISABLE",
    "location": {
      "column": "9",
      "line": "173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART2_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@7500@macro@__HAL_AFIO_REMAP_USART3_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART3_ENABLE",
    "location": {
      "column": "9",
      "line": "180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART3_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@7831@macro@__HAL_AFIO_REMAP_USART3_PARTIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART3_PARTIAL",
    "location": {
      "column": "9",
      "line": "187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART3_PARTIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@8167@macro@__HAL_AFIO_REMAP_USART3_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_USART3_DISABLE",
    "location": {
      "column": "9",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_USART3_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@8589@macro@__HAL_AFIO_REMAP_TIM1_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM1_ENABLE",
    "location": {
      "column": "9",
      "line": "201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM1_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@9005@macro@__HAL_AFIO_REMAP_TIM1_PARTIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM1_PARTIAL",
    "location": {
      "column": "9",
      "line": "208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM1_PARTIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@9427@macro@__HAL_AFIO_REMAP_TIM1_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM1_DISABLE",
    "location": {
      "column": "9",
      "line": "215",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM1_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@9765@macro@__HAL_AFIO_REMAP_TIM2_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM2_ENABLE",
    "location": {
      "column": "9",
      "line": "222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM2_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@10104@macro@__HAL_AFIO_REMAP_TIM2_PARTIAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM2_PARTIAL_2",
    "location": {
      "column": "9",
      "line": "229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM2_PARTIAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@10449@macro@__HAL_AFIO_REMAP_TIM2_PARTIAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM2_PARTIAL_1",
    "location": {
      "column": "9",
      "line": "236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM2_PARTIAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@10795@macro@__HAL_AFIO_REMAP_TIM2_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM2_DISABLE",
    "location": {
      "column": "9",
      "line": "243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM2_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@11143@macro@__HAL_AFIO_REMAP_TIM3_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM3_ENABLE",
    "location": {
      "column": "9",
      "line": "251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM3_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@11492@macro@__HAL_AFIO_REMAP_TIM3_PARTIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM3_PARTIAL",
    "location": {
      "column": "9",
      "line": "259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM3_PARTIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@11846@macro@__HAL_AFIO_REMAP_TIM3_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM3_DISABLE",
    "location": {
      "column": "9",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM3_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@12215@macro@__HAL_AFIO_REMAP_TIM4_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM4_ENABLE",
    "location": {
      "column": "9",
      "line": "275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM4_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@12542@macro@__HAL_AFIO_REMAP_TIM4_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM4_DISABLE",
    "location": {
      "column": "9",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM4_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@14144@macro@__HAL_AFIO_REMAP_PD01_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_PD01_ENABLE",
    "location": {
      "column": "9",
      "line": "318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_PD01_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@14657@macro@__HAL_AFIO_REMAP_PD01_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_PD01_DISABLE",
    "location": {
      "column": "9",
      "line": "328",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_PD01_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@15029@macro@__HAL_AFIO_REMAP_TIM5CH4_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM5CH4_ENABLE",
    "location": {
      "column": "9",
      "line": "337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM5CH4_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@15324@macro@__HAL_AFIO_REMAP_TIM5CH4_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM5CH4_DISABLE",
    "location": {
      "column": "9",
      "line": "345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM5CH4_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@17947@macro@__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE",
    "location": {
      "column": "9",
      "line": "408",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@18257@macro@__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE",
    "location": {
      "column": "9",
      "line": "415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@18566@macro@__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE",
    "location": {
      "column": "9",
      "line": "422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@18874@macro@__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE",
    "location": {
      "column": "9",
      "line": "429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@20466@macro@__HAL_AFIO_REMAP_SWJ_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SWJ_ENABLE",
    "location": {
      "column": "9",
      "line": "470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SWJ_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@20703@macro@__HAL_AFIO_REMAP_SWJ_NONJTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SWJ_NONJTRST",
    "location": {
      "column": "9",
      "line": "477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SWJ_NONJTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@20934@macro@__HAL_AFIO_REMAP_SWJ_NOJTAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SWJ_NOJTAG",
    "location": {
      "column": "9",
      "line": "485",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SWJ_NOJTAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@21167@macro@__HAL_AFIO_REMAP_SWJ_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_SWJ_DISABLE",
    "location": {
      "column": "9",
      "line": "492",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_SWJ_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@25440@macro@__HAL_AFIO_REMAP_TIM13_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM13_ENABLE",
    "location": {
      "column": "9",
      "line": "608",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM13_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@25693@macro@__HAL_AFIO_REMAP_TIM13_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM13_DISABLE",
    "location": {
      "column": "9",
      "line": "615",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM13_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@25994@macro@__HAL_AFIO_REMAP_TIM14_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM14_ENABLE",
    "location": {
      "column": "9",
      "line": "625",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM14_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@26247@macro@__HAL_AFIO_REMAP_TIM14_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM14_DISABLE",
    "location": {
      "column": "9",
      "line": "632",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM14_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@26588@macro@__HAL_AFIO_FSMCNADV_DISCONNECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_FSMCNADV_DISCONNECTED",
    "location": {
      "column": "9",
      "line": "642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_FSMCNADV_DISCONNECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@26852@macro@__HAL_AFIO_FSMCNADV_CONNECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_FSMCNADV_CONNECTED",
    "location": {
      "column": "9",
      "line": "649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_FSMCNADV_CONNECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@27159@macro@__HAL_AFIO_REMAP_TIM15_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM15_ENABLE",
    "location": {
      "column": "9",
      "line": "659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM15_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@27411@macro@__HAL_AFIO_REMAP_TIM15_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM15_DISABLE",
    "location": {
      "column": "9",
      "line": "666",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM15_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@27675@macro@__HAL_AFIO_REMAP_TIM16_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM16_ENABLE",
    "location": {
      "column": "9",
      "line": "676",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM16_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@27891@macro@__HAL_AFIO_REMAP_TIM16_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM16_DISABLE",
    "location": {
      "column": "9",
      "line": "683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM16_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@28155@macro@__HAL_AFIO_REMAP_TIM17_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM17_ENABLE",
    "location": {
      "column": "9",
      "line": "693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM17_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@28371@macro@__HAL_AFIO_REMAP_TIM17_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM17_DISABLE",
    "location": {
      "column": "9",
      "line": "700",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM17_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@28622@macro@__HAL_AFIO_REMAP_CEC_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_CEC_ENABLE",
    "location": {
      "column": "9",
      "line": "710",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_CEC_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@28822@macro@__HAL_AFIO_REMAP_CEC_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_CEC_DISABLE",
    "location": {
      "column": "9",
      "line": "717",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_CEC_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@29182@macro@__HAL_AFIO_REMAP_TIM1DMA_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM1DMA_ENABLE",
    "location": {
      "column": "9",
      "line": "727",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM1DMA_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@29504@macro@__HAL_AFIO_REMAP_TIM1DMA_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM1DMA_DISABLE",
    "location": {
      "column": "9",
      "line": "734",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM1DMA_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@29886@macro@__HAL_AFIO_REMAP_TIM67DACDMA_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM67DACDMA_ENABLE",
    "location": {
      "column": "9",
      "line": "744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM67DACDMA_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@30224@macro@__HAL_AFIO_REMAP_TIM67DACDMA_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM67DACDMA_DISABLE",
    "location": {
      "column": "9",
      "line": "751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM67DACDMA_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@30614@macro@__HAL_AFIO_REMAP_TIM12_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM12_ENABLE",
    "location": {
      "column": "9",
      "line": "762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM12_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@30941@macro@__HAL_AFIO_REMAP_TIM12_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_TIM12_DISABLE",
    "location": {
      "column": "9",
      "line": "770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_TIM12_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@31671@macro@__HAL_AFIO_REMAP_MISC_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_MISC_ENABLE",
    "location": {
      "column": "9",
      "line": "785",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_MISC_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@32356@macro@__HAL_AFIO_REMAP_MISC_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_AFIO_REMAP_MISC_DISABLE",
    "location": {
      "column": "9",
      "line": "797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "__HAL_AFIO_REMAP_MISC_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@33403@macro@GPIO_GET_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_GET_INDEX",
    "location": {
      "column": "9",
      "line": "821",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "GPIO_GET_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@33830@macro@AFIO_REMAP_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_REMAP_ENABLE",
    "location": {
      "column": "9",
      "line": "829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_REMAP_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@34211@macro@AFIO_REMAP_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_REMAP_DISABLE",
    "location": {
      "column": "9",
      "line": "835",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_REMAP_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@34596@macro@AFIO_REMAP_PARTIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_REMAP_PARTIAL",
    "location": {
      "column": "9",
      "line": "841",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_REMAP_PARTIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio_ex.h@35123@macro@AFIO_DBGAFR_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_DBGAFR_CONFIG",
    "location": {
      "column": "9",
      "line": "848",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "AFIO_DBGAFR_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_ConfigEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_ConfigEventout(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_ConfigEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_ConfigEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_ConfigEventout(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "868",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_ConfigEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_EnableEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_EnableEventout(void)",
    "location": {
      "column": "6",
      "line": "869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_EnableEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_EnableEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_EnableEventout(void)",
    "location": {
      "column": "6",
      "line": "869",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_EnableEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_DisableEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_DisableEventout(void)",
    "location": {
      "column": "6",
      "line": "870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_DisableEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_DisableEventout",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIOEx_DisableEventout(void)",
    "location": {
      "column": "6",
      "line": "870",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio_ex.h"
    },
    "name": "HAL_GPIOEx_DisableEventout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@860@macro@__STM32F1xx_HAL_CONF_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_CONF_H",
    "location": {
      "column": "9",
      "line": "21",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "__STM32F1xx_HAL_CONF_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@1272@macro@HAL_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "35",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@1746@macro@HAL_GPIO_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_GPIO_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "47",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_GPIO_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2657@macro@HAL_CORTEX_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_CORTEX_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "71",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_CORTEX_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2692@macro@HAL_DMA_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "72",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_DMA_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2724@macro@HAL_FLASH_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_FLASH_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "73",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_FLASH_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2758@macro@HAL_EXTI_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_EXTI_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "74",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_EXTI_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2791@macro@HAL_GPIO_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_GPIO_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "75",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_GPIO_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2824@macro@HAL_PWR_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_PWR_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "76",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_PWR_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@2856@macro@HAL_RCC_MODULE_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_RCC_MODULE_ENABLED",
    "location": {
      "column": "9",
      "line": "77",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HAL_RCC_MODULE_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@3280@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "86",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@3434@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "11",
      "line": "90",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@3827@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "11",
      "line": "99",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@4036@macro@LSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSI_VALUE",
    "location": {
      "column": "10",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "LSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@4578@macro@LSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSE_VALUE",
    "location": {
      "column": "11",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "LSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@4729@macro@LSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSE_STARTUP_TIMEOUT",
    "location": {
      "column": "11",
      "line": "120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "LSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5176@macro@VDD_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VDD_VALUE",
    "location": {
      "column": "10",
      "line": "130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "VDD_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5270@macro@TICK_INT_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TICK_INT_PRIORITY",
    "location": {
      "column": "10",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "TICK_INT_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5391@macro@USE_RTOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_RTOS",
    "location": {
      "column": "10",
      "line": "132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_RTOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5432@macro@PREFETCH_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PREFETCH_ENABLE",
    "location": {
      "column": "10",
      "line": "133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PREFETCH_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5475@macro@USE_HAL_ADC_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_ADC_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_ADC_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5570@macro@USE_HAL_CAN_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_CAN_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_CAN_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5665@macro@USE_HAL_CEC_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_CEC_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_CEC_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5760@macro@USE_HAL_DAC_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_DAC_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_DAC_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5855@macro@USE_HAL_ETH_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_ETH_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_ETH_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@5950@macro@USE_HAL_HCD_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_HCD_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_HCD_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6045@macro@USE_HAL_I2C_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_I2C_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_I2C_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6140@macro@USE_HAL_I2S_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_I2S_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_I2S_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6235@macro@USE_HAL_MMC_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_MMC_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_MMC_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6330@macro@USE_HAL_NAND_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_NAND_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_NAND_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6425@macro@USE_HAL_NOR_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_NOR_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_NOR_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6520@macro@USE_HAL_PCCARD_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_PCCARD_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_PCCARD_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6615@macro@USE_HAL_PCD_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_PCD_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_PCD_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6710@macro@USE_HAL_RTC_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_RTC_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_RTC_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6805@macro@USE_HAL_SD_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_SD_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_SD_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6900@macro@USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@6995@macro@USE_HAL_IRDA_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_IRDA_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_IRDA_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7090@macro@USE_HAL_SRAM_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_SRAM_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_SRAM_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7185@macro@USE_HAL_SPI_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_SPI_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_SPI_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7280@macro@USE_HAL_TIM_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_TIM_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_TIM_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7375@macro@USE_HAL_UART_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_UART_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_UART_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7470@macro@USE_HAL_USART_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_USART_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_USART_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@7565@macro@USE_HAL_WWDG_REGISTER_CALLBACKS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_HAL_WWDG_REGISTER_CALLBACKS",
    "location": {
      "column": "10",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_HAL_WWDG_REGISTER_CALLBACKS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8122@macro@MAC_ADDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR0",
    "location": {
      "column": "9",
      "line": "171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8145@macro@MAC_ADDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR1",
    "location": {
      "column": "9",
      "line": "172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8168@macro@MAC_ADDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR2",
    "location": {
      "column": "9",
      "line": "173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8191@macro@MAC_ADDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR3",
    "location": {
      "column": "9",
      "line": "174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8214@macro@MAC_ADDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR4",
    "location": {
      "column": "9",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8237@macro@MAC_ADDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAC_ADDR5",
    "location": {
      "column": "9",
      "line": "176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "MAC_ADDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8329@macro@ETH_RX_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_RX_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "ETH_RX_BUF_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8433@macro@ETH_TX_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_TX_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "ETH_TX_BUF_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8537@macro@ETH_RXBUFNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_RXBUFNB",
    "location": {
      "column": "9",
      "line": "181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "ETH_RXBUFNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8641@macro@ETH_TXBUFNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_TXBUFNB",
    "location": {
      "column": "9",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "ETH_TXBUFNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8828@macro@DP83848_PHY_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DP83848_PHY_ADDRESS",
    "location": {
      "column": "9",
      "line": "187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "DP83848_PHY_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@8947@macro@PHY_RESET_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_RESET_DELAY",
    "location": {
      "column": "9",
      "line": "189",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_RESET_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9042@macro@PHY_CONFIG_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_CONFIG_DELAY",
    "location": {
      "column": "9",
      "line": "191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_CONFIG_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9108@macro@PHY_READ_TO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_READ_TO",
    "location": {
      "column": "9",
      "line": "193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_READ_TO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9172@macro@PHY_WRITE_TO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_WRITE_TO",
    "location": {
      "column": "9",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_WRITE_TO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9279@macro@PHY_BCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_BCR",
    "location": {
      "column": "9",
      "line": "198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_BCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9385@macro@PHY_BSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_BSR",
    "location": {
      "column": "9",
      "line": "199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_BSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9494@macro@PHY_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_RESET",
    "location": {
      "column": "9",
      "line": "201",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9573@macro@PHY_LOOPBACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_LOOPBACK",
    "location": {
      "column": "9",
      "line": "202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_LOOPBACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9664@macro@PHY_FULLDUPLEX_100M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_FULLDUPLEX_100M",
    "location": {
      "column": "9",
      "line": "203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_FULLDUPLEX_100M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9770@macro@PHY_HALFDUPLEX_100M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_HALFDUPLEX_100M",
    "location": {
      "column": "9",
      "line": "204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_HALFDUPLEX_100M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9876@macro@PHY_FULLDUPLEX_10M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_FULLDUPLEX_10M",
    "location": {
      "column": "9",
      "line": "205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_FULLDUPLEX_10M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@9982@macro@PHY_HALFDUPLEX_10M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_HALFDUPLEX_10M",
    "location": {
      "column": "9",
      "line": "206",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_HALFDUPLEX_10M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10088@macro@PHY_AUTONEGOTIATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_AUTONEGOTIATION",
    "location": {
      "column": "9",
      "line": "207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_AUTONEGOTIATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10194@macro@PHY_RESTART_AUTONEGOTIATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_RESTART_AUTONEGOTIATION",
    "location": {
      "column": "9",
      "line": "208",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_RESTART_AUTONEGOTIATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10300@macro@PHY_POWERDOWN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_POWERDOWN",
    "location": {
      "column": "9",
      "line": "209",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_POWERDOWN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10406@macro@PHY_ISOLATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_ISOLATE",
    "location": {
      "column": "9",
      "line": "210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_ISOLATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10514@macro@PHY_AUTONEGO_COMPLETE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_AUTONEGO_COMPLETE",
    "location": {
      "column": "9",
      "line": "212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_AUTONEGO_COMPLETE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10620@macro@PHY_LINKED_STATUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_LINKED_STATUS",
    "location": {
      "column": "9",
      "line": "213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_LINKED_STATUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10726@macro@PHY_JABBER_DETECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_JABBER_DETECTION",
    "location": {
      "column": "9",
      "line": "214",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_JABBER_DETECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10877@macro@PHY_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_SR",
    "location": {
      "column": "9",
      "line": "217",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@10997@macro@PHY_SPEED_STATUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_SPEED_STATUS",
    "location": {
      "column": "9",
      "line": "219",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_SPEED_STATUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@11115@macro@PHY_DUPLEX_STATUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PHY_DUPLEX_STATUS",
    "location": {
      "column": "9",
      "line": "220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "PHY_DUPLEX_STATUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@11485@macro@USE_SPI_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_SPI_CRC",
    "location": {
      "column": "9",
      "line": "229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "USE_SPI_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_conf.h@15819@macro@assert_param",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert_param",
    "location": {
      "column": "9",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_hal_conf.h"
    },
    "name": "assert_param",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1131@macro@__CMSIS_ICCARM_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_ICCARM_H__",
    "location": {
      "column": "9",
      "line": "27",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__CMSIS_ICCARM_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1271@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "35",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__IAR_FT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1356@macro@__ICCARM_V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ICCARM_V8",
    "location": {
      "column": "11",
      "line": "38",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ICCARM_V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1463@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "13",
      "line": "45",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@2404@macro@__ARM_ARCH_7M__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7M__",
    "location": {
      "column": "17",
      "line": "72",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ARM_ARCH_7M__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3574@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3631@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "110",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3682@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3763@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "13",
      "line": "119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__NO_RETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3950@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "13",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4155@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "13",
      "line": "136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4387@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "13",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED_UNION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4590@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "11",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__RESTRICT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4671@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4753@macro@__FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FORCEINLINE",
    "location": {
      "column": "11",
      "line": "161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4853@macro@__STATIC_FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_FORCEINLINE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STATIC_FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5131@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "9",
      "line": "176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "15",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5423@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "9",
      "line": "188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "19",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5711@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "9",
      "line": "199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "15",
      "line": "205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6001@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "9",
      "line": "210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "18",
      "line": "216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "39",
          "line": "216",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
        },
        "name": "v",
        "origin": "user_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6250@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "9",
      "line": "218",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6367@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "13",
      "line": "223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7052@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "11",
      "line": "262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__disable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7109@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "11",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7172@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "11",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__enable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7228@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "11",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7290@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "11",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__arm_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7339@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "11",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__arm_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7392@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "11",
      "line": "270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7451@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "11",
      "line": "271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7513@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "11",
      "line": "272",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7575@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "11",
      "line": "273",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7910@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "13",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7955@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "13",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8018@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "11",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8077@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "11",
      "line": "285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8350@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "13",
      "line": "289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8472@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "11",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8534@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "11",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8809@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "13",
      "line": "299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8933@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "11",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_xPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8994@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "11",
      "line": "306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9065@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "11",
      "line": "307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9140@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "11",
      "line": "308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9211@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "11",
      "line": "309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9284@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "11",
      "line": "310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9568@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "13",
      "line": "315",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9710@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "11",
      "line": "319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9781@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "11",
      "line": "320",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10063@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "13",
      "line": "324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10207@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10272@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10346@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "11",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10407@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "11",
      "line": "332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10477@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "11",
      "line": "333",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10538@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "11",
      "line": "334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10608@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "11",
      "line": "335",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10668@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "11",
      "line": "336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10737@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10802@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10876@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10941@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11015@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11082@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11375@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11419@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11630@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11694@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11769@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "11",
      "line": "357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__NOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11819@macro@__CLZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLZ",
    "location": {
      "column": "11",
      "line": "359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11858@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "11",
      "line": "360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11901@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "11",
      "line": "362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11940@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "11",
      "line": "363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11979@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "11",
      "line": "364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12020@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "11",
      "line": "366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12062@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "11",
      "line": "367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12104@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "11",
      "line": "368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12147@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "11",
      "line": "370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12187@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "11",
      "line": "371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12226@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "11",
      "line": "372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int16_t __REVSH(int16_t)",
    "location": {
      "column": "20",
      "line": "374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12370@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "11",
      "line": "379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12409@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "11",
      "line": "380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12450@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "11",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12517@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "13",
      "line": "385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12569@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "11",
      "line": "388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12611@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "11",
      "line": "389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12653@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "11",
      "line": "390",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12722@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "13",
      "line": "393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12774@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "11",
      "line": "396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12813@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "11",
      "line": "397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@23957@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "765",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "806",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24900@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "808",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25080@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25260@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "822",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "827",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "837",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@915@macro@__STM32F1xx_HAL_RCC_EX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_RCC_EX_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__STM32F1xx_HAL_RCC_EX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@1910@macro@CR_REG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_REG_INDEX",
    "location": {
      "column": "9",
      "line": "58",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "CR_REG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@2407@macro@IS_RCC_HSE_PREDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE_PREDIV",
    "location": {
      "column": "9",
      "line": "75",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "IS_RCC_HSE_PREDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@4546@macro@IS_RCC_PLL_MUL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_MUL",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "IS_RCC_PLL_MUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@5312@macro@IS_RCC_MCO1SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO1SOURCE",
    "location": {
      "column": "9",
      "line": "110",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "IS_RCC_MCO1SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@5687@macro@IS_RCC_ADCPLLCLK_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_ADCPLLCLK_DIV",
    "location": {
      "column": "9",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "IS_RCC_ADCPLLCLK_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@10104@macro@IS_RCC_PERIPHCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PERIPHCLOCK",
    "location": {
      "column": "9",
      "line": "181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "IS_RCC_PERIPHCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_OscInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@OscillatorType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OscillatorType",
        "location": {
          "column": "12",
          "line": "230",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "OscillatorType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSEState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSEState",
        "location": {
          "column": "12",
          "line": "238",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "HSEState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSEPredivValue",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSEPredivValue",
        "location": {
          "column": "12",
          "line": "241",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "HSEPredivValue",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@LSEState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSEState",
        "location": {
          "column": "12",
          "line": "244",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "LSEState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSIState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSIState",
        "location": {
          "column": "12",
          "line": "247",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "HSIState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSICalibrationValue",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSICalibrationValue",
        "location": {
          "column": "12",
          "line": "250",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "HSICalibrationValue",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@LSIState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSIState",
        "location": {
          "column": "12",
          "line": "253",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "LSIState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:@SA@RCC_OscInitTypeDef@FI@PLL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLL",
        "location": {
          "column": "22",
          "line": "256",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "PLL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      },
      {
        "ID": "c:stm32f1xx_hal_rcc_ex.h@T@RCC_OscInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_OscInitTypeDef",
        "location": {
          "column": "3",
          "line": "261",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "RCC_OscInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_228_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_PeriphCLKInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@PeriphClockSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PeriphClockSelection",
        "location": {
          "column": "12",
          "line": "285",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "PeriphClockSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_283_9"
      },
      {
        "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@RTCClockSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTCClockSelection",
        "location": {
          "column": "12",
          "line": "288",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "RTCClockSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_283_9"
      },
      {
        "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@AdcClockSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AdcClockSelection",
        "location": {
          "column": "12",
          "line": "291",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "AdcClockSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_283_9"
      },
      {
        "ID": "c:stm32f1xx_hal_rcc_ex.h@T@RCC_PeriphCLKInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_PeriphCLKInitTypeDef",
        "location": {
          "column": "3",
          "line": "316",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
        },
        "name": "RCC_PeriphCLKInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_rcc_ex_h_283_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@16563@macro@RCC_PERIPHCLK_RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PERIPHCLK_RTC",
    "location": {
      "column": "9",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PERIPHCLK_RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@16612@macro@RCC_PERIPHCLK_ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PERIPHCLK_ADC",
    "location": {
      "column": "9",
      "line": "332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PERIPHCLK_ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@17396@macro@RCC_ADCPCLK2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_ADCPCLK2_DIV2",
    "location": {
      "column": "9",
      "line": "351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_ADCPCLK2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@17457@macro@RCC_ADCPCLK2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_ADCPCLK2_DIV4",
    "location": {
      "column": "9",
      "line": "352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_ADCPCLK2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@17518@macro@RCC_ADCPCLK2_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_ADCPCLK2_DIV6",
    "location": {
      "column": "9",
      "line": "353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_ADCPCLK2_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@17579@macro@RCC_ADCPCLK2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_ADCPCLK2_DIV8",
    "location": {
      "column": "9",
      "line": "354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_ADCPCLK2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20581@macro@RCC_HSE_PREDIV_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV1",
    "location": {
      "column": "9",
      "line": "451",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20738@macro@RCC_HSE_PREDIV_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV2",
    "location": {
      "column": "9",
      "line": "455",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20803@macro@RCC_HSE_PREDIV_DIV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV3",
    "location": {
      "column": "9",
      "line": "456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20868@macro@RCC_HSE_PREDIV_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV4",
    "location": {
      "column": "9",
      "line": "457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20933@macro@RCC_HSE_PREDIV_DIV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV5",
    "location": {
      "column": "9",
      "line": "458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@20998@macro@RCC_HSE_PREDIV_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV6",
    "location": {
      "column": "9",
      "line": "459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21063@macro@RCC_HSE_PREDIV_DIV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV7",
    "location": {
      "column": "9",
      "line": "460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21128@macro@RCC_HSE_PREDIV_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV8",
    "location": {
      "column": "9",
      "line": "461",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21193@macro@RCC_HSE_PREDIV_DIV9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV9",
    "location": {
      "column": "9",
      "line": "462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21258@macro@RCC_HSE_PREDIV_DIV10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV10",
    "location": {
      "column": "9",
      "line": "463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21324@macro@RCC_HSE_PREDIV_DIV11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV11",
    "location": {
      "column": "9",
      "line": "464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21390@macro@RCC_HSE_PREDIV_DIV12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV12",
    "location": {
      "column": "9",
      "line": "465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21456@macro@RCC_HSE_PREDIV_DIV13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV13",
    "location": {
      "column": "9",
      "line": "466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21522@macro@RCC_HSE_PREDIV_DIV14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV14",
    "location": {
      "column": "9",
      "line": "467",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21588@macro@RCC_HSE_PREDIV_DIV15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV15",
    "location": {
      "column": "9",
      "line": "468",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@21654@macro@RCC_HSE_PREDIV_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_PREDIV_DIV16",
    "location": {
      "column": "9",
      "line": "469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_HSE_PREDIV_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25185@macro@RCC_PLL_MUL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL2",
    "location": {
      "column": "9",
      "line": "541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25244@macro@RCC_PLL_MUL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL3",
    "location": {
      "column": "9",
      "line": "542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25344@macro@RCC_PLL_MUL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL4",
    "location": {
      "column": "9",
      "line": "544",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25403@macro@RCC_PLL_MUL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL5",
    "location": {
      "column": "9",
      "line": "545",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25462@macro@RCC_PLL_MUL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL6",
    "location": {
      "column": "9",
      "line": "546",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25521@macro@RCC_PLL_MUL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL7",
    "location": {
      "column": "9",
      "line": "547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25580@macro@RCC_PLL_MUL8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL8",
    "location": {
      "column": "9",
      "line": "548",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25639@macro@RCC_PLL_MUL9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL9",
    "location": {
      "column": "9",
      "line": "549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25816@macro@RCC_PLL_MUL10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL10",
    "location": {
      "column": "9",
      "line": "553",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25876@macro@RCC_PLL_MUL11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL11",
    "location": {
      "column": "9",
      "line": "554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25936@macro@RCC_PLL_MUL12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL12",
    "location": {
      "column": "9",
      "line": "555",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@25996@macro@RCC_PLL_MUL13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL13",
    "location": {
      "column": "9",
      "line": "556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26056@macro@RCC_PLL_MUL14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL14",
    "location": {
      "column": "9",
      "line": "557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26116@macro@RCC_PLL_MUL15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL15",
    "location": {
      "column": "9",
      "line": "558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26176@macro@RCC_PLL_MUL16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLL_MUL16",
    "location": {
      "column": "9",
      "line": "559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_PLL_MUL16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26371@macro@RCC_MCO1SOURCE_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1SOURCE_NOCLOCK",
    "location": {
      "column": "9",
      "line": "569",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_MCO1SOURCE_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26446@macro@RCC_MCO1SOURCE_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1SOURCE_SYSCLK",
    "location": {
      "column": "9",
      "line": "570",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_MCO1SOURCE_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26520@macro@RCC_MCO1SOURCE_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1SOURCE_HSI",
    "location": {
      "column": "9",
      "line": "571",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_MCO1SOURCE_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26591@macro@RCC_MCO1SOURCE_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1SOURCE_HSE",
    "location": {
      "column": "9",
      "line": "572",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_MCO1SOURCE_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@26662@macro@RCC_MCO1SOURCE_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1SOURCE_PLLCLK",
    "location": {
      "column": "9",
      "line": "573",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "RCC_MCO1SOURCE_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@28662@macro@__HAL_RCC_DMA2_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA2_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "629",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DMA2_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@29155@macro@__HAL_RCC_DMA2_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA2_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "637",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DMA2_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@29483@macro@__HAL_RCC_FSMC_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FSMC_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "642",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_FSMC_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@29976@macro@__HAL_RCC_FSMC_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FSMC_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "650",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_FSMC_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@34767@macro@__HAL_RCC_DMA2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "742",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DMA2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@34861@macro@__HAL_RCC_DMA2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DMA2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "743",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DMA2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@35198@macro@__HAL_RCC_FSMC_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FSMC_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "747",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_FSMC_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@35292@macro@__HAL_RCC_FSMC_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_FSMC_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "748",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_FSMC_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@38187@macro@__HAL_RCC_TIM4_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "796",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@38684@macro@__HAL_RCC_SPI2_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "804",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@39181@macro@__HAL_RCC_USART3_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "812",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@39684@macro@__HAL_RCC_I2C2_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@40181@macro@__HAL_RCC_TIM4_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "828",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@40266@macro@__HAL_RCC_SPI2_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "829",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@40351@macro@__HAL_RCC_USART3_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "830",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@40438@macro@__HAL_RCC_I2C2_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "831",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@45826@macro@__HAL_RCC_TIM6_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "915",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@46323@macro@__HAL_RCC_TIM7_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "923",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@46820@macro@__HAL_RCC_DAC_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "931",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@47314@macro@__HAL_RCC_CEC_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@47808@macro@__HAL_RCC_TIM6_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "947",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@47893@macro@__HAL_RCC_TIM7_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "948",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@47978@macro@__HAL_RCC_DAC_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "949",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@48062@macro@__HAL_RCC_CEC_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "950",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@48209@macro@__HAL_RCC_TIM5_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "954",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@48706@macro@__HAL_RCC_TIM12_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "962",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@49206@macro@__HAL_RCC_TIM13_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "970",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@49706@macro@__HAL_RCC_TIM14_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "978",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@50206@macro@__HAL_RCC_SPI3_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "986",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@50703@macro@__HAL_RCC_UART4_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "994",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@51203@macro@__HAL_RCC_UART5_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@51703@macro@__HAL_RCC_TIM5_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@51788@macro@__HAL_RCC_TIM12_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1011",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@51874@macro@__HAL_RCC_TIM13_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@51960@macro@__HAL_RCC_TIM14_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@52046@macro@__HAL_RCC_SPI3_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@52131@macro@__HAL_RCC_UART4_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@52217@macro@__HAL_RCC_UART5_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@55989@macro@__HAL_RCC_TIM4_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56085@macro@__HAL_RCC_TIM4_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1083",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56181@macro@__HAL_RCC_SPI2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1084",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56277@macro@__HAL_RCC_SPI2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1085",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56373@macro@__HAL_RCC_USART3_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56473@macro@__HAL_RCC_USART3_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56573@macro@__HAL_RCC_I2C2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@56669@macro@__HAL_RCC_I2C2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@58942@macro@__HAL_RCC_TIM6_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59038@macro@__HAL_RCC_TIM6_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59134@macro@__HAL_RCC_TIM7_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59230@macro@__HAL_RCC_TIM7_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59326@macro@__HAL_RCC_DAC_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59420@macro@__HAL_RCC_DAC_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59514@macro@__HAL_RCC_CEC_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59608@macro@__HAL_RCC_CEC_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59763@macro@__HAL_RCC_TIM5_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59859@macro@__HAL_RCC_TIM5_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@59955@macro@__HAL_RCC_TIM12_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60053@macro@__HAL_RCC_TIM12_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60151@macro@__HAL_RCC_TIM13_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60249@macro@__HAL_RCC_TIM13_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60347@macro@__HAL_RCC_TIM14_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60445@macro@__HAL_RCC_TIM14_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60543@macro@__HAL_RCC_SPI3_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60639@macro@__HAL_RCC_SPI3_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60735@macro@__HAL_RCC_UART4_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60833@macro@__HAL_RCC_UART4_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@60931@macro@__HAL_RCC_UART5_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@61029@macro@__HAL_RCC_UART5_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@61127@macro@__HAL_RCC_CAN2_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CAN2_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CAN2_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@61223@macro@__HAL_RCC_CAN2_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CAN2_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CAN2_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@63422@macro@__HAL_RCC_TIM15_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@63922@macro@__HAL_RCC_TIM16_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@64422@macro@__HAL_RCC_TIM17_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@64922@macro@__HAL_RCC_TIM15_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@65008@macro@__HAL_RCC_TIM16_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@65094@macro@__HAL_RCC_TIM17_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@65474@macro@__HAL_RCC_GPIOE_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@65972@macro@__HAL_RCC_GPIOE_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@68776@macro@__HAL_RCC_GPIOF_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@69274@macro@__HAL_RCC_GPIOG_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_CLK_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@69772@macro@__HAL_RCC_GPIOF_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@69857@macro@__HAL_RCC_GPIOG_CLK_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_CLK_DISABLE",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_CLK_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@72768@macro@__HAL_RCC_TIM15_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@72866@macro@__HAL_RCC_TIM15_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@72964@macro@__HAL_RCC_TIM16_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@73062@macro@__HAL_RCC_TIM16_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@73160@macro@__HAL_RCC_TIM17_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@73258@macro@__HAL_RCC_TIM17_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@73648@macro@__HAL_RCC_GPIOE_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@73745@macro@__HAL_RCC_GPIOE_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@74997@macro@__HAL_RCC_GPIOF_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@75094@macro@__HAL_RCC_GPIOF_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@75191@macro@__HAL_RCC_GPIOG_IS_CLK_ENABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_IS_CLK_ENABLED",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_IS_CLK_ENABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@75288@macro@__HAL_RCC_GPIOG_IS_CLK_DISABLED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_IS_CLK_DISABLED",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_IS_CLK_DISABLED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@77820@macro@__HAL_RCC_TIM4_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@77907@macro@__HAL_RCC_SPI2_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@77994@macro@__HAL_RCC_USART3_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@78083@macro@__HAL_RCC_I2C2_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@78172@macro@__HAL_RCC_TIM4_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM4_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM4_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@78260@macro@__HAL_RCC_SPI2_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI2_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI2_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@78348@macro@__HAL_RCC_USART3_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_USART3_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1427",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_USART3_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@78438@macro@__HAL_RCC_I2C2_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_I2C2_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_I2C2_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@80575@macro@__HAL_RCC_TIM6_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@80662@macro@__HAL_RCC_TIM7_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@80749@macro@__HAL_RCC_DAC_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@80835@macro@__HAL_RCC_CEC_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@80923@macro@__HAL_RCC_TIM6_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM6_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM6_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81011@macro@__HAL_RCC_TIM7_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM7_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM7_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81099@macro@__HAL_RCC_DAC_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_DAC_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_DAC_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81186@macro@__HAL_RCC_CEC_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_CEC_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_CEC_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81344@macro@__HAL_RCC_TIM5_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81431@macro@__HAL_RCC_TIM12_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81519@macro@__HAL_RCC_TIM13_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81607@macro@__HAL_RCC_TIM14_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81695@macro@__HAL_RCC_SPI3_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1473",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81782@macro@__HAL_RCC_UART4_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81870@macro@__HAL_RCC_UART5_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@81960@macro@__HAL_RCC_TIM5_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM5_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM5_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82048@macro@__HAL_RCC_TIM12_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM12_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM12_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82137@macro@__HAL_RCC_TIM13_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM13_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM13_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82226@macro@__HAL_RCC_TIM14_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM14_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM14_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82315@macro@__HAL_RCC_SPI3_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_SPI3_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_SPI3_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82403@macro@__HAL_RCC_UART4_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART4_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART4_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@82492@macro@__HAL_RCC_UART5_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_UART5_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1483",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_UART5_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84187@macro@__HAL_RCC_TIM15_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1520",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84275@macro@__HAL_RCC_TIM16_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1521",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84363@macro@__HAL_RCC_TIM17_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1522",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84453@macro@__HAL_RCC_TIM15_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM15_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1524",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM15_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84542@macro@__HAL_RCC_TIM16_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM16_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1525",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM16_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@84631@macro@__HAL_RCC_TIM17_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_TIM17_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_TIM17_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@85014@macro@__HAL_RCC_GPIOE_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@85103@macro@__HAL_RCC_GPIOE_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOE_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOE_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@86284@macro@__HAL_RCC_GPIOF_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@86371@macro@__HAL_RCC_GPIOG_FORCE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_FORCE_RESET",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_FORCE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@86460@macro@__HAL_RCC_GPIOF_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOF_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOF_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@86548@macro@__HAL_RCC_GPIOG_RELEASE_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GPIOG_RELEASE_RESET",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GPIOG_RELEASE_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@88009@macro@__HAL_RCC_HSE_PREDIV_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSE_PREDIV_CONFIG",
    "location": {
      "column": "9",
      "line": "1591",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_HSE_PREDIV_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@89038@macro@__HAL_RCC_HSE_GET_PREDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_HSE_GET_PREDIV",
    "location": {
      "column": "9",
      "line": "1611",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_HSE_GET_PREDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@94353@macro@__HAL_RCC_ADC_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_ADC_CONFIG",
    "location": {
      "column": "9",
      "line": "1721",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_ADC_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.h@95011@macro@__HAL_RCC_GET_ADC_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_GET_ADC_SOURCE",
    "location": {
      "column": "9",
      "line": "1731",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "__HAL_RCC_GET_ADC_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_PeriphCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1859",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_PeriphCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_GetPeriphCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "1860",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_GetPeriphCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
    "location": {
      "column": "19",
      "line": "1861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_GetPeriphCLKFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
    "location": {
      "column": "19",
      "line": "1861",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_rcc_ex.h"
    },
    "name": "HAL_RCCEx_GetPeriphCLKFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@899@macro@__STM32F1xx_HAL_DMA_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_DMA_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__STM32F1xx_HAL_DMA_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "48",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@Direction",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Direction",
        "location": {
          "column": "12",
          "line": "50",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Direction",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@PeriphInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PeriphInc",
        "location": {
          "column": "12",
          "line": "54",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "PeriphInc",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@MemInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MemInc",
        "location": {
          "column": "12",
          "line": "57",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "MemInc",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@PeriphDataAlignment",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PeriphDataAlignment",
        "location": {
          "column": "12",
          "line": "60",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "PeriphDataAlignment",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@MemDataAlignment",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MemDataAlignment",
        "location": {
          "column": "12",
          "line": "63",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "MemDataAlignment",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Mode",
        "location": {
          "column": "12",
          "line": "66",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@Priority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Priority",
        "location": {
          "column": "12",
          "line": "71",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Priority",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      },
      {
        "ID": "c:stm32f1xx_hal_dma.h@T@DMA_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_InitTypeDef",
        "location": {
          "column": "3",
          "line": "73",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "DMA_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_dma_h_48_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_DMA_StateTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_STATE_RESET",
        "location": {
          "column": "3",
          "line": "80",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_STATE_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_READY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_STATE_READY",
        "location": {
          "column": "3",
          "line": "81",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_STATE_READY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_BUSY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_STATE_BUSY",
        "location": {
          "column": "3",
          "line": "82",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_STATE_BUSY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_TIMEOUT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_STATE_TIMEOUT",
        "location": {
          "column": "3",
          "line": "83",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_STATE_TIMEOUT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "78",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef@HAL_DMA_FULL_TRANSFER",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_FULL_TRANSFER",
        "location": {
          "column": "3",
          "line": "91",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_FULL_TRANSFER",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef@HAL_DMA_HALF_TRANSFER",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_HALF_TRANSFER",
        "location": {
          "column": "3",
          "line": "92",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_HALF_TRANSFER",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "89",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_CPLT_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_XFER_CPLT_CB_ID",
        "location": {
          "column": "3",
          "line": "100",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_XFER_CPLT_CB_ID",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_HALFCPLT_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_XFER_HALFCPLT_CB_ID",
        "location": {
          "column": "3",
          "line": "101",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_XFER_HALFCPLT_CB_ID",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ERROR_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_XFER_ERROR_CB_ID",
        "location": {
          "column": "3",
          "line": "102",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_XFER_ERROR_CB_ID",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ABORT_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_XFER_ABORT_CB_ID",
        "location": {
          "column": "3",
          "line": "103",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_XFER_ABORT_CB_ID",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ALL_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_DMA_XFER_ALL_CB_ID",
        "location": {
          "column": "3",
          "line": "104",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "HAL_DMA_XFER_ALL_CB_ID",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__DMA_HandleTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "__DMA_HandleTypeDef",
    "location": {
      "column": "16",
      "line": "111",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "members": [
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@Instance",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Instance",
        "location": {
          "column": "26",
          "line": "113",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Instance",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@Init",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Init",
        "location": {
          "column": "25",
          "line": "115",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Init",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@Lock",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Lock",
        "location": {
          "column": "25",
          "line": "117",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Lock",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "State",
        "location": {
          "column": "25",
          "line": "119",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "State",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@Parent",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Parent",
        "location": {
          "column": "26",
          "line": "121",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "Parent",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@XferCpltCallback",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "XferCpltCallback",
        "location": {
          "column": "28",
          "line": "123",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "XferCpltCallback",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@XferHalfCpltCallback",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "XferHalfCpltCallback",
        "location": {
          "column": "28",
          "line": "125",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "XferHalfCpltCallback",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@XferErrorCallback",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "XferErrorCallback",
        "location": {
          "column": "28",
          "line": "127",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "XferErrorCallback",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@XferAbortCallback",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "XferAbortCallback",
        "location": {
          "column": "28",
          "line": "129",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "XferAbortCallback",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@ErrorCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ErrorCode",
        "location": {
          "column": "25",
          "line": "131",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "ErrorCode",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@DmaBaseAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DmaBaseAddress",
        "location": {
          "column": "27",
          "line": "133",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "DmaBaseAddress",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:@S@__DMA_HandleTypeDef@FI@ChannelIndex",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ChannelIndex",
        "location": {
          "column": "26",
          "line": "135",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "ChannelIndex",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      },
      {
        "ID": "c:stm32f1xx_hal_dma.h@T@DMA_HandleTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __DMA_HandleTypeDef",
        "location": {
          "column": "3",
          "line": "137",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
        },
        "name": "DMA_HandleTypeDef",
        "origin": "user_include",
        "scope": "__DMA_HandleTypeDef"
      }
    ],
    "name": "__DMA_HandleTypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6363@macro@HAL_DMA_ERROR_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_ERROR_NONE",
    "location": {
      "column": "9",
      "line": "151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_ERROR_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6455@macro@HAL_DMA_ERROR_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_ERROR_TE",
    "location": {
      "column": "9",
      "line": "152",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_ERROR_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6547@macro@HAL_DMA_ERROR_NO_XFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_ERROR_NO_XFER",
    "location": {
      "column": "9",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_ERROR_NO_XFER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6639@macro@HAL_DMA_ERROR_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_ERROR_TIMEOUT",
    "location": {
      "column": "9",
      "line": "154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_ERROR_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6731@macro@HAL_DMA_ERROR_NOT_SUPPORTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_DMA_ERROR_NOT_SUPPORTED",
    "location": {
      "column": "9",
      "line": "155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_ERROR_NOT_SUPPORTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@6947@macro@DMA_PERIPH_TO_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PERIPH_TO_MEMORY",
    "location": {
      "column": "9",
      "line": "163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PERIPH_TO_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7052@macro@DMA_MEMORY_TO_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MEMORY_TO_PERIPH",
    "location": {
      "column": "9",
      "line": "164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MEMORY_TO_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7157@macro@DMA_MEMORY_TO_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MEMORY_TO_MEMORY",
    "location": {
      "column": "9",
      "line": "165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MEMORY_TO_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7378@macro@DMA_PINC_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PINC_ENABLE",
    "location": {
      "column": "9",
      "line": "174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PINC_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7477@macro@DMA_PINC_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PINC_DISABLE",
    "location": {
      "column": "9",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PINC_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7683@macro@DMA_MINC_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MINC_ENABLE",
    "location": {
      "column": "9",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MINC_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7780@macro@DMA_MINC_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MINC_DISABLE",
    "location": {
      "column": "9",
      "line": "184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MINC_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@7977@macro@DMA_PDATAALIGN_BYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PDATAALIGN_BYTE",
    "location": {
      "column": "9",
      "line": "192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PDATAALIGN_BYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8088@macro@DMA_PDATAALIGN_HALFWORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PDATAALIGN_HALFWORD",
    "location": {
      "column": "9",
      "line": "193",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PDATAALIGN_HALFWORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8199@macro@DMA_PDATAALIGN_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PDATAALIGN_WORD",
    "location": {
      "column": "9",
      "line": "194",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PDATAALIGN_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8402@macro@DMA_MDATAALIGN_BYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MDATAALIGN_BYTE",
    "location": {
      "column": "9",
      "line": "202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MDATAALIGN_BYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8509@macro@DMA_MDATAALIGN_HALFWORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MDATAALIGN_HALFWORD",
    "location": {
      "column": "9",
      "line": "203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MDATAALIGN_HALFWORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8616@macro@DMA_MDATAALIGN_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MDATAALIGN_WORD",
    "location": {
      "column": "9",
      "line": "204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_MDATAALIGN_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8791@macro@DMA_NORMAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_NORMAL",
    "location": {
      "column": "9",
      "line": "212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_NORMAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@8885@macro@DMA_CIRCULAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CIRCULAR",
    "location": {
      "column": "9",
      "line": "213",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_CIRCULAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9067@macro@DMA_PRIORITY_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PRIORITY_LOW",
    "location": {
      "column": "9",
      "line": "221",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PRIORITY_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9166@macro@DMA_PRIORITY_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PRIORITY_MEDIUM",
    "location": {
      "column": "9",
      "line": "222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PRIORITY_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9265@macro@DMA_PRIORITY_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PRIORITY_HIGH",
    "location": {
      "column": "9",
      "line": "223",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PRIORITY_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9364@macro@DMA_PRIORITY_VERY_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PRIORITY_VERY_HIGH",
    "location": {
      "column": "9",
      "line": "224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_PRIORITY_VERY_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9581@macro@DMA_IT_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TC",
    "location": {
      "column": "9",
      "line": "233",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_IT_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9649@macro@DMA_IT_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HT",
    "location": {
      "column": "9",
      "line": "234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_IT_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9717@macro@DMA_IT_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TE",
    "location": {
      "column": "9",
      "line": "235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_IT_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9877@macro@DMA_FLAG_GL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL1",
    "location": {
      "column": "9",
      "line": "243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9932@macro@DMA_FLAG_TC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC1",
    "location": {
      "column": "9",
      "line": "244",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@9987@macro@DMA_FLAG_HT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT1",
    "location": {
      "column": "9",
      "line": "245",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10042@macro@DMA_FLAG_TE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE1",
    "location": {
      "column": "9",
      "line": "246",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10097@macro@DMA_FLAG_GL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL2",
    "location": {
      "column": "9",
      "line": "247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10152@macro@DMA_FLAG_TC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC2",
    "location": {
      "column": "9",
      "line": "248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10207@macro@DMA_FLAG_HT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT2",
    "location": {
      "column": "9",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10262@macro@DMA_FLAG_TE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE2",
    "location": {
      "column": "9",
      "line": "250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10317@macro@DMA_FLAG_GL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL3",
    "location": {
      "column": "9",
      "line": "251",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10372@macro@DMA_FLAG_TC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC3",
    "location": {
      "column": "9",
      "line": "252",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10427@macro@DMA_FLAG_HT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT3",
    "location": {
      "column": "9",
      "line": "253",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10482@macro@DMA_FLAG_TE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE3",
    "location": {
      "column": "9",
      "line": "254",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10537@macro@DMA_FLAG_GL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL4",
    "location": {
      "column": "9",
      "line": "255",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10592@macro@DMA_FLAG_TC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC4",
    "location": {
      "column": "9",
      "line": "256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10647@macro@DMA_FLAG_HT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT4",
    "location": {
      "column": "9",
      "line": "257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10702@macro@DMA_FLAG_TE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE4",
    "location": {
      "column": "9",
      "line": "258",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10757@macro@DMA_FLAG_GL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL5",
    "location": {
      "column": "9",
      "line": "259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10812@macro@DMA_FLAG_TC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC5",
    "location": {
      "column": "9",
      "line": "260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10867@macro@DMA_FLAG_HT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT5",
    "location": {
      "column": "9",
      "line": "261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10922@macro@DMA_FLAG_TE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE5",
    "location": {
      "column": "9",
      "line": "262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@10977@macro@DMA_FLAG_GL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL6",
    "location": {
      "column": "9",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11032@macro@DMA_FLAG_TC6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC6",
    "location": {
      "column": "9",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11087@macro@DMA_FLAG_HT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT6",
    "location": {
      "column": "9",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11142@macro@DMA_FLAG_TE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE6",
    "location": {
      "column": "9",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11197@macro@DMA_FLAG_GL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_GL7",
    "location": {
      "column": "9",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_GL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11252@macro@DMA_FLAG_TC7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TC7",
    "location": {
      "column": "9",
      "line": "268",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TC7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11307@macro@DMA_FLAG_HT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HT7",
    "location": {
      "column": "9",
      "line": "269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_HT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11362@macro@DMA_FLAG_TE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TE7",
    "location": {
      "column": "9",
      "line": "270",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "DMA_FLAG_TE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11711@macro@__HAL_DMA_RESET_HANDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_RESET_HANDLE_STATE",
    "location": {
      "column": "9",
      "line": "289",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_RESET_HANDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@11919@macro@__HAL_DMA_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_ENABLE",
    "location": {
      "column": "9",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@12130@macro@__HAL_DMA_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_DISABLE",
    "location": {
      "column": "9",
      "line": "303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@12760@macro@__HAL_DMA_ENABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_ENABLE_IT",
    "location": {
      "column": "9",
      "line": "318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_ENABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@13368@macro@__HAL_DMA_DISABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_DISABLE_IT",
    "location": {
      "column": "9",
      "line": "330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_DISABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@14003@macro@__HAL_DMA_GET_IT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_IT_SOURCE",
    "location": {
      "column": "9",
      "line": "342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_GET_IT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@14375@macro@__HAL_DMA_GET_COUNTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_COUNTER",
    "location": {
      "column": "9",
      "line": "349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "__HAL_DMA_GET_COUNTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Start",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Start",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Start_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Start_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Abort",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Abort",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Abort_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_Abort_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_PollForTransfer",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_PollForTransfer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_PollForTransfer",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_PollForTransfer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
    "location": {
      "column": "6",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
    "location": {
      "column": "6",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_RegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
    "location": {
      "column": "19",
      "line": "383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_RegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_RegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
    "location": {
      "column": "19",
      "line": "383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_RegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_UnRegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
    "location": {
      "column": "19",
      "line": "384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_UnRegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_UnRegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
    "location": {
      "column": "19",
      "line": "384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_UnRegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetState",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
    "location": {
      "column": "22",
      "line": "394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_GetState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetState",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
    "location": {
      "column": "22",
      "line": "394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_GetState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetError",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
    "location": {
      "column": "10",
      "line": "395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_GetError",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetError",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
    "location": {
      "column": "10",
      "line": "395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "HAL_DMA_GetError",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@16391@macro@IS_DMA_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_DIRECTION",
    "location": {
      "column": "9",
      "line": "409",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@16634@macro@IS_DMA_BUFFER_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_BUFFER_SIZE",
    "location": {
      "column": "9",
      "line": "413",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_BUFFER_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@16712@macro@IS_DMA_PERIPHERAL_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_INC_STATE",
    "location": {
      "column": "9",
      "line": "415",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@16869@macro@IS_DMA_MEMORY_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_INC_STATE",
    "location": {
      "column": "9",
      "line": "418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_MEMORY_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@17019@macro@IS_DMA_PERIPHERAL_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@17268@macro@IS_DMA_MEMORY_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "425",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_MEMORY_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@17506@macro@IS_DMA_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MODE",
    "location": {
      "column": "9",
      "line": "429",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.h@17620@macro@IS_DMA_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PRIORITY",
    "location": {
      "column": "9",
      "line": "432",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma.h"
    },
    "name": "IS_DMA_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@949@macro@__STM32F1xx_HAL_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__STM32F1xx_HAL_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_TickFreqTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_10HZ",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_TICK_FREQ_10HZ",
        "location": {
          "column": "3",
          "line": "51",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
        },
        "name": "HAL_TICK_FREQ_10HZ",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_100HZ",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_TICK_FREQ_100HZ",
        "location": {
          "column": "3",
          "line": "52",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
        },
        "name": "HAL_TICK_FREQ_100HZ",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_1KHZ",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_TICK_FREQ_1KHZ",
        "location": {
          "column": "3",
          "line": "53",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
        },
        "name": "HAL_TICK_FREQ_1KHZ",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_DEFAULT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_TICK_FREQ_DEFAULT",
        "location": {
          "column": "3",
          "line": "54",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
        },
        "name": "HAL_TICK_FREQ_DEFAULT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "49",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@uwTickPrio",
    "What": "Variable",
    "defdec": "Dec",
    "display": "uwTickPrio",
    "location": {
      "column": "17",
      "line": "60",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "uwTickPrio",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@uwTickPrio",
    "What": "Variable",
    "defdec": "Dec",
    "display": "uwTickPrio",
    "location": {
      "column": "17",
      "line": "60",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "uwTickPrio",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@uwTickFreq",
    "What": "Variable",
    "defdec": "Dec",
    "display": "uwTickFreq",
    "location": {
      "column": "28",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "uwTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@uwTickFreq",
    "What": "Variable",
    "defdec": "Dec",
    "display": "uwTickFreq",
    "location": {
      "column": "28",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "uwTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@2663@macro@__HAL_DBGMCU_FREEZE_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM2",
    "location": {
      "column": "9",
      "line": "87",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@2755@macro@__HAL_DBGMCU_UNFREEZE_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM2",
    "location": {
      "column": "9",
      "line": "88",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@2903@macro@__HAL_DBGMCU_FREEZE_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM3",
    "location": {
      "column": "9",
      "line": "93",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@2995@macro@__HAL_DBGMCU_UNFREEZE_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM3",
    "location": {
      "column": "9",
      "line": "94",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3182@macro@__HAL_DBGMCU_FREEZE_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM4",
    "location": {
      "column": "9",
      "line": "100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3274@macro@__HAL_DBGMCU_UNFREEZE_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM4",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3469@macro@__HAL_DBGMCU_FREEZE_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM5",
    "location": {
      "column": "9",
      "line": "108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3561@macro@__HAL_DBGMCU_UNFREEZE_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM5",
    "location": {
      "column": "9",
      "line": "109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3756@macro@__HAL_DBGMCU_FREEZE_TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM6",
    "location": {
      "column": "9",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@3848@macro@__HAL_DBGMCU_UNFREEZE_TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM6",
    "location": {
      "column": "9",
      "line": "117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4043@macro@__HAL_DBGMCU_FREEZE_TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM7",
    "location": {
      "column": "9",
      "line": "124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4135@macro@__HAL_DBGMCU_UNFREEZE_TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM7",
    "location": {
      "column": "9",
      "line": "125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4332@macro@__HAL_DBGMCU_FREEZE_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM12",
    "location": {
      "column": "9",
      "line": "132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4426@macro@__HAL_DBGMCU_UNFREEZE_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM12",
    "location": {
      "column": "9",
      "line": "133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4625@macro@__HAL_DBGMCU_FREEZE_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM13",
    "location": {
      "column": "9",
      "line": "140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4719@macro@__HAL_DBGMCU_UNFREEZE_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM13",
    "location": {
      "column": "9",
      "line": "141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@4918@macro@__HAL_DBGMCU_FREEZE_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM14",
    "location": {
      "column": "9",
      "line": "148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5012@macro@__HAL_DBGMCU_UNFREEZE_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM14",
    "location": {
      "column": "9",
      "line": "149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5170@macro@__HAL_DBGMCU_FREEZE_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_WWDG",
    "location": {
      "column": "9",
      "line": "155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5262@macro@__HAL_DBGMCU_UNFREEZE_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_WWDG",
    "location": {
      "column": "9",
      "line": "156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5410@macro@__HAL_DBGMCU_FREEZE_IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_IWDG",
    "location": {
      "column": "9",
      "line": "161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5502@macro@__HAL_DBGMCU_UNFREEZE_IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_IWDG",
    "location": {
      "column": "9",
      "line": "162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5650@macro@__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
    "location": {
      "column": "9",
      "line": "167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5751@macro@__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
    "location": {
      "column": "9",
      "line": "168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@5956@macro@__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
    "location": {
      "column": "9",
      "line": "174",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@6057@macro@__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
    "location": {
      "column": "9",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@6862@macro@__HAL_DBGMCU_FREEZE_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM1",
    "location": {
      "column": "9",
      "line": "199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@6954@macro@__HAL_DBGMCU_UNFREEZE_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM1",
    "location": {
      "column": "9",
      "line": "200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8313@macro@__HAL_DBGMCU_FREEZE_TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM15",
    "location": {
      "column": "9",
      "line": "240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8407@macro@__HAL_DBGMCU_UNFREEZE_TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM15",
    "location": {
      "column": "9",
      "line": "241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8606@macro@__HAL_DBGMCU_FREEZE_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM16",
    "location": {
      "column": "9",
      "line": "248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8700@macro@__HAL_DBGMCU_UNFREEZE_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM16",
    "location": {
      "column": "9",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8899@macro@__HAL_DBGMCU_FREEZE_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_FREEZE_TIM17",
    "location": {
      "column": "9",
      "line": "256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_FREEZE_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@8993@macro@__HAL_DBGMCU_UNFREEZE_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DBGMCU_UNFREEZE_TIM17",
    "location": {
      "column": "9",
      "line": "257",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "__HAL_DBGMCU_UNFREEZE_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.h@9187@macro@IS_TICKFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TICKFREQ",
    "location": {
      "column": "9",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "IS_TICKFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_Init(void)",
    "location": {
      "column": "19",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_Init(void)",
    "location": {
      "column": "19",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DeInit(void)",
    "location": {
      "column": "19",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_DeInit(void)",
    "location": {
      "column": "19",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_MspInit(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_MspInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_MspInit(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_MspInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_MspInit(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_MspInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_MspDeInit(void)",
    "location": {
      "column": "6",
      "line": "285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_MspDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_MspDeInit(void)",
    "location": {
      "column": "6",
      "line": "285",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_MspDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_InitTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
    "location": {
      "column": "19",
      "line": "286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_InitTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_InitTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
    "location": {
      "column": "19",
      "line": "286",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_InitTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_IncTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_IncTick(void)",
    "location": {
      "column": "6",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_IncTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_IncTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_IncTick(void)",
    "location": {
      "column": "6",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_IncTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Delay",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_Delay(uint32_t)",
    "location": {
      "column": "6",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_Delay",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Delay",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_Delay(uint32_t)",
    "location": {
      "column": "6",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_Delay",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetTick(void)",
    "location": {
      "column": "10",
      "line": "297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetTick(void)",
    "location": {
      "column": "10",
      "line": "297",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickPrio",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetTickPrio(void)",
    "location": {
      "column": "10",
      "line": "298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTickPrio",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickPrio",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetTickPrio(void)",
    "location": {
      "column": "10",
      "line": "298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTickPrio",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SetTickFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
    "location": {
      "column": "19",
      "line": "299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_SetTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SetTickFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
    "location": {
      "column": "19",
      "line": "299",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_SetTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
    "location": {
      "column": "21",
      "line": "300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
    "location": {
      "column": "21",
      "line": "300",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetTickFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SuspendTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SuspendTick(void)",
    "location": {
      "column": "6",
      "line": "301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_SuspendTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SuspendTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SuspendTick(void)",
    "location": {
      "column": "6",
      "line": "301",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_SuspendTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_ResumeTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_ResumeTick(void)",
    "location": {
      "column": "6",
      "line": "302",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_ResumeTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_ResumeTick",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_ResumeTick(void)",
    "location": {
      "column": "6",
      "line": "302",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_ResumeTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetHalVersion",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetHalVersion(void)",
    "location": {
      "column": "10",
      "line": "303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetHalVersion",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetHalVersion",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetHalVersion(void)",
    "location": {
      "column": "10",
      "line": "303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetHalVersion",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetREVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetREVID(void)",
    "location": {
      "column": "10",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetREVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetREVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetREVID(void)",
    "location": {
      "column": "10",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetREVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetDEVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetDEVID(void)",
    "location": {
      "column": "10",
      "line": "305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetDEVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetDEVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetDEVID(void)",
    "location": {
      "column": "10",
      "line": "305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetDEVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw0",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw0(void)",
    "location": {
      "column": "10",
      "line": "306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw0",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw0(void)",
    "location": {
      "column": "10",
      "line": "306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw1(void)",
    "location": {
      "column": "10",
      "line": "307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw1(void)",
    "location": {
      "column": "10",
      "line": "307",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw2",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw2(void)",
    "location": {
      "column": "10",
      "line": "308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw2",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_GetUIDw2(void)",
    "location": {
      "column": "10",
      "line": "308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_GetUIDw2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGSleepMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "309",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGSleepMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGSleepMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGSleepMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGStopMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "311",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGStopMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGStopMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGStopMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGStandbyMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_EnableDBGStandbyMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGStandbyMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal.h"
    },
    "name": "HAL_DBGMCU_DisableDBGStandbyMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@1519@macro@__STM32F1XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1XX_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@1732@macro@STM32F1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F1",
    "location": {
      "column": "9",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "STM32F1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@4663@macro@__STM32F1_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@4739@macro@__STM32F1_CMSIS_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1_CMSIS_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1_CMSIS_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@4815@macro@__STM32F1_CMSIS_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1_CMSIS_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "97",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1_CMSIS_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@4891@macro@__STM32F1_CMSIS_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1_CMSIS_VERSION_RC",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1_CMSIS_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@4972@macro@__STM32F1_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "99",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "__STM32F1_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "3",
          "line": "153",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "3",
          "line": "154",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "3",
          "line": "159",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "3",
          "line": "160",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6478@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "3",
          "line": "166",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "3",
          "line": "167",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "164",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6704@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6754@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6805@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6854@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6903@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6952@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@6993@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx.h@7108@macro@POSITION_VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "POSITION_VAL",
    "location": {
      "column": "9",
      "line": "192",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\stm32f1xx.h"
    },
    "name": "POSITION_VAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@900@macro@STM32F1xx_HAL_GPIO_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F1xx_HAL_GPIO_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "STM32F1xx_HAL_GPIO_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "47",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@Pin",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Pin",
        "location": {
          "column": "12",
          "line": "49",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "Pin",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_gpio_h_47_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Mode",
        "location": {
          "column": "12",
          "line": "52",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_gpio_h_47_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@Pull",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Pull",
        "location": {
          "column": "12",
          "line": "55",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "Pull",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_gpio_h_47_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@Speed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Speed",
        "location": {
          "column": "12",
          "line": "58",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "Speed",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_gpio_h_47_9"
      },
      {
        "ID": "c:stm32f1xx_hal_gpio.h@T@GPIO_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_InitTypeDef",
        "location": {
          "column": "3",
          "line": "60",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "GPIO_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_gpio_h_47_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIO_PinState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIO_PinState@GPIO_PIN_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PIN_RESET",
        "location": {
          "column": "3",
          "line": "67",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "GPIO_PIN_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIO_PinState@GPIO_PIN_SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PIN_SET",
        "location": {
          "column": "3",
          "line": "68",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
        },
        "name": "GPIO_PIN_SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "65",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2489@macro@GPIO_PIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_0",
    "location": {
      "column": "9",
      "line": "83",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2569@macro@GPIO_PIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_1",
    "location": {
      "column": "9",
      "line": "84",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2649@macro@GPIO_PIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_2",
    "location": {
      "column": "9",
      "line": "85",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2729@macro@GPIO_PIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_3",
    "location": {
      "column": "9",
      "line": "86",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2809@macro@GPIO_PIN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_4",
    "location": {
      "column": "9",
      "line": "87",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2889@macro@GPIO_PIN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_5",
    "location": {
      "column": "9",
      "line": "88",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@2969@macro@GPIO_PIN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_6",
    "location": {
      "column": "9",
      "line": "89",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3049@macro@GPIO_PIN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_7",
    "location": {
      "column": "9",
      "line": "90",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3129@macro@GPIO_PIN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_8",
    "location": {
      "column": "9",
      "line": "91",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3209@macro@GPIO_PIN_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_9",
    "location": {
      "column": "9",
      "line": "92",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3289@macro@GPIO_PIN_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_10",
    "location": {
      "column": "9",
      "line": "93",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3369@macro@GPIO_PIN_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_11",
    "location": {
      "column": "9",
      "line": "94",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3449@macro@GPIO_PIN_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_12",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3529@macro@GPIO_PIN_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_13",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3609@macro@GPIO_PIN_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_14",
    "location": {
      "column": "9",
      "line": "97",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3689@macro@GPIO_PIN_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_15",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3769@macro@GPIO_PIN_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_All",
    "location": {
      "column": "9",
      "line": "99",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@3851@macro@GPIO_PIN_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_MASK",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PIN_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4408@macro@GPIO_MODE_INPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_INPUT",
    "location": {
      "column": "10",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_INPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4517@macro@GPIO_MODE_OUTPUT_PP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_OUTPUT_PP",
    "location": {
      "column": "10",
      "line": "117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_OUTPUT_PP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4626@macro@GPIO_MODE_OUTPUT_OD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_OUTPUT_OD",
    "location": {
      "column": "10",
      "line": "118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_OUTPUT_OD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4735@macro@GPIO_MODE_AF_PP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_AF_PP",
    "location": {
      "column": "10",
      "line": "119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_AF_PP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4844@macro@GPIO_MODE_AF_OD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_AF_OD",
    "location": {
      "column": "10",
      "line": "120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_AF_OD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@4953@macro@GPIO_MODE_AF_INPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_AF_INPUT",
    "location": {
      "column": "10",
      "line": "121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_AF_INPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5075@macro@GPIO_MODE_ANALOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_ANALOG",
    "location": {
      "column": "10",
      "line": "123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_ANALOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5161@macro@GPIO_MODE_IT_RISING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_IT_RISING",
    "location": {
      "column": "10",
      "line": "125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_IT_RISING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5300@macro@GPIO_MODE_IT_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_IT_FALLING",
    "location": {
      "column": "10",
      "line": "126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_IT_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5439@macro@GPIO_MODE_IT_RISING_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_IT_RISING_FALLING",
    "location": {
      "column": "10",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_IT_RISING_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5580@macro@GPIO_MODE_EVT_RISING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_EVT_RISING",
    "location": {
      "column": "10",
      "line": "129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_EVT_RISING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5720@macro@GPIO_MODE_EVT_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_EVT_FALLING",
    "location": {
      "column": "10",
      "line": "130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_EVT_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@5860@macro@GPIO_MODE_EVT_RISING_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_EVT_RISING_FALLING",
    "location": {
      "column": "10",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_MODE_EVT_RISING_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6131@macro@GPIO_SPEED_FREQ_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_SPEED_FREQ_LOW",
    "location": {
      "column": "10",
      "line": "141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_SPEED_FREQ_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6211@macro@GPIO_SPEED_FREQ_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_SPEED_FREQ_MEDIUM",
    "location": {
      "column": "10",
      "line": "142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_SPEED_FREQ_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6294@macro@GPIO_SPEED_FREQ_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_SPEED_FREQ_HIGH",
    "location": {
      "column": "10",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_SPEED_FREQ_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6510@macro@GPIO_NOPULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_NOPULL",
    "location": {
      "column": "10",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_NOPULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6597@macro@GPIO_PULLUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PULLUP",
    "location": {
      "column": "10",
      "line": "154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PULLUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@6684@macro@GPIO_PULLDOWN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PULLDOWN",
    "location": {
      "column": "10",
      "line": "155",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "GPIO_PULLDOWN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@7245@macro@__HAL_GPIO_EXTI_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_EXTI_GET_FLAG",
    "location": {
      "column": "9",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "__HAL_GPIO_EXTI_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@7562@macro@__HAL_GPIO_EXTI_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_EXTI_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "__HAL_GPIO_EXTI_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@7918@macro@__HAL_GPIO_EXTI_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_EXTI_GET_IT",
    "location": {
      "column": "9",
      "line": "191",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "__HAL_GPIO_EXTI_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@8227@macro@__HAL_GPIO_EXTI_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_EXTI_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "__HAL_GPIO_EXTI_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@8534@macro@__HAL_GPIO_EXTI_GENERATE_SWIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_EXTI_GENERATE_SWIT",
    "location": {
      "column": "9",
      "line": "207",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "__HAL_GPIO_EXTI_GENERATE_SWIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "7",
      "line": "224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "7",
      "line": "224",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
    "location": {
      "column": "7",
      "line": "225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
    "location": {
      "column": "7",
      "line": "225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_ReadPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "15",
      "line": "234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_ReadPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_ReadPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "15",
      "line": "234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_ReadPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_WritePin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
    "location": {
      "column": "6",
      "line": "235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_WritePin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_WritePin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
    "location": {
      "column": "6",
      "line": "235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_WritePin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_TogglePin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_TogglePin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_TogglePin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_TogglePin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_LockPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "19",
      "line": "237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_LockPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_LockPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "19",
      "line": "237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_LockPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
    "location": {
      "column": "6",
      "line": "238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_EXTI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
    "location": {
      "column": "6",
      "line": "238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_EXTI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_Callback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
    "location": {
      "column": "6",
      "line": "239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_EXTI_Callback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_Callback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
    "location": {
      "column": "6",
      "line": "239",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "HAL_GPIO_EXTI_Callback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@10249@macro@IS_GPIO_PIN_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN_ACTION",
    "location": {
      "column": "9",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "IS_GPIO_PIN_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@10346@macro@IS_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "IS_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@10479@macro@IS_GPIO_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_MODE",
    "location": {
      "column": "9",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "IS_GPIO_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@11352@macro@IS_GPIO_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_SPEED",
    "location": {
      "column": "9",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "IS_GPIO_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.h@11526@macro@IS_GPIO_PULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PULL",
    "location": {
      "column": "9",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_gpio.h"
    },
    "name": "IS_GPIO_PULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@900@macro@STM32F1xx_HAL_EXTI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F1xx_HAL_EXTI_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "STM32F1xx_HAL_EXTI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTI_CallbackIDTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTI_CallbackIDTypeDef@HAL_EXTI_COMMON_CB_ID",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_EXTI_COMMON_CB_ID",
        "location": {
          "column": "3",
          "line": "51",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "HAL_EXTI_COMMON_CB_ID",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "49",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_HandleTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_HandleTypeDef@FI@Line",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Line",
        "location": {
          "column": "12",
          "line": "59",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "Line",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_57_9"
      },
      {
        "ID": "c:@SA@EXTI_HandleTypeDef@FI@PendingCallback",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PendingCallback",
        "location": {
          "column": "11",
          "line": "60",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "PendingCallback",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_57_9"
      },
      {
        "ID": "c:stm32f1xx_hal_exti.h@T@EXTI_HandleTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_HandleTypeDef",
        "location": {
          "column": "3",
          "line": "61",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "EXTI_HandleTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_57_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_ConfigTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "66",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Line",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Line",
        "location": {
          "column": "12",
          "line": "68",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "Line",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_66_9"
      },
      {
        "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Mode",
        "location": {
          "column": "12",
          "line": "70",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_66_9"
      },
      {
        "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Trigger",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Trigger",
        "location": {
          "column": "12",
          "line": "72",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "Trigger",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_66_9"
      },
      {
        "ID": "c:@SA@EXTI_ConfigTypeDef@FI@GPIOSel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIOSel",
        "location": {
          "column": "12",
          "line": "74",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "GPIOSel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_66_9"
      },
      {
        "ID": "c:stm32f1xx_hal_exti.h@T@EXTI_ConfigTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_ConfigTypeDef",
        "location": {
          "column": "3",
          "line": "77",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
        },
        "name": "EXTI_ConfigTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_exti_h_66_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@2782@macro@EXTI_LINE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_0",
    "location": {
      "column": "9",
      "line": "91",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@2887@macro@EXTI_LINE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_1",
    "location": {
      "column": "9",
      "line": "92",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@2992@macro@EXTI_LINE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_2",
    "location": {
      "column": "9",
      "line": "93",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3097@macro@EXTI_LINE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_3",
    "location": {
      "column": "9",
      "line": "94",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3202@macro@EXTI_LINE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_4",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3307@macro@EXTI_LINE_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_5",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3412@macro@EXTI_LINE_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_6",
    "location": {
      "column": "9",
      "line": "97",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3517@macro@EXTI_LINE_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_7",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3622@macro@EXTI_LINE_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_8",
    "location": {
      "column": "9",
      "line": "99",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3727@macro@EXTI_LINE_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_9",
    "location": {
      "column": "9",
      "line": "100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3832@macro@EXTI_LINE_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_10",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@3938@macro@EXTI_LINE_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_11",
    "location": {
      "column": "9",
      "line": "102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4044@macro@EXTI_LINE_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_12",
    "location": {
      "column": "9",
      "line": "103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4150@macro@EXTI_LINE_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_13",
    "location": {
      "column": "9",
      "line": "104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4256@macro@EXTI_LINE_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_14",
    "location": {
      "column": "9",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4362@macro@EXTI_LINE_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_15",
    "location": {
      "column": "9",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4468@macro@EXTI_LINE_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_16",
    "location": {
      "column": "9",
      "line": "107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@4602@macro@EXTI_LINE_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_17",
    "location": {
      "column": "9",
      "line": "108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5224@macro@EXTI_MODE_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_MODE_NONE",
    "location": {
      "column": "9",
      "line": "123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_MODE_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5281@macro@EXTI_MODE_INTERRUPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_MODE_INTERRUPT",
    "location": {
      "column": "9",
      "line": "124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_MODE_INTERRUPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5338@macro@EXTI_MODE_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_MODE_EVENT",
    "location": {
      "column": "9",
      "line": "125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_MODE_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5472@macro@EXTI_TRIGGER_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_TRIGGER_NONE",
    "location": {
      "column": "9",
      "line": "133",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_TRIGGER_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5529@macro@EXTI_TRIGGER_RISING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_TRIGGER_RISING",
    "location": {
      "column": "9",
      "line": "134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_TRIGGER_RISING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5586@macro@EXTI_TRIGGER_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_TRIGGER_FALLING",
    "location": {
      "column": "9",
      "line": "135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_TRIGGER_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5643@macro@EXTI_TRIGGER_RISING_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_TRIGGER_RISING_FALLING",
    "location": {
      "column": "9",
      "line": "136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_TRIGGER_RISING_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5822@macro@EXTI_GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOA",
    "location": {
      "column": "9",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5879@macro@EXTI_GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOB",
    "location": {
      "column": "9",
      "line": "146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5936@macro@EXTI_GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOC",
    "location": {
      "column": "9",
      "line": "147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@5993@macro@EXTI_GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOD",
    "location": {
      "column": "9",
      "line": "148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6071@macro@EXTI_GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOE",
    "location": {
      "column": "9",
      "line": "150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6169@macro@EXTI_GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOF",
    "location": {
      "column": "9",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6267@macro@EXTI_GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIOG",
    "location": {
      "column": "9",
      "line": "156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6772@macro@EXTI_PROPERTY_SHIFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PROPERTY_SHIFT",
    "location": {
      "column": "9",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_PROPERTY_SHIFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6821@macro@EXTI_CONFIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_CONFIG",
    "location": {
      "column": "9",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_CONFIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6898@macro@EXTI_GPIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_GPIO",
    "location": {
      "column": "9",
      "line": "184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_GPIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@6991@macro@EXTI_PROPERTY_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PROPERTY_MASK",
    "location": {
      "column": "9",
      "line": "185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_PROPERTY_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@7103@macro@EXTI_PIN_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PIN_MASK",
    "location": {
      "column": "9",
      "line": "190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_PIN_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@7223@macro@EXTI_MODE_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_MODE_MASK",
    "location": {
      "column": "9",
      "line": "195",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_MODE_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@7370@macro@EXTI_TRIGGER_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_TRIGGER_MASK",
    "location": {
      "column": "9",
      "line": "200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_TRIGGER_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@7688@macro@EXTI_LINE_NB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LINE_NB",
    "location": {
      "column": "9",
      "line": "210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "EXTI_LINE_NB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@7938@macro@IS_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@8340@macro@IS_EXTI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_MODE",
    "location": {
      "column": "9",
      "line": "225",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@8515@macro@IS_EXTI_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_TRIGGER",
    "location": {
      "column": "9",
      "line": "228",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@8603@macro@IS_EXTI_PENDING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_PENDING_EDGE",
    "location": {
      "column": "9",
      "line": "230",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_PENDING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@8690@macro@IS_EXTI_CONFIG_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_CONFIG_LINE",
    "location": {
      "column": "9",
      "line": "232",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_CONFIG_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@8792@macro@IS_EXTI_GPIO_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_GPIO_PORT",
    "location": {
      "column": "9",
      "line": "235",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_GPIO_PORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.h@10479@macro@IS_EXTI_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "IS_EXTI_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_SetConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_SetConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_SetConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_SetConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_ClearConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearConfigLine",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_ClearConfigLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_RegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
    "location": {
      "column": "19",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_RegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_RegisterCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
    "location": {
      "column": "19",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_RegisterCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetHandle",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetHandle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetHandle",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetHandle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetPending",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetPending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetPending",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GetPending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearPending",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_ClearPending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearPending",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_ClearPending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GenerateSWI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GenerateSWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GenerateSWI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_exti.h"
    },
    "name": "HAL_EXTI_GenerateSWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@920@macro@__STM32F1xx_HAL_FLASH_EX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_FLASH_EX_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "__STM32F1xx_HAL_FLASH_EX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1274@macro@FLASH_SIZE_DATA_REGISTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SIZE_DATA_REGISTER",
    "location": {
      "column": "9",
      "line": "43",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_SIZE_DATA_REGISTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1324@macro@OBR_REG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OBR_REG_INDEX",
    "location": {
      "column": "9",
      "line": "44",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OBR_REG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1365@macro@SR_FLAG_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SR_FLAG_MASK",
    "location": {
      "column": "9",
      "line": "45",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "SR_FLAG_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1563@macro@IS_FLASH_TYPEERASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_TYPEERASE",
    "location": {
      "column": "9",
      "line": "55",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_FLASH_TYPEERASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1681@macro@IS_OPTIONBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OPTIONBYTE",
    "location": {
      "column": "9",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OPTIONBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1805@macro@IS_WRPSTATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WRPSTATE",
    "location": {
      "column": "9",
      "line": "59",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_WRPSTATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@1914@macro@IS_OB_RDP_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_RDP_LEVEL",
    "location": {
      "column": "9",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_RDP_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@2014@macro@IS_OB_DATA_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_DATA_ADDRESS",
    "location": {
      "column": "9",
      "line": "63",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_DATA_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@2133@macro@IS_OB_IWDG_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_IWDG_SOURCE",
    "location": {
      "column": "9",
      "line": "65",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_IWDG_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@2227@macro@IS_OB_STOP_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STOP_SOURCE",
    "location": {
      "column": "9",
      "line": "67",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_STOP_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@2326@macro@IS_OB_STDBY_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STDBY_SOURCE",
    "location": {
      "column": "9",
      "line": "69",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_STDBY_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@3879@macro@IS_FLASH_NB_PAGES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_NB_PAGES",
    "location": {
      "column": "9",
      "line": "91",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_FLASH_NB_PAGES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@5255@macro@IS_OB_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_WRP",
    "location": {
      "column": "9",
      "line": "109",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_OB_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@5525@macro@IS_FLASH_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_BANK",
    "location": {
      "column": "9",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_FLASH_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@6802@macro@IS_FLASH_PROGRAM_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_PROGRAM_ADDRESS",
    "location": {
      "column": "9",
      "line": "137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "IS_FLASH_PROGRAM_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_EraseInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@TypeErase",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TypeErase",
        "location": {
          "column": "12",
          "line": "172",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "TypeErase",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_170_9"
      },
      {
        "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@Banks",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Banks",
        "location": {
          "column": "12",
          "line": "175",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "Banks",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_170_9"
      },
      {
        "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@PageAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PageAddress",
        "location": {
          "column": "12",
          "line": "178",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "PageAddress",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_170_9"
      },
      {
        "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@NbPages",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NbPages",
        "location": {
          "column": "12",
          "line": "182",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "NbPages",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_170_9"
      },
      {
        "ID": "c:stm32f1xx_hal_flash_ex.h@T@FLASH_EraseInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_EraseInitTypeDef",
        "location": {
          "column": "3",
          "line": "185",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "FLASH_EraseInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_170_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_OBProgramInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@OptionType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OptionType",
        "location": {
          "column": "12",
          "line": "192",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "OptionType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@WRPState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRPState",
        "location": {
          "column": "12",
          "line": "195",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "WRPState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@WRPPage",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRPPage",
        "location": {
          "column": "12",
          "line": "198",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "WRPPage",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@Banks",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Banks",
        "location": {
          "column": "12",
          "line": "201",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "Banks",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@RDPLevel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDPLevel",
        "location": {
          "column": "11",
          "line": "204",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "RDPLevel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@USERConfig",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USERConfig",
        "location": {
          "column": "11",
          "line": "213",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "USERConfig",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@DATAAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DATAAddress",
        "location": {
          "column": "12",
          "line": "219",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "DATAAddress",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@DATAData",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DATAData",
        "location": {
          "column": "11",
          "line": "222",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "DATAData",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      },
      {
        "ID": "c:stm32f1xx_hal_flash_ex.h@T@FLASH_OBProgramInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_OBProgramInitTypeDef",
        "location": {
          "column": "3",
          "line": "224",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
        },
        "name": "FLASH_OBProgramInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_ex_h_190_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@12193@macro@FLASH_PAGE_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PAGE_SIZE",
    "location": {
      "column": "9",
      "line": "248",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_PAGE_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@12471@macro@FLASH_TYPEERASE_PAGES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TYPEERASE_PAGES",
    "location": {
      "column": "9",
      "line": "260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_TYPEERASE_PAGES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@12536@macro@FLASH_TYPEERASE_MASSERASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TYPEERASE_MASSERASE",
    "location": {
      "column": "9",
      "line": "261",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_TYPEERASE_MASSERASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@12906@macro@FLASH_BANK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BANK_1",
    "location": {
      "column": "9",
      "line": "276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_BANK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13148@macro@OPTIONBYTE_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTIONBYTE_WRP",
    "location": {
      "column": "9",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OPTIONBYTE_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13226@macro@OPTIONBYTE_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTIONBYTE_RDP",
    "location": {
      "column": "9",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OPTIONBYTE_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13304@macro@OPTIONBYTE_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTIONBYTE_USER",
    "location": {
      "column": "9",
      "line": "295",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OPTIONBYTE_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13383@macro@OPTIONBYTE_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTIONBYTE_DATA",
    "location": {
      "column": "9",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OPTIONBYTE_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13558@macro@OB_WRPSTATE_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRPSTATE_DISABLE",
    "location": {
      "column": "9",
      "line": "305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRPSTATE_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@13656@macro@OB_WRPSTATE_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRPSTATE_ENABLE",
    "location": {
      "column": "9",
      "line": "306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRPSTATE_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@17750@macro@OB_WRP_PAGES0TO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES0TO1",
    "location": {
      "column": "9",
      "line": "363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES0TO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@17843@macro@OB_WRP_PAGES2TO3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES2TO3",
    "location": {
      "column": "9",
      "line": "364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES2TO3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@17936@macro@OB_WRP_PAGES4TO5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES4TO5",
    "location": {
      "column": "9",
      "line": "365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES4TO5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18029@macro@OB_WRP_PAGES6TO7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES6TO7",
    "location": {
      "column": "9",
      "line": "366",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES6TO7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18122@macro@OB_WRP_PAGES8TO9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES8TO9",
    "location": {
      "column": "9",
      "line": "367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES8TO9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18215@macro@OB_WRP_PAGES10TO11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES10TO11",
    "location": {
      "column": "9",
      "line": "368",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES10TO11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18310@macro@OB_WRP_PAGES12TO13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES12TO13",
    "location": {
      "column": "9",
      "line": "369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES12TO13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18405@macro@OB_WRP_PAGES14TO15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES14TO15",
    "location": {
      "column": "9",
      "line": "370",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES14TO15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18500@macro@OB_WRP_PAGES16TO17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES16TO17",
    "location": {
      "column": "9",
      "line": "371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES16TO17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18595@macro@OB_WRP_PAGES18TO19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES18TO19",
    "location": {
      "column": "9",
      "line": "372",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES18TO19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18690@macro@OB_WRP_PAGES20TO21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES20TO21",
    "location": {
      "column": "9",
      "line": "373",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES20TO21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18785@macro@OB_WRP_PAGES22TO23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES22TO23",
    "location": {
      "column": "9",
      "line": "374",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES22TO23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18880@macro@OB_WRP_PAGES24TO25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES24TO25",
    "location": {
      "column": "9",
      "line": "375",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES24TO25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@18975@macro@OB_WRP_PAGES26TO27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES26TO27",
    "location": {
      "column": "9",
      "line": "376",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES26TO27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19070@macro@OB_WRP_PAGES28TO29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES28TO29",
    "location": {
      "column": "9",
      "line": "377",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES28TO29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19165@macro@OB_WRP_PAGES30TO31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES30TO31",
    "location": {
      "column": "9",
      "line": "378",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES30TO31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19260@macro@OB_WRP_PAGES32TO33",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES32TO33",
    "location": {
      "column": "9",
      "line": "379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES32TO33",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19355@macro@OB_WRP_PAGES34TO35",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES34TO35",
    "location": {
      "column": "9",
      "line": "380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES34TO35",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19450@macro@OB_WRP_PAGES36TO37",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES36TO37",
    "location": {
      "column": "9",
      "line": "381",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES36TO37",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19545@macro@OB_WRP_PAGES38TO39",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES38TO39",
    "location": {
      "column": "9",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES38TO39",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19640@macro@OB_WRP_PAGES40TO41",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES40TO41",
    "location": {
      "column": "9",
      "line": "383",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES40TO41",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19735@macro@OB_WRP_PAGES42TO43",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES42TO43",
    "location": {
      "column": "9",
      "line": "384",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES42TO43",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19830@macro@OB_WRP_PAGES44TO45",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES44TO45",
    "location": {
      "column": "9",
      "line": "385",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES44TO45",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@19925@macro@OB_WRP_PAGES46TO47",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES46TO47",
    "location": {
      "column": "9",
      "line": "386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES46TO47",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20020@macro@OB_WRP_PAGES48TO49",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES48TO49",
    "location": {
      "column": "9",
      "line": "387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES48TO49",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20115@macro@OB_WRP_PAGES50TO51",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES50TO51",
    "location": {
      "column": "9",
      "line": "388",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES50TO51",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20210@macro@OB_WRP_PAGES52TO53",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES52TO53",
    "location": {
      "column": "9",
      "line": "389",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES52TO53",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20305@macro@OB_WRP_PAGES54TO55",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES54TO55",
    "location": {
      "column": "9",
      "line": "390",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES54TO55",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20400@macro@OB_WRP_PAGES56TO57",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES56TO57",
    "location": {
      "column": "9",
      "line": "391",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES56TO57",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20495@macro@OB_WRP_PAGES58TO59",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES58TO59",
    "location": {
      "column": "9",
      "line": "392",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES58TO59",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20590@macro@OB_WRP_PAGES60TO61",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES60TO61",
    "location": {
      "column": "9",
      "line": "393",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES60TO61",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20685@macro@OB_WRP_PAGES62TO127",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES62TO127",
    "location": {
      "column": "9",
      "line": "394",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES62TO127",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20782@macro@OB_WRP_PAGES62TO255",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES62TO255",
    "location": {
      "column": "9",
      "line": "395",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES62TO255",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@20879@macro@OB_WRP_PAGES62TO511",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES62TO511",
    "location": {
      "column": "9",
      "line": "396",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES62TO511",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@21132@macro@OB_WRP_ALLPAGES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_ALLPAGES",
    "location": {
      "column": "9",
      "line": "401",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_ALLPAGES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@21936@macro@OB_WRP_PAGES0TO15MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES0TO15MASK",
    "location": {
      "column": "9",
      "line": "418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES0TO15MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@21988@macro@OB_WRP_PAGES16TO31MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES16TO31MASK",
    "location": {
      "column": "9",
      "line": "419",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES16TO31MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@22040@macro@OB_WRP_PAGES32TO47MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES32TO47MASK",
    "location": {
      "column": "9",
      "line": "420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES32TO47MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@22092@macro@OB_WRP_PAGES48TO255MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_PAGES48TO255MASK",
    "location": {
      "column": "9",
      "line": "421",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_WRP_PAGES48TO255MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@22968@macro@OB_RDP_LEVEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_RDP_LEVEL_0",
    "location": {
      "column": "9",
      "line": "447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_RDP_LEVEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23019@macro@OB_RDP_LEVEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_RDP_LEVEL_1",
    "location": {
      "column": "9",
      "line": "448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_RDP_LEVEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23166@macro@OB_IWDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_SW",
    "location": {
      "column": "9",
      "line": "456",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_IWDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23252@macro@OB_IWDG_HW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_HW",
    "location": {
      "column": "9",
      "line": "457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_IWDG_HW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23432@macro@OB_STOP_NO_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_NO_RST",
    "location": {
      "column": "9",
      "line": "465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_STOP_NO_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23535@macro@OB_STOP_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_RST",
    "location": {
      "column": "9",
      "line": "466",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_STOP_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23732@macro@OB_STDBY_NO_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_NO_RST",
    "location": {
      "column": "9",
      "line": "474",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_STDBY_NO_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@23838@macro@OB_STDBY_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_RST",
    "location": {
      "column": "9",
      "line": "475",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_STDBY_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@24332@macro@OB_DATA_ADDRESS_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_DATA_ADDRESS_DATA0",
    "location": {
      "column": "9",
      "line": "494",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_DATA_ADDRESS_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@24379@macro@OB_DATA_ADDRESS_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_DATA_ADDRESS_DATA1",
    "location": {
      "column": "9",
      "line": "495",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "OB_DATA_ADDRESS_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@26021@macro@FLASH_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_BSY",
    "location": {
      "column": "10",
      "line": "530",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@26134@macro@FLASH_FLAG_PGERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_PGERR",
    "location": {
      "column": "10",
      "line": "531",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_FLAG_PGERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@26246@macro@FLASH_FLAG_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_WRPERR",
    "location": {
      "column": "10",
      "line": "532",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_FLAG_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@26358@macro@FLASH_FLAG_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_EOP",
    "location": {
      "column": "10",
      "line": "533",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_FLAG_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@26480@macro@FLASH_FLAG_OPTVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_OPTVERR",
    "location": {
      "column": "10",
      "line": "536",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_FLAG_OPTVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@27481@macro@FLASH_IT_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_EOP",
    "location": {
      "column": "10",
      "line": "557",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_IT_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@27590@macro@FLASH_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_ERR",
    "location": {
      "column": "10",
      "line": "558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "FLASH_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@33404@macro@__HAL_FLASH_ENABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_ENABLE_IT",
    "location": {
      "column": "9",
      "line": "683",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "__HAL_FLASH_ENABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@33804@macro@__HAL_FLASH_DISABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_DISABLE_IT",
    "location": {
      "column": "9",
      "line": "693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "__HAL_FLASH_DISABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@34498@macro@__HAL_FLASH_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_GET_FLAG",
    "location": {
      "column": "9",
      "line": "706",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "__HAL_FLASH_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.h@35253@macro@__HAL_FLASH_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "719",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "__HAL_FLASH_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
    "location": {
      "column": "20",
      "line": "750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_Erase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
    "location": {
      "column": "20",
      "line": "750",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_Erase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_Erase_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "751",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_Erase_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBErase",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)",
    "location": {
      "column": "20",
      "line": "761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBErase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBErase",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)",
    "location": {
      "column": "20",
      "line": "761",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBErase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBProgram",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBProgram",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBProgram",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "762",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBProgram",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBGetConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "20",
      "line": "763",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBGetConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetUserData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_FLASHEx_OBGetUserData(uint32_t)",
    "location": {
      "column": "20",
      "line": "764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBGetUserData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetUserData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_FLASHEx_OBGetUserData(uint32_t)",
    "location": {
      "column": "20",
      "line": "764",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash_ex.h"
    },
    "name": "HAL_FLASHEx_OBGetUserData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.h@988@macro@__MAIN_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MAIN_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\main.h"
    },
    "name": "__MAIN_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@Error_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void Error_Handler(void)",
    "location": {
      "column": "6",
      "line": "54",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\main.h"
    },
    "name": "Error_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@Error_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void Error_Handler(void)",
    "location": {
      "column": "6",
      "line": "54",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\main.h"
    },
    "name": "Error_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemClock_Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemClock_Config(void)",
    "location": {
      "column": "6",
      "line": "50",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "SystemClock_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@F@MX_GPIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void MX_GPIO_Init(void)",
    "location": {
      "column": "13",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "MX_GPIO_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "65",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemClock_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemClock_Config(void)",
    "location": {
      "column": "6",
      "line": "110",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "SystemClock_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@2939@F@SystemClock_Config@RCC_OscInitStruct",
    "What": "Variable",
    "defdec": "Def",
    "display": "RCC_OscInitStruct",
    "location": {
      "column": "22",
      "line": "112",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "RCC_OscInitStruct",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@2986@F@SystemClock_Config@RCC_ClkInitStruct",
    "What": "Variable",
    "defdec": "Def",
    "display": "RCC_ClkInitStruct",
    "location": {
      "column": "22",
      "line": "113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "RCC_ClkInitStruct",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@F@MX_GPIO_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void MX_GPIO_Init(void)",
    "location": {
      "column": "13",
      "line": "144",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "MX_GPIO_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@4001@F@MX_GPIO_Init@GPIO_InitStruct",
    "What": "Variable",
    "defdec": "Def",
    "display": "GPIO_InitStruct",
    "location": {
      "column": "20",
      "line": "146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "GPIO_InitStruct",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@4079@F@MX_GPIO_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "149",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@4112@F@MX_GPIO_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "150",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@4145@F@MX_GPIO_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "151",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@Error_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void Error_Handler(void)",
    "location": {
      "column": "6",
      "line": "173",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\main.c"
    },
    "name": "Error_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@905@macro@__STM32F1xx_HAL_FLASH_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_FLASH_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "__STM32F1xx_HAL_FLASH_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@1254@macro@FLASH_TIMEOUT_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TIMEOUT_VALUE",
    "location": {
      "column": "9",
      "line": "42",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_TIMEOUT_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@1389@macro@IS_FLASH_TYPEPROGRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_TYPEPROGRAM",
    "location": {
      "column": "9",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "IS_FLASH_TYPEPROGRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@1922@macro@IS_FLASH_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_LATENCY",
    "location": {
      "column": "9",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "IS_FLASH_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FLASH_ProcedureTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_NONE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_NONE",
        "location": {
          "column": "3",
          "line": "77",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_NONE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_PAGEERASE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_PAGEERASE",
        "location": {
          "column": "3",
          "line": "78",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_PAGEERASE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_MASSERASE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_MASSERASE",
        "location": {
          "column": "3",
          "line": "79",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_MASSERASE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_PROGRAMHALFWORD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_PROGRAMHALFWORD",
        "location": {
          "column": "3",
          "line": "80",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_PROGRAMHALFWORD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_PROGRAMWORD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_PROGRAMWORD",
        "location": {
          "column": "3",
          "line": "81",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_PROGRAMWORD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_PROGRAMDOUBLEWORD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_PROC_PROGRAMDOUBLEWORD",
        "location": {
          "column": "3",
          "line": "82",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_PROC_PROGRAMDOUBLEWORD",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "75",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_ProcessTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "88",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@ProcedureOnGoing",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ProcedureOnGoing",
        "location": {
          "column": "31",
          "line": "90",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "ProcedureOnGoing",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@DataRemaining",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DataRemaining",
        "location": {
          "column": "31",
          "line": "92",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "DataRemaining",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Address",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Address",
        "location": {
          "column": "31",
          "line": "94",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "Address",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Data",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data",
        "location": {
          "column": "31",
          "line": "96",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "Data",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Lock",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Lock",
        "location": {
          "column": "31",
          "line": "98",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "Lock",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:@SA@FLASH_ProcessTypeDef@FI@ErrorCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ErrorCode",
        "location": {
          "column": "31",
          "line": "100",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "ErrorCode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      },
      {
        "ID": "c:stm32f1xx_hal_flash.h@T@FLASH_ProcessTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_ProcessTypeDef",
        "location": {
          "column": "3",
          "line": "102",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
        },
        "name": "FLASH_ProcessTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_flash_h_88_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@3728@macro@HAL_FLASH_ERROR_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_FLASH_ERROR_NONE",
    "location": {
      "column": "9",
      "line": "117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_ERROR_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@3787@macro@HAL_FLASH_ERROR_PROG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_FLASH_ERROR_PROG",
    "location": {
      "column": "9",
      "line": "118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_ERROR_PROG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@3855@macro@HAL_FLASH_ERROR_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_FLASH_ERROR_WRP",
    "location": {
      "column": "9",
      "line": "119",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_ERROR_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@3928@macro@HAL_FLASH_ERROR_OPTV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_FLASH_ERROR_OPTV",
    "location": {
      "column": "9",
      "line": "120",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_ERROR_OPTV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@4091@macro@FLASH_TYPEPROGRAM_HALFWORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TYPEPROGRAM_HALFWORD",
    "location": {
      "column": "9",
      "line": "129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_TYPEPROGRAM_HALFWORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@4205@macro@FLASH_TYPEPROGRAM_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TYPEPROGRAM_WORD",
    "location": {
      "column": "9",
      "line": "130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_TYPEPROGRAM_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@4314@macro@FLASH_TYPEPROGRAM_DOUBLEWORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_TYPEPROGRAM_DOUBLEWORD",
    "location": {
      "column": "9",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_TYPEPROGRAM_DOUBLEWORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@4914@macro@FLASH_LATENCY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_LATENCY_0",
    "location": {
      "column": "9",
      "line": "153",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_LATENCY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@5641@macro@__HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE",
    "location": {
      "column": "9",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "__HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@5975@macro@__HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE",
    "location": {
      "column": "9",
      "line": "190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "__HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@7055@macro@__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
    "location": {
      "column": "9",
      "line": "231",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.h@7216@macro@__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
    "location": {
      "column": "9",
      "line": "237",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Program",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "259",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Program",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Program_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program_IT",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "260",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Program_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_IRQHandler(void)",
    "location": {
      "column": "12",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_IRQHandler(void)",
    "location": {
      "column": "12",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
    "location": {
      "column": "12",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_EndOfOperationCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
    "location": {
      "column": "12",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_EndOfOperationCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
    "location": {
      "column": "12",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OperationErrorCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
    "location": {
      "column": "12",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OperationErrorCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
    "location": {
      "column": "19",
      "line": "276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
    "location": {
      "column": "19",
      "line": "276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
    "location": {
      "column": "19",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
    "location": {
      "column": "19",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
    "location": {
      "column": "19",
      "line": "278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
    "location": {
      "column": "19",
      "line": "278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
    "location": {
      "column": "19",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
    "location": {
      "column": "19",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Launch",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_OB_Launch(void)",
    "location": {
      "column": "6",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Launch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Launch",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_FLASH_OB_Launch(void)",
    "location": {
      "column": "6",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_OB_Launch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_GetError",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_FLASH_GetError(void)",
    "location": {
      "column": "10",
      "line": "290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_GetError",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_GetError",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_FLASH_GetError(void)",
    "location": {
      "column": "10",
      "line": "290",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "HAL_FLASH_GetError",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
    "location": {
      "column": "25",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
    "location": {
      "column": "25",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_flash.h"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@967@macro@__STM32F1xx_HAL_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_DEF",
    "location": {
      "column": "9",
      "line": "23",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__STM32F1xx_HAL_DEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_StatusTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_StatusTypeDef@HAL_OK",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_OK",
        "location": {
          "column": "3",
          "line": "43",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_OK",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_StatusTypeDef@HAL_ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_ERROR",
        "location": {
          "column": "3",
          "line": "44",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_StatusTypeDef@HAL_BUSY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_BUSY",
        "location": {
          "column": "3",
          "line": "45",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_BUSY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_StatusTypeDef@HAL_TIMEOUT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_TIMEOUT",
        "location": {
          "column": "3",
          "line": "46",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_TIMEOUT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "41",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@HAL_LockTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@HAL_LockTypeDef@HAL_UNLOCKED",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_UNLOCKED",
        "location": {
          "column": "3",
          "line": "54",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_UNLOCKED",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@HAL_LockTypeDef@HAL_LOCKED",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HAL_LOCKED",
        "location": {
          "column": "3",
          "line": "55",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
        },
        "name": "HAL_LOCKED",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@1752@macro@HAL_MAX_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_MAX_DELAY",
    "location": {
      "column": "9",
      "line": "59",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "HAL_MAX_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@1794@macro@HAL_IS_BIT_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_IS_BIT_SET",
    "location": {
      "column": "9",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "HAL_IS_BIT_SET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@1860@macro@HAL_IS_BIT_CLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HAL_IS_BIT_CLR",
    "location": {
      "column": "9",
      "line": "62",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "HAL_IS_BIT_CLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@1928@macro@__HAL_LINKDMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_LINKDMA",
    "location": {
      "column": "9",
      "line": "64",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__HAL_LINKDMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@2310@macro@UNUSED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UNUSED",
    "location": {
      "column": "9",
      "line": "70",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "UNUSED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@3457@macro@__HAL_RESET_HANDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RESET_HANDLE_STATE",
    "location": {
      "column": "9",
      "line": "87",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__HAL_RESET_HANDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@3650@macro@__HAL_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_LOCK",
    "location": {
      "column": "9",
      "line": "93",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__HAL_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@4477@macro@__HAL_UNLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_UNLOCK",
    "location": {
      "column": "9",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__HAL_UNLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@5442@macro@__ALIGN_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGN_END",
    "location": {
      "column": "9",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__ALIGN_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@5649@macro@__ALIGN_BEGIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGN_BEGIN",
    "location": {
      "column": "9",
      "line": "137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__ALIGN_BEGIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@6414@macro@__RAM_FUNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RAM_FUNC",
    "location": {
      "column": "9",
      "line": "163",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__RAM_FUNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_def.h@6969@macro@__NOINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOINLINE",
    "location": {
      "column": "9",
      "line": "188",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_def.h"
    },
    "name": "__NOINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Full.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Full.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Full.h@210@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Full.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Full.h@286@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Full.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Full.h@355@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Full.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Full.h@440@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Full.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1769@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@97@macro@_STDDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDDEF",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "_STDDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@257@macro@NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL",
    "location": {
      "column": "11",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "NULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@305@macro@offsetof",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "offsetof",
    "location": {
      "column": "11",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "offsetof",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@426@macro@_PTRDIFF_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_PTRDIFF_T",
    "location": {
      "column": "13",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "_PTRDIFF_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@449@macro@_STD_USING_PTRDIFF_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STD_USING_PTRDIFF_T",
    "location": {
      "column": "13",
      "line": "26",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "_STD_USING_PTRDIFF_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@T@ptrdiff_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "32",
      "line": "27",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "ptrdiff_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@548@macro@_WCHART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCHART",
    "location": {
      "column": "13",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "_WCHART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@T@wchar_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Wchart",
    "location": {
      "column": "21",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "wchar_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@773@macro@_MAX_ALIGN_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_ALIGN_T",
    "location": {
      "column": "13",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "_MAX_ALIGN_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@_Max_align_t",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "13",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "members": [
      {
        "ID": "c:@UA@_Max_align_t@FI@_ll",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_ll",
        "location": {
          "column": "17",
          "line": "44",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
        },
        "name": "_ll",
        "origin": "user_include",
        "scope": "_anonymous_stddef_h_42_13"
      },
      {
        "ID": "c:@UA@_Max_align_t@FI@_ld",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_ld",
        "location": {
          "column": "19",
          "line": "45",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
        },
        "name": "_ld",
        "origin": "user_include",
        "scope": "_anonymous_stddef_h_42_13"
      },
      {
        "ID": "c:@UA@_Max_align_t@FI@_vp",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_vp",
        "location": {
          "column": "13",
          "line": "46",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
        },
        "name": "_vp",
        "origin": "user_include",
        "scope": "_anonymous_stddef_h_42_13"
      },
      {
        "ID": "c:stddef.h@T@_Max_align_t",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union _Max_align_t",
        "location": {
          "column": "7",
          "line": "47",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
        },
        "name": "_Max_align_t",
        "origin": "user_include",
        "scope": "_anonymous_stddef_h_42_13"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stddef.h@T@max_align_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Max_align_t",
    "location": {
      "column": "26",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stddef.h"
    },
    "name": "max_align_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@899@macro@__STM32F1xx_HAL_PWR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_PWR_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__STM32F1xx_HAL_PWR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_PVDTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "48",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_PVDTypeDef@FI@PVDLevel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PVDLevel",
        "location": {
          "column": "12",
          "line": "50",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
        },
        "name": "PVDLevel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_pwr_h_48_9"
      },
      {
        "ID": "c:@SA@PWR_PVDTypeDef@FI@Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Mode",
        "location": {
          "column": "12",
          "line": "53",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
        },
        "name": "Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_pwr_h_48_9"
      },
      {
        "ID": "c:stm32f1xx_hal_pwr.h@T@PWR_PVDTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_PVDTypeDef",
        "location": {
          "column": "2",
          "line": "55",
          "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
        },
        "name": "PWR_PVDTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f1xx_hal_pwr_h_48_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@1947@macro@PWR_EXTI_LINE_PVD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_EXTI_LINE_PVD",
    "location": {
      "column": "9",
      "line": "69",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_EXTI_LINE_PVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2330@macro@PWR_PVDLEVEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_0",
    "location": {
      "column": "9",
      "line": "85",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2386@macro@PWR_PVDLEVEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_1",
    "location": {
      "column": "9",
      "line": "86",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2442@macro@PWR_PVDLEVEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_2",
    "location": {
      "column": "9",
      "line": "87",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2498@macro@PWR_PVDLEVEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_3",
    "location": {
      "column": "9",
      "line": "88",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2554@macro@PWR_PVDLEVEL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_4",
    "location": {
      "column": "9",
      "line": "89",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2610@macro@PWR_PVDLEVEL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_5",
    "location": {
      "column": "9",
      "line": "90",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2666@macro@PWR_PVDLEVEL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_6",
    "location": {
      "column": "9",
      "line": "91",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2722@macro@PWR_PVDLEVEL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLEVEL_7",
    "location": {
      "column": "9",
      "line": "92",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVDLEVEL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@2915@macro@PWR_PVD_MODE_NORMAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_NORMAL",
    "location": {
      "column": "9",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_NORMAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3001@macro@PWR_PVD_MODE_IT_RISING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_IT_RISING",
    "location": {
      "column": "9",
      "line": "102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_IT_RISING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3127@macro@PWR_PVD_MODE_IT_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_IT_FALLING",
    "location": {
      "column": "9",
      "line": "103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_IT_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3254@macro@PWR_PVD_MODE_IT_RISING_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_IT_RISING_FALLING",
    "location": {
      "column": "9",
      "line": "104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_IT_RISING_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3388@macro@PWR_PVD_MODE_EVENT_RISING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_EVENT_RISING",
    "location": {
      "column": "9",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_EVENT_RISING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3501@macro@PWR_PVD_MODE_EVENT_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_EVENT_FALLING",
    "location": {
      "column": "9",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_EVENT_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3615@macro@PWR_PVD_MODE_EVENT_RISING_FALLING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVD_MODE_EVENT_RISING_FALLING",
    "location": {
      "column": "9",
      "line": "107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_PVD_MODE_EVENT_RISING_FALLING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@3824@macro@PWR_WAKEUP_PIN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_WAKEUP_PIN1",
    "location": {
      "column": "9",
      "line": "118",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_WAKEUP_PIN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4008@macro@PWR_MAINREGULATOR_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_MAINREGULATOR_ON",
    "location": {
      "column": "9",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_MAINREGULATOR_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4073@macro@PWR_LOWPOWERREGULATOR_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_LOWPOWERREGULATOR_ON",
    "location": {
      "column": "9",
      "line": "128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_LOWPOWERREGULATOR_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4232@macro@PWR_SLEEPENTRY_WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_SLEEPENTRY_WFI",
    "location": {
      "column": "9",
      "line": "137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_SLEEPENTRY_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4289@macro@PWR_SLEEPENTRY_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_SLEEPENTRY_WFE",
    "location": {
      "column": "9",
      "line": "138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_SLEEPENTRY_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4438@macro@PWR_STOPENTRY_WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPENTRY_WFI",
    "location": {
      "column": "9",
      "line": "147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_STOPENTRY_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4495@macro@PWR_STOPENTRY_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPENTRY_WFE",
    "location": {
      "column": "9",
      "line": "148",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_STOPENTRY_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4622@macro@PWR_FLAG_WU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_WU",
    "location": {
      "column": "9",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_FLAG_WU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4675@macro@PWR_FLAG_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_SB",
    "location": {
      "column": "9",
      "line": "158",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_FLAG_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@4728@macro@PWR_FLAG_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_PVDO",
    "location": {
      "column": "9",
      "line": "159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "PWR_FLAG_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@5999@macro@__HAL_PWR_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_GET_FLAG",
    "location": {
      "column": "9",
      "line": "190",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@6340@macro@__HAL_PWR_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "198",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@6498@macro@__HAL_PWR_PVD_EXTI_ENABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_ENABLE_IT",
    "location": {
      "column": "9",
      "line": "204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_ENABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@6665@macro@__HAL_PWR_PVD_EXTI_DISABLE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_DISABLE_IT",
    "location": {
      "column": "9",
      "line": "210",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_DISABLE_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@6828@macro@__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
    "location": {
      "column": "9",
      "line": "216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@6990@macro@__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
    "location": {
      "column": "9",
      "line": "222",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@7179@macro@__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@7367@macro@__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "236",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@7561@macro@__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
    "location": {
      "column": "9",
      "line": "243",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@7774@macro@__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
    "location": {
      "column": "9",
      "line": "250",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@7975@macro@__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@8249@macro@__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@8523@macro@__HAL_PWR_PVD_EXTI_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_GET_FLAG",
    "location": {
      "column": "9",
      "line": "271",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@8670@macro@__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@8845@macro@__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
    "location": {
      "column": "9",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@9100@macro@IS_PWR_PVD_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_PVD_LEVEL",
    "location": {
      "column": "9",
      "line": "292",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_PVD_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@9489@macro@IS_PWR_PVD_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_PVD_MODE",
    "location": {
      "column": "9",
      "line": "298",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_PVD_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@9910@macro@IS_PWR_WAKEUP_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_WAKEUP_PIN",
    "location": {
      "column": "9",
      "line": "303",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_WAKEUP_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@9973@macro@IS_PWR_REGULATOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_REGULATOR",
    "location": {
      "column": "9",
      "line": "305",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_REGULATOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@10137@macro@IS_PWR_SLEEP_ENTRY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_SLEEP_ENTRY",
    "location": {
      "column": "9",
      "line": "308",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_SLEEP_ENTRY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.h@10243@macro@IS_PWR_STOP_ENTRY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_STOP_ENTRY",
    "location": {
      "column": "9",
      "line": "310",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "IS_PWR_STOP_ENTRY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableBkUpAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableBkUpAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableBkUpAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableBkUpAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_ConfigPVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
    "location": {
      "column": "6",
      "line": "342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_ConfigPVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_ConfigPVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
    "location": {
      "column": "6",
      "line": "342",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_ConfigPVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnablePVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnablePVD(void)",
    "location": {
      "column": "6",
      "line": "344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnablePVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnablePVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnablePVD(void)",
    "location": {
      "column": "6",
      "line": "344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnablePVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisablePVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisablePVD(void)",
    "location": {
      "column": "6",
      "line": "345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisablePVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisablePVD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisablePVD(void)",
    "location": {
      "column": "6",
      "line": "345",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisablePVD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableWakeUpPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "348",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableWakeUpPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableWakeUpPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableWakeUpPin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTOPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSTOPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTOPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "352",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSTOPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSLEEPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSLEEPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSTANDBYMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnterSTANDBYMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableSleepOnExit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableSleepOnExit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableSleepOnExit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableSleepOnExit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableSEVOnPend",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_EnableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "358",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_EnableSEVOnPend",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableSEVOnPend",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_DisableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_DisableSEVOnPend",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_PVD_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_PVD_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_PVD_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_PVD_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVDCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_PVDCallback(void)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_PVDCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVDCallback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_PWR_PVDCallback(void)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_pwr.h"
    },
    "name": "HAL_PWR_PVDCallback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@908@macro@__STM32F1xx_HAL_CORTEX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_CORTEX_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "__STM32F1xx_HAL_CORTEX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@4488@macro@NVIC_PRIORITYGROUP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PRIORITYGROUP_0",
    "location": {
      "column": "9",
      "line": "90",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "NVIC_PRIORITYGROUP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@4656@macro@NVIC_PRIORITYGROUP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PRIORITYGROUP_1",
    "location": {
      "column": "9",
      "line": "92",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "NVIC_PRIORITYGROUP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@4824@macro@NVIC_PRIORITYGROUP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PRIORITYGROUP_2",
    "location": {
      "column": "9",
      "line": "94",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "NVIC_PRIORITYGROUP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@4992@macro@NVIC_PRIORITYGROUP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PRIORITYGROUP_3",
    "location": {
      "column": "9",
      "line": "96",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "NVIC_PRIORITYGROUP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@5160@macro@NVIC_PRIORITYGROUP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PRIORITYGROUP_4",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "NVIC_PRIORITYGROUP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@5436@macro@SYSTICK_CLKSOURCE_HCLK_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSTICK_CLKSOURCE_HCLK_DIV8",
    "location": {
      "column": "9",
      "line": "107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "SYSTICK_CLKSOURCE_HCLK_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@5488@macro@SYSTICK_CLKSOURCE_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSTICK_CLKSOURCE_HCLK",
    "location": {
      "column": "9",
      "line": "108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "SYSTICK_CLKSOURCE_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "6",
      "line": "262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "6",
      "line": "262",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriority",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriority",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "263",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "264",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "265",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SystemReset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SystemReset(void)",
    "location": {
      "column": "6",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SystemReset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SystemReset(void)",
    "location": {
      "column": "6",
      "line": "266",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
    "location": {
      "column": "10",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
    "location": {
      "column": "10",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "10",
      "line": "276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "10",
      "line": "276",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriority",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "6",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriority",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "6",
      "line": "277",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "278",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "279",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "280",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetActive",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetActive",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "281",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "282",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_IRQHandler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "283",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_IRQHandler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Callback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_Callback(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_Callback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Callback",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HAL_SYSTICK_Callback(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "HAL_SYSTICK_Callback",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@11836@macro@IS_NVIC_PRIORITY_GROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PRIORITY_GROUP",
    "location": {
      "column": "9",
      "line": "306",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "IS_NVIC_PRIORITY_GROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@12229@macro@IS_NVIC_PREEMPTION_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PREEMPTION_PRIORITY",
    "location": {
      "column": "9",
      "line": "312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "IS_NVIC_PREEMPTION_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@12300@macro@IS_NVIC_SUB_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_SUB_PRIORITY",
    "location": {
      "column": "9",
      "line": "314",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "IS_NVIC_SUB_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@12371@macro@IS_NVIC_DEVICE_IRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_DEVICE_IRQ",
    "location": {
      "column": "9",
      "line": "316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "IS_NVIC_DEVICE_IRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.h@12449@macro@IS_SYSTICK_CLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSTICK_CLK_SOURCE",
    "location": {
      "column": "9",
      "line": "318",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_cortex.h"
    },
    "name": "IS_SYSTICK_CLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1228@macro@__CMSIS_VERSION_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_VERSION_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_version.h"
    },
    "name": "__CMSIS_VERSION_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1291@macro@__CM_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "35",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1411@macro@__CM_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "36",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1530@macro@__CM_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "37",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.h@1005@macro@__SYSTEM_STM32F10X_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F10X_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "__SYSTEM_STM32F10X_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "AHBPrescTable",
    "location": {
      "column": "23",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "AHBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "AHBPrescTable",
    "location": {
      "column": "23",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "AHBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "APBPrescTable",
    "location": {
      "column": "23",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "APBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "APBPrescTable",
    "location": {
      "column": "23",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "APBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Device\\ST\\STM32F1xx\\Include\\system_stm32f1xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@107@macro@_YSIZET_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YSIZET_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_YSIZET_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@262@macro@_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_SIZE_T",
    "location": {
      "column": "11",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_SIZE_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@280@macro@_STD_USING_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STD_USING_SIZE_T",
    "location": {
      "column": "11",
      "line": "17",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_STD_USING_SIZE_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Sizet",
    "location": {
      "column": "18",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "size_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@339@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@__data_size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "23",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__data_size_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@915@macro@__STM32F1xx_HAL_DMA_EX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_DMA_EX_H",
    "location": {
      "column": "9",
      "line": "22",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__STM32F1xx_HAL_DMA_EX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@2055@macro@__HAL_DMA_GET_TC_FLAG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_TC_FLAG_INDEX",
    "location": {
      "column": "9",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_GET_TC_FLAG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@3250@macro@__HAL_DMA_GET_HT_FLAG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_HT_FLAG_INDEX",
    "location": {
      "column": "9",
      "line": "76",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_GET_HT_FLAG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@4422@macro@__HAL_DMA_GET_TE_FLAG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_TE_FLAG_INDEX",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_GET_TE_FLAG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@5595@macro@__HAL_DMA_GET_GI_FLAG_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_GI_FLAG_INDEX",
    "location": {
      "column": "9",
      "line": "114",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_GET_GI_FLAG_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@7150@macro@__HAL_DMA_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_GET_FLAG",
    "location": {
      "column": "9",
      "line": "139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma_ex.h@7852@macro@__HAL_DMA_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "154",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Inc\\stm32f1xx_hal_dma_ex.h"
    },
    "name": "__HAL_DMA_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_compiler.h@1003@macro@__CMSIS_COMPILER_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_COMPILER_H",
    "location": {
      "column": "9",
      "line": "26",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\CMSIS\\Include\\cmsis_compiler.h"
    },
    "name": "__CMSIS_COMPILER_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@1945@macro@__STM32F1xx_HAL_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "58",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "__STM32F1xx_HAL_VERSION_MAIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@2022@macro@__STM32F1xx_HAL_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "59",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "__STM32F1xx_HAL_VERSION_SUB1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@2099@macro@__STM32F1xx_HAL_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "60",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "__STM32F1xx_HAL_VERSION_SUB2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@2176@macro@__STM32F1xx_HAL_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_VERSION_RC",
    "location": {
      "column": "9",
      "line": "61",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "__STM32F1xx_HAL_VERSION_RC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@2257@macro@__STM32F1xx_HAL_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_HAL_VERSION",
    "location": {
      "column": "9",
      "line": "62",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "__STM32F1xx_HAL_VERSION",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@2571@macro@IDCODE_DEVID_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IDCODE_DEVID_MASK",
    "location": {
      "column": "9",
      "line": "67",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "IDCODE_DEVID_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@uwTick",
    "What": "Variable",
    "defdec": "Dec",
    "display": "uwTick",
    "location": {
      "column": "15",
      "line": "79",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "uwTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@uwTickPrio",
    "What": "Variable",
    "defdec": "Def",
    "display": "uwTickPrio",
    "location": {
      "column": "10",
      "line": "80",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "uwTickPrio",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@uwTickFreq",
    "What": "Variable",
    "defdec": "Def",
    "display": "uwTickFreq",
    "location": {
      "column": "21",
      "line": "81",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "uwTickFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_Init(void)",
    "location": {
      "column": "19",
      "line": "142",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DeInit(void)",
    "location": {
      "column": "19",
      "line": "175",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_MspInit(void)",
    "location": {
      "column": "13",
      "line": "200",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_MspInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspDeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_MspDeInit(void)",
    "location": {
      "column": "13",
      "line": "211",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_MspDeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_InitTick",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
    "location": {
      "column": "26",
      "line": "234",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_InitTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_IncTick",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_IncTick(void)",
    "location": {
      "column": "13",
      "line": "293",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_IncTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTick",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetTick(void)",
    "location": {
      "column": "17",
      "line": "304",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickPrio",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetTickPrio(void)",
    "location": {
      "column": "10",
      "line": "313",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetTickPrio",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SetTickFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
    "location": {
      "column": "19",
      "line": "322",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_SetTickFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@11847@F@HAL_SetTickFreq@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "324",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetTickFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
    "location": {
      "column": "21",
      "line": "344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetTickFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_Delay",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_Delay(uint32_t)",
    "location": {
      "column": "13",
      "line": "360",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_Delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@12847@F@HAL_Delay@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal.c@12886@F@HAL_Delay@wait",
    "What": "Variable",
    "defdec": "Def",
    "display": "wait",
    "location": {
      "column": "12",
      "line": "363",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "wait",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SuspendTick",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_SuspendTick(void)",
    "location": {
      "column": "13",
      "line": "386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_SuspendTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_ResumeTick",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_ResumeTick(void)",
    "location": {
      "column": "13",
      "line": "402",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_ResumeTick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetHalVersion",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetHalVersion(void)",
    "location": {
      "column": "10",
      "line": "412",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetHalVersion",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetREVID",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetREVID(void)",
    "location": {
      "column": "10",
      "line": "428",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetREVID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetDEVID",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetDEVID(void)",
    "location": {
      "column": "10",
      "line": "444",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetDEVID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw0",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetUIDw0(void)",
    "location": {
      "column": "10",
      "line": "453",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetUIDw0",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw1",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetUIDw1(void)",
    "location": {
      "column": "10",
      "line": "462",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetUIDw1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GetUIDw2",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_GetUIDw2(void)",
    "location": {
      "column": "10",
      "line": "471",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_GetUIDw2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_EnableDBGSleepMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
    "location": {
      "column": "6",
      "line": "496",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_DisableDBGSleepMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_EnableDBGStopMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
    "location": {
      "column": "6",
      "line": "542",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_DisableDBGStopMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "558",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_EnableDBGStandbyMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
    "location": {
      "column": "6",
      "line": "574",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal.c"
    },
    "name": "HAL_DBGMCU_DisableDBGStandbyMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "6",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_SetPriorityGrouping",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "165",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_SetPriority",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_cortex.c@7666@F@HAL_NVIC_SetPriority@prioritygroup",
    "What": "Variable",
    "defdec": "Def",
    "display": "prioritygroup",
    "location": {
      "column": "12",
      "line": "167",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "prioritygroup",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_EnableIRQ",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "203",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_DisableIRQ",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_SystemReset(void)",
    "location": {
      "column": "6",
      "line": "216",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_SystemReset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
    "location": {
      "column": "10",
      "line": "229",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_SYSTICK_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "10",
      "line": "344",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_GetPriorityGrouping",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_GetPriority",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "386",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_SetPendingIRQ",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "404",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_GetPendingIRQ",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "6",
      "line": "420",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_ClearPendingIRQ",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "10",
      "line": "437",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_NVIC_GetActive",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "454",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_SYSTICK_CLKSourceConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_SYSTICK_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "472",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_SYSTICK_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_SYSTICK_Callback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_SYSTICK_Callback(void)",
    "location": {
      "column": "13",
      "line": "481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_cortex.c"
    },
    "name": "HAL_SYSTICK_Callback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@F@DMA_SetConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_SetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "DMA_SetConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@6639@F@HAL_DMA_Init@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_Start",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@12546@F@HAL_DMA_Start@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Start_IT",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "362",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_Start_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@13892@F@HAL_DMA_Start_IT@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "364",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "416",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_Abort",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@15388@F@HAL_DMA_Abort@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "418",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_Abort_IT",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "457",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_Abort_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@16406@F@HAL_DMA_Abort_IT@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "459",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_PollForTransfer",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, uint32_t, uint32_t)",
    "location": {
      "column": "19",
      "line": "502",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_PollForTransfer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@17630@F@HAL_DMA_PollForTransfer@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "12",
      "line": "504",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@17648@F@HAL_DMA_PollForTransfer@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "505",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
    "location": {
      "column": "6",
      "line": "603",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@20245@F@HAL_DMA_IRQHandler@flag_it",
    "What": "Variable",
    "defdec": "Def",
    "display": "flag_it",
    "location": {
      "column": "12",
      "line": "605",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "flag_it",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@20294@F@HAL_DMA_IRQHandler@source_it",
    "What": "Variable",
    "defdec": "Def",
    "display": "source_it",
    "location": {
      "column": "12",
      "line": "606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "source_it",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_RegisterCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
    "location": {
      "column": "19",
      "line": "693",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_RegisterCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@23444@F@HAL_DMA_RegisterCallback@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_UnRegisterCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
    "location": {
      "column": "19",
      "line": "744",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_UnRegisterCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@24755@F@HAL_DMA_UnRegisterCallback@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "746",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetState",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
    "location": {
      "column": "22",
      "line": "820",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_GetState",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_DMA_GetError",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
    "location": {
      "column": "10",
      "line": "832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "HAL_DMA_GetError",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_dma.c@F@DMA_SetConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_SetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "858",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_dma.c"
    },
    "name": "DMA_SetConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_SetConfigLine",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_SetConfigLine",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@5477@F@HAL_EXTI_SetConfigLine@regval",
    "What": "Variable",
    "defdec": "Def",
    "display": "regval",
    "location": {
      "column": "12",
      "line": "145",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "regval",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@5497@F@HAL_EXTI_SetConfigLine@linepos",
    "What": "Variable",
    "defdec": "Def",
    "display": "linepos",
    "location": {
      "column": "12",
      "line": "146",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "linepos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@5518@F@HAL_EXTI_SetConfigLine@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "147",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetConfigLine",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
    "location": {
      "column": "19",
      "line": "238",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_GetConfigLine",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@7902@F@HAL_EXTI_GetConfigLine@regval",
    "What": "Variable",
    "defdec": "Def",
    "display": "regval",
    "location": {
      "column": "12",
      "line": "240",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "regval",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@7922@F@HAL_EXTI_GetConfigLine@linepos",
    "What": "Variable",
    "defdec": "Def",
    "display": "linepos",
    "location": {
      "column": "12",
      "line": "241",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "linepos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@7943@F@HAL_EXTI_GetConfigLine@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "242",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearConfigLine",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
    "location": {
      "column": "19",
      "line": "327",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_ClearConfigLine",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@10077@F@HAL_EXTI_ClearConfigLine@regval",
    "What": "Variable",
    "defdec": "Def",
    "display": "regval",
    "location": {
      "column": "12",
      "line": "329",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "regval",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@10097@F@HAL_EXTI_ClearConfigLine@linepos",
    "What": "Variable",
    "defdec": "Def",
    "display": "linepos",
    "location": {
      "column": "12",
      "line": "330",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "linepos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@10118@F@HAL_EXTI_ClearConfigLine@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "331",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_RegisterCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
    "location": {
      "column": "19",
      "line": "380",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_RegisterCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@11587@F@HAL_EXTI_RegisterCallback@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetHandle",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "405",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_GetHandle",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
    "location": {
      "column": "6",
      "line": "445",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@12968@F@HAL_EXTI_IRQHandler@regval",
    "What": "Variable",
    "defdec": "Def",
    "display": "regval",
    "location": {
      "column": "12",
      "line": "447",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "regval",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@12988@F@HAL_EXTI_IRQHandler@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GetPending",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "477",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_GetPending",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@13843@F@HAL_EXTI_GetPending@regval",
    "What": "Variable",
    "defdec": "Def",
    "display": "regval",
    "location": {
      "column": "12",
      "line": "479",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "regval",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@13863@F@HAL_EXTI_GetPending@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "480",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@13885@F@HAL_EXTI_GetPending@linepos",
    "What": "Variable",
    "defdec": "Def",
    "display": "linepos",
    "location": {
      "column": "12",
      "line": "481",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "linepos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_ClearPending",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "506",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_ClearPending",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@14739@F@HAL_EXTI_ClearPending@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "508",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_EXTI_GenerateSWI",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
    "location": {
      "column": "6",
      "line": "527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "HAL_EXTI_GenerateSWI",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_exti.c@15255@F@HAL_EXTI_GenerateSWI@maskline",
    "What": "Variable",
    "defdec": "Def",
    "display": "maskline",
    "location": {
      "column": "12",
      "line": "529",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_exti.c"
    },
    "name": "maskline",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@pFlash",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pFlash",
    "location": {
      "column": "22",
      "line": "121",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "pFlash",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@F@FLASH_Program_HalfWord",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_Program_HalfWord(uint32_t, uint16_t)",
    "location": {
      "column": "16",
      "line": "130",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_Program_HalfWord",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@F@FLASH_SetErrorCode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_SetErrorCode(void)",
    "location": {
      "column": "16",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_SetErrorCode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PageErase",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_PageErase(uint32_t)",
    "location": {
      "column": "16",
      "line": "132",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_PageErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "168",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_Program",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@6349@F@HAL_FLASH_Program@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "170",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@6390@F@HAL_FLASH_Program@index",
    "What": "Variable",
    "defdec": "Def",
    "display": "index",
    "location": {
      "column": "11",
      "line": "171",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "index",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@6412@F@HAL_FLASH_Program@nbiterations",
    "What": "Variable",
    "defdec": "Def",
    "display": "nbiterations",
    "location": {
      "column": "11",
      "line": "172",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "nbiterations",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Program_IT",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
    "location": {
      "column": "19",
      "line": "267",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_Program_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@9496@F@HAL_FLASH_Program_IT@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "269",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_FLASH_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "332",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@11328@F@HAL_FLASH_IRQHandler@addresstmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "addresstmp",
    "location": {
      "column": "12",
      "line": "334",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "addresstmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
    "location": {
      "column": "13",
      "line": "606",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_EndOfOperationCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
    "location": {
      "column": "13",
      "line": "624",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_OperationErrorCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Unlock",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
    "location": {
      "column": "19",
      "line": "657",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_Unlock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@22574@F@HAL_FLASH_Unlock@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "659",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_Lock",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
    "location": {
      "column": "19",
      "line": "695",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_Lock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Unlock",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
    "location": {
      "column": "19",
      "line": "712",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_OB_Unlock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Lock",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
    "location": {
      "column": "19",
      "line": "732",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_OB_Lock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_OB_Launch",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_FLASH_OB_Launch(void)",
    "location": {
      "column": "6",
      "line": "745",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_OB_Launch",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASH_GetError",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_FLASH_GetError(void)",
    "location": {
      "column": "10",
      "line": "774",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "HAL_FLASH_GetError",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@F@FLASH_Program_HalfWord",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_Program_HalfWord(uint32_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "797",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_Program_HalfWord",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
    "location": {
      "column": "19",
      "line": "826",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@26828@F@FLASH_WaitForLastOperation@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "832",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@F@FLASH_SetErrorCode",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_SetErrorCode(void)",
    "location": {
      "column": "13",
      "line": "914",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "FLASH_SetErrorCode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash.c@28973@F@FLASH_SetErrorCode@flags",
    "What": "Variable",
    "defdec": "Def",
    "display": "flags",
    "location": {
      "column": "12",
      "line": "916",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash.c"
    },
    "name": "flags",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@pFlash",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pFlash",
    "location": {
      "column": "29",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "pFlash",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@2571@macro@FLASH_POSITION_IWDGSW_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_POSITION_IWDGSW_BIT",
    "location": {
      "column": "9",
      "line": "76",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_POSITION_IWDGSW_BIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@2635@macro@FLASH_POSITION_OB_USERDATA0_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_POSITION_OB_USERDATA0_BIT",
    "location": {
      "column": "9",
      "line": "77",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_POSITION_OB_USERDATA0_BIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@2697@macro@FLASH_POSITION_OB_USERDATA1_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_POSITION_OB_USERDATA1_BIT",
    "location": {
      "column": "9",
      "line": "78",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_POSITION_OB_USERDATA1_BIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_MassErase",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_MassErase(uint32_t)",
    "location": {
      "column": "26",
      "line": "97",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_MassErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PageErase",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_PageErase(uint32_t)",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_PageErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_EnableWRP",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t)",
    "location": {
      "column": "26",
      "line": "101",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_EnableWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_DisableWRP",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t)",
    "location": {
      "column": "26",
      "line": "102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_DisableWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_RDP_LevelConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t)",
    "location": {
      "column": "26",
      "line": "103",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_RDP_LevelConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_UserConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t)",
    "location": {
      "column": "26",
      "line": "104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_UserConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_ProgramData",
    "What": "Function",
    "defdec": "Dec",
    "display": "HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t, uint8_t)",
    "location": {
      "column": "26",
      "line": "105",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_ProgramData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetWRP",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FLASH_OB_GetWRP(void)",
    "location": {
      "column": "26",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetRDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FLASH_OB_GetRDP(void)",
    "location": {
      "column": "26",
      "line": "107",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetRDP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetUser",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t FLASH_OB_GetUser(void)",
    "location": {
      "column": "26",
      "line": "108",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetUser",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_Erase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@6078@F@HAL_FLASHEx_Erase@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "161",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@6119@F@HAL_FLASHEx_Erase@address",
    "What": "Variable",
    "defdec": "Def",
    "display": "address",
    "location": {
      "column": "12",
      "line": "162",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "address",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_Erase_IT",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "319",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_Erase_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@11829@F@HAL_FLASHEx_Erase_IT@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "321",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBErase",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)",
    "location": {
      "column": "19",
      "line": "397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_OBErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@14298@F@HAL_FLASHEx_OBErase@rdptmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "rdptmp",
    "location": {
      "column": "11",
      "line": "399",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "rdptmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@14334@F@HAL_FLASHEx_OBErase@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "400",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBProgram",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "446",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_OBProgram",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@16013@F@HAL_FLASHEx_OBProgram@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "448",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "527",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_OBGetConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_FLASHEx_OBGetUserData",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_FLASHEx_OBGetUserData(uint32_t)",
    "location": {
      "column": "10",
      "line": "549",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "HAL_FLASHEx_OBGetUserData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@18699@F@HAL_FLASHEx_OBGetUserData@value",
    "What": "Variable",
    "defdec": "Def",
    "display": "value",
    "location": {
      "column": "12",
      "line": "551",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "value",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_MassErase",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_MassErase(uint32_t)",
    "location": {
      "column": "13",
      "line": "595",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_MassErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_EnableWRP",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t)",
    "location": {
      "column": "26",
      "line": "644",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_EnableWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@21413@F@FLASH_OB_EnableWRP@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "646",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@21451@F@FLASH_OB_EnableWRP@WRP0_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP0_Data",
    "location": {
      "column": "12",
      "line": "647",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP0_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@21513@F@FLASH_OB_EnableWRP@WRP1_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP1_Data",
    "location": {
      "column": "12",
      "line": "649",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP1_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@21605@F@FLASH_OB_EnableWRP@WRP2_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP2_Data",
    "location": {
      "column": "12",
      "line": "652",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP2_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@21697@F@FLASH_OB_EnableWRP@WRP3_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP3_Data",
    "location": {
      "column": "12",
      "line": "655",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP3_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_DisableWRP",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t)",
    "location": {
      "column": "26",
      "line": "767",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_DisableWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@25877@F@FLASH_OB_DisableWRP@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "769",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@25915@F@FLASH_OB_DisableWRP@WRP0_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP0_Data",
    "location": {
      "column": "12",
      "line": "770",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP0_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@25977@F@FLASH_OB_DisableWRP@WRP1_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP1_Data",
    "location": {
      "column": "12",
      "line": "772",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP1_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@26069@F@FLASH_OB_DisableWRP@WRP2_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP2_Data",
    "location": {
      "column": "12",
      "line": "775",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP2_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@26161@F@FLASH_OB_DisableWRP@WRP3_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP3_Data",
    "location": {
      "column": "12",
      "line": "778",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "WRP3_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_RDP_LevelConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t)",
    "location": {
      "column": "26",
      "line": "886",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_RDP_LevelConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@30030@F@FLASH_OB_RDP_LevelConfig@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "888",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_UserConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t)",
    "location": {
      "column": "26",
      "line": "937",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_UserConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@31772@F@FLASH_OB_UserConfig@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "939",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_ProgramData",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t, uint8_t)",
    "location": {
      "column": "26",
      "line": "988",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_ProgramData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@33752@F@FLASH_OB_ProgramData@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "21",
      "line": "990",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetWRP",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t FLASH_OB_GetWRP(void)",
    "location": {
      "column": "17",
      "line": "1021",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetWRP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetRDP",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t FLASH_OB_GetRDP(void)",
    "location": {
      "column": "17",
      "line": "1034",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetRDP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@35195@F@FLASH_OB_GetRDP@readstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "readstatus",
    "location": {
      "column": "12",
      "line": "1036",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "readstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@35236@F@FLASH_OB_GetRDP@tmp_reg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp_reg",
    "location": {
      "column": "12",
      "line": "1037",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "tmp_reg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_flash_ex.c@F@FLASH_OB_GetUser",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t FLASH_OB_GetUser(void)",
    "location": {
      "column": "16",
      "line": "1060",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_OB_GetUser",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PageErase",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_PageErase(uint32_t)",
    "location": {
      "column": "6",
      "line": "1089",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_flash_ex.c"
    },
    "name": "FLASH_PageErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5413@macro@GPIO_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE",
    "location": {
      "column": "9",
      "line": "123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_MODE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5456@macro@EXTI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_MODE",
    "location": {
      "column": "9",
      "line": "124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "EXTI_MODE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5499@macro@GPIO_MODE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_IT",
    "location": {
      "column": "9",
      "line": "125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_MODE_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5542@macro@GPIO_MODE_EVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODE_EVT",
    "location": {
      "column": "9",
      "line": "126",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_MODE_EVT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5585@macro@RISING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RISING_EDGE",
    "location": {
      "column": "9",
      "line": "127",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "RISING_EDGE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5628@macro@FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "FALLING_EDGE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5671@macro@GPIO_OUTPUT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OUTPUT_TYPE",
    "location": {
      "column": "9",
      "line": "129",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_OUTPUT_TYPE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5716@macro@GPIO_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_NUMBER",
    "location": {
      "column": "9",
      "line": "131",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_NUMBER",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5818@macro@GPIO_CR_MODE_INPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_MODE_INPUT",
    "location": {
      "column": "10",
      "line": "134",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_MODE_INPUT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5905@macro@GPIO_CR_CNF_ANALOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_ANALOG",
    "location": {
      "column": "10",
      "line": "135",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_ANALOG",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@5979@macro@GPIO_CR_CNF_INPUT_FLOATING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_INPUT_FLOATING",
    "location": {
      "column": "10",
      "line": "136",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_INPUT_FLOATING",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@6070@macro@GPIO_CR_CNF_INPUT_PU_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_INPUT_PU_PD",
    "location": {
      "column": "10",
      "line": "137",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_INPUT_PU_PD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@6163@macro@GPIO_CR_CNF_GP_OUTPUT_PP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_GP_OUTPUT_PP",
    "location": {
      "column": "10",
      "line": "138",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_GP_OUTPUT_PP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@6258@macro@GPIO_CR_CNF_GP_OUTPUT_OD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_GP_OUTPUT_OD",
    "location": {
      "column": "10",
      "line": "139",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_GP_OUTPUT_OD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@6354@macro@GPIO_CR_CNF_AF_OUTPUT_PP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_AF_OUTPUT_PP",
    "location": {
      "column": "10",
      "line": "140",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_AF_OUTPUT_PP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@6452@macro@GPIO_CR_CNF_AF_OUTPUT_OD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CR_CNF_AF_OUTPUT_OD",
    "location": {
      "column": "10",
      "line": "141",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "GPIO_CR_CNF_AF_OUTPUT_OD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "178",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8072@F@HAL_GPIO_Init@position",
    "What": "Variable",
    "defdec": "Def",
    "display": "position",
    "location": {
      "column": "12",
      "line": "180",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "position",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8102@F@HAL_GPIO_Init@ioposition",
    "What": "Variable",
    "defdec": "Def",
    "display": "ioposition",
    "location": {
      "column": "12",
      "line": "181",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "ioposition",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8126@F@HAL_GPIO_Init@iocurrent",
    "What": "Variable",
    "defdec": "Def",
    "display": "iocurrent",
    "location": {
      "column": "12",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "iocurrent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8149@F@HAL_GPIO_Init@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "12",
      "line": "183",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8167@F@HAL_GPIO_Init@config",
    "What": "Variable",
    "defdec": "Def",
    "display": "config",
    "location": {
      "column": "12",
      "line": "184",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8195@F@HAL_GPIO_Init@configregister",
    "What": "Variable",
    "defdec": "Def",
    "display": "configregister",
    "location": {
      "column": "18",
      "line": "185",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "configregister",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@8296@F@HAL_GPIO_Init@registeroffset",
    "What": "Variable",
    "defdec": "Def",
    "display": "registeroffset",
    "location": {
      "column": "12",
      "line": "186",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "registeroffset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@12495@F@HAL_GPIO_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "9",
      "line": "291",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "351",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@14254@F@HAL_GPIO_DeInit@position",
    "What": "Variable",
    "defdec": "Def",
    "display": "position",
    "location": {
      "column": "12",
      "line": "353",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "position",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@14284@F@HAL_GPIO_DeInit@iocurrent",
    "What": "Variable",
    "defdec": "Def",
    "display": "iocurrent",
    "location": {
      "column": "12",
      "line": "354",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "iocurrent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@14307@F@HAL_GPIO_DeInit@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "355",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@14324@F@HAL_GPIO_DeInit@configregister",
    "What": "Variable",
    "defdec": "Def",
    "display": "configregister",
    "location": {
      "column": "18",
      "line": "356",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "configregister",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@14425@F@HAL_GPIO_DeInit@registeroffset",
    "What": "Variable",
    "defdec": "Def",
    "display": "registeroffset",
    "location": {
      "column": "12",
      "line": "357",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "registeroffset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_ReadPin",
    "What": "Function",
    "defdec": "Def",
    "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "15",
      "line": "431",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_ReadPin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@17133@F@HAL_GPIO_ReadPin@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "17",
      "line": "433",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_WritePin",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
    "location": {
      "column": "6",
      "line": "465",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_WritePin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_TogglePin",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "487",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_TogglePin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_LockPin",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "19",
      "line": "512",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_LockPin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_gpio.c@19718@F@HAL_GPIO_LockPin@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "17",
      "line": "514",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
    "location": {
      "column": "6",
      "line": "547",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_EXTI_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIO_EXTI_Callback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
    "location": {
      "column": "13",
      "line": "562",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio.c"
    },
    "name": "HAL_GPIO_EXTI_Callback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_ConfigEventout",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIOEx_ConfigEventout(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "81",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio_ex.c"
    },
    "name": "HAL_GPIOEx_ConfigEventout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_EnableEventout",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIOEx_EnableEventout(void)",
    "location": {
      "column": "6",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio_ex.c"
    },
    "name": "HAL_GPIOEx_EnableEventout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_GPIOEx_DisableEventout",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_GPIOEx_DisableEventout(void)",
    "location": {
      "column": "6",
      "line": "104",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_gpio_ex.c"
    },
    "name": "HAL_GPIOEx_DisableEventout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_MspInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_MspInit(void)",
    "location": {
      "column": "6",
      "line": "64",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_hal_msp.c"
    },
    "name": "HAL_MspInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_msp.c@2126@F@HAL_MspInit@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "70",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_hal_msp.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_msp.c@2158@F@HAL_MspInit@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "71",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_hal_msp.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_msp.c@2280@F@HAL_MspInit@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "77",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_hal_msp.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@1627@macro@PVD_MODE_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVD_MODE_IT",
    "location": {
      "column": "9",
      "line": "50",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PVD_MODE_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@1674@macro@PVD_MODE_EVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVD_MODE_EVT",
    "location": {
      "column": "9",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PVD_MODE_EVT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@1721@macro@PVD_RISING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVD_RISING_EDGE",
    "location": {
      "column": "9",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PVD_RISING_EDGE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@1768@macro@PVD_FALLING_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVD_FALLING_EDGE",
    "location": {
      "column": "9",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PVD_FALLING_EDGE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2004@macro@PWR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_OFFSET",
    "location": {
      "column": "9",
      "line": "63",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2063@macro@PWR_CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_OFFSET",
    "location": {
      "column": "9",
      "line": "64",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_CR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2103@macro@PWR_CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "65",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_CSR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2143@macro@PWR_CR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "66",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_CR_OFFSET_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2206@macro@PWR_CSR_OFFSET_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_OFFSET_BB",
    "location": {
      "column": "9",
      "line": "67",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_CSR_OFFSET_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2443@macro@LPSDSR_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LPSDSR_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "77",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "LPSDSR_BIT_NUMBER",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2493@macro@CR_LPSDSR_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_LPSDSR_BB",
    "location": {
      "column": "9",
      "line": "78",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "CR_LPSDSR_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2649@macro@DBP_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBP_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "81",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "DBP_BIT_NUMBER",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2699@macro@CR_DBP_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_DBP_BB",
    "location": {
      "column": "9",
      "line": "82",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "CR_DBP_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2853@macro@PVDE_BIT_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVDE_BIT_NUMBER",
    "location": {
      "column": "9",
      "line": "85",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PVDE_BIT_NUMBER",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@2904@macro@CR_PVDE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PVDE_BB",
    "location": {
      "column": "9",
      "line": "86",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "CR_PVDE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@3193@macro@CSR_EWUP_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_EWUP_BB",
    "location": {
      "column": "9",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "CSR_EWUP_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@F@PWR_OverloadWfe",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_OverloadWfe(void)",
    "location": {
      "column": "13",
      "line": "113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_OverloadWfe",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_pwr.c@F@PWR_OverloadWfe",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_OverloadWfe(void)",
    "location": {
      "column": "13",
      "line": "117",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "PWR_OverloadWfe",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnableBkUpAccess",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DisableBkUpAccess(void)",
    "location": {
      "column": "6",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DisableBkUpAccess",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_ConfigPVD",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
    "location": {
      "column": "6",
      "line": "316",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_ConfigPVD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnablePVD",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnablePVD(void)",
    "location": {
      "column": "6",
      "line": "359",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnablePVD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisablePVD",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DisablePVD(void)",
    "location": {
      "column": "6",
      "line": "369",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DisablePVD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "382",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnableWakeUpPin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
    "location": {
      "column": "6",
      "line": "397",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DisableWakeUpPin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "417",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnterSLEEPMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTOPMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "463",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnterSTOPMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnterSTANDBYMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "528",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnableSleepOnExit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DisableSleepOnExit(void)",
    "location": {
      "column": "6",
      "line": "541",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DisableSleepOnExit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_EnableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "554",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_EnableSEVOnPend",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_DisableSEVOnPend(void)",
    "location": {
      "column": "6",
      "line": "567",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_DisableSEVOnPend",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_PVD_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "580",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_PVD_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_PWR_PVDCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_PWR_PVDCallback(void)",
    "location": {
      "column": "13",
      "line": "597",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_pwr.c"
    },
    "name": "HAL_PWR_PVDCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@3774@macro@MCO1_CLK_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MCO1_CLK_ENABLE",
    "location": {
      "column": "9",
      "line": "89",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "MCO1_CLK_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@3834@macro@MCO1_GPIO_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MCO1_GPIO_PORT",
    "location": {
      "column": "9",
      "line": "90",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "MCO1_GPIO_PORT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@3871@macro@MCO1_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MCO1_PIN",
    "location": {
      "column": "9",
      "line": "91",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "MCO1_PIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@F@RCC_Delay",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_Delay(uint32_t)",
    "location": {
      "column": "13",
      "line": "106",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "RCC_Delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
    "location": {
      "column": "19",
      "line": "202",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@9378@F@HAL_RCC_DeInit@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "204",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_OscConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_OscConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@13215@F@HAL_RCC_OscConfig@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "349",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@13238@F@HAL_RCC_OscConfig@pll_config",
    "What": "Variable",
    "defdec": "Def",
    "display": "pll_config",
    "location": {
      "column": "12",
      "line": "350",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "pll_config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@19025@F@HAL_RCC_OscConfig@pwrclkchanged",
    "What": "Variable",
    "defdec": "Def",
    "display": "pwrclkchanged",
    "location": {
      "column": "22",
      "line": "526",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "pwrclkchanged",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@19363@F@HAL_RCC_OscConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "7",
      "line": "535",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_ClockConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
    "location": {
      "column": "19",
      "line": "813",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_ClockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@28793@F@HAL_RCC_ClockConfig@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "815",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_MCOConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "1002",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_MCOConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@36214@F@HAL_RCC_MCOConfig@gpio",
    "What": "Variable",
    "defdec": "Def",
    "display": "gpio",
    "location": {
      "column": "20",
      "line": "1004",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "gpio",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@36747@F@HAL_RCC_MCOConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "3",
      "line": "1022",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_EnableCSS",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_EnableCSS(void)",
    "location": {
      "column": "6",
      "line": "1039",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_EnableCSS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_DisableCSS",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_DisableCSS(void)",
    "location": {
      "column": "6",
      "line": "1048",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_DisableCSS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetSysClockFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
    "location": {
      "column": "10",
      "line": "1082",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetSysClockFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39625@F@HAL_RCC_GetSysClockFreq@aPLLMULFactorTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "aPLLMULFactorTable",
    "location": {
      "column": "17",
      "line": "1088",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "aPLLMULFactorTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39757@F@HAL_RCC_GetSysClockFreq@aPredivFactorTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "aPredivFactorTable",
    "location": {
      "column": "17",
      "line": "1090",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "aPredivFactorTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39952@F@HAL_RCC_GetSysClockFreq@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39952@F@HAL_RCC_GetSysClockFreq@prediv",
    "What": "Variable",
    "defdec": "Dec",
    "display": "prediv",
    "location": {
      "column": "25",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "prediv",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39952@F@HAL_RCC_GetSysClockFreq@pllclk",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllclk",
    "location": {
      "column": "38",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "pllclk",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@39952@F@HAL_RCC_GetSysClockFreq@pllmul",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmul",
    "location": {
      "column": "51",
      "line": "1096",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "pllmul",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@40016@F@HAL_RCC_GetSysClockFreq@sysclockfreq",
    "What": "Variable",
    "defdec": "Def",
    "display": "sysclockfreq",
    "location": {
      "column": "12",
      "line": "1097",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "sysclockfreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetHCLKFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
    "location": {
      "column": "10",
      "line": "1176",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetHCLKFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
    "location": {
      "column": "10",
      "line": "1187",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetPCLK1Freq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
    "location": {
      "column": "10",
      "line": "1199",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetPCLK2Freq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetOscConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1212",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetOscConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_GetClockConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
    "location": {
      "column": "6",
      "line": "1312",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_GetClockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_NMI_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "1347",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_NMI_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@F@RCC_Delay",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_Delay(uint32_t)",
    "location": {
      "column": "13",
      "line": "1365",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "RCC_Delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc.c@49684@F@RCC_Delay@Delay",
    "What": "Variable",
    "defdec": "Def",
    "display": "Delay",
    "location": {
      "column": "17",
      "line": "1367",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "Delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCC_CSSCallback",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCC_CSSCallback(void)",
    "location": {
      "column": "13",
      "line": "1379",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc.c"
    },
    "name": "HAL_RCC_CSSCallback",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "19",
      "line": "100",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "HAL_RCCEx_PeriphCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@3909@F@HAL_RCCEx_PeriphCLKConfig@tickstart",
    "What": "Variable",
    "defdec": "Def",
    "display": "tickstart",
    "location": {
      "column": "12",
      "line": "102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "tickstart",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@3909@F@HAL_RCCEx_PeriphCLKConfig@temp_reg",
    "What": "Variable",
    "defdec": "Dec",
    "display": "temp_reg",
    "location": {
      "column": "28",
      "line": "102",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "temp_reg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@4498@F@HAL_RCCEx_PeriphCLKConfig@pwrclkchanged",
    "What": "Variable",
    "defdec": "Def",
    "display": "pwrclkchanged",
    "location": {
      "column": "22",
      "line": "116",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "pwrclkchanged",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@4786@F@HAL_RCCEx_PeriphCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "7",
      "line": "123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "294",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "HAL_RCCEx_GetPeriphCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@10967@F@HAL_RCCEx_GetPeriphCLKConfig@srcclk",
    "What": "Variable",
    "defdec": "Def",
    "display": "srcclk",
    "location": {
      "column": "12",
      "line": "296",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "srcclk",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
    "location": {
      "column": "10",
      "line": "387",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "HAL_RCCEx_GetPeriphCLKFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@16337@F@HAL_RCCEx_GetPeriphCLKFreq@temp_reg",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp_reg",
    "location": {
      "column": "12",
      "line": "403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "temp_reg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_hal_rcc_ex.c@16337@F@HAL_RCCEx_GetPeriphCLKFreq@frequency",
    "What": "Variable",
    "defdec": "Dec",
    "display": "frequency",
    "location": {
      "column": "27",
      "line": "403",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Drivers\\STM32F1xx_HAL_Driver\\Src\\stm32f1xx_hal_rcc_ex.c"
    },
    "name": "frequency",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NMI_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void NMI_Handler(void)",
    "location": {
      "column": "6",
      "line": "70",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "NMI_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HardFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HardFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "83",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "HardFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@MemManage_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void MemManage_Handler(void)",
    "location": {
      "column": "6",
      "line": "98",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "MemManage_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@BusFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void BusFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "113",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "BusFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UsageFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void UsageFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "128",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "UsageFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SVC_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void SVC_Handler(void)",
    "location": {
      "column": "6",
      "line": "143",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "SVC_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DebugMon_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void DebugMon_Handler(void)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "DebugMon_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PendSV_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void PendSV_Handler(void)",
    "location": {
      "column": "6",
      "line": "169",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "PendSV_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void SysTick_Handler(void)",
    "location": {
      "column": "6",
      "line": "182",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\stm32f1xx_it.c"
    },
    "name": "SysTick_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f1xx_it.h@938@macro@__STM32F1xx_IT_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F1xx_IT_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "__STM32F1xx_IT_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NMI_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NMI_Handler(void)",
    "location": {
      "column": "6",
      "line": "50",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "NMI_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HardFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HardFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "51",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "HardFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@MemManage_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void MemManage_Handler(void)",
    "location": {
      "column": "6",
      "line": "52",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "MemManage_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@BusFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void BusFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "53",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "BusFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UsageFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UsageFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "54",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "UsageFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SVC_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SVC_Handler(void)",
    "location": {
      "column": "6",
      "line": "55",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "SVC_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DebugMon_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DebugMon_Handler(void)",
    "location": {
      "column": "6",
      "line": "56",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "DebugMon_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PendSV_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PendSV_Handler(void)",
    "location": {
      "column": "6",
      "line": "57",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "PendSV_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_Handler(void)",
    "location": {
      "column": "6",
      "line": "58",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Inc\\stm32f1xx_it.h"
    },
    "name": "SysTick_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.c@3770@macro@VECT_TAB_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VECT_TAB_OFFSET",
    "location": {
      "column": "9",
      "line": "95",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "VECT_TAB_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "10",
      "line": "123",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "AHBPrescTable",
    "location": {
      "column": "15",
      "line": "124",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "AHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "APBPrescTable",
    "location": {
      "column": "15",
      "line": "125",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "APBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "157",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "6",
      "line": "247",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.c@9143@F@SystemCoreClockUpdate@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.c@9143@F@SystemCoreClockUpdate@pllmull",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmull",
    "location": {
      "column": "22",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "pllmull",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.c@9143@F@SystemCoreClockUpdate@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "36",
      "line": "249",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f1xx.c@9412@F@SystemCoreClockUpdate@prediv1factor",
    "What": "Variable",
    "defdec": "Def",
    "display": "prediv1factor",
    "location": {
      "column": "12",
      "line": "256",
      "path": "H:\\\u5355\u76f8\u65ad\u8def\u5668\\SinglePhaseBrakerTestBoard\\Src\\system_stm32f1xx.c"
    },
    "name": "prediv1factor",
    "origin": "project_file",
    "scope": null
  }
]