#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Sep 19 21:13:37 2024
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Thu Sep 19 22:03:03 2024
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v(line number: 3)] Analyzing module mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v} successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.295s wall, 0.000s user + 0.094s system = 0.094s CPU (4.1%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Elaborating module top
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 21)] Elaborating instance ctrl
W: Verilog-2009: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Create black box for empty module control
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 23)] Elaborating instance ss
W: Verilog-2009: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Create black box for empty module Seven_Seg
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 23)] Net data connected to input port of module instance top.ss has no driver, tie it to 0
W: Verilog-2024: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Give an initial value for the no drive output pin led in graph of sdm module top
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Sep 19 22:03:08 2024
Action compile: Peak memory pool usage is 130 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Sep 19 22:03:08 2024
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (365.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.025s wall, 0.000s user + 0.016s system = 0.016s CPU (62.3%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (240.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT6D                     8 uses
Seven_Seg                     1 use

I/O ports: 33
GTP_INBUF                   1 use
GTP_OUTBUF                 24 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 8 of 35800 (0.02%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 8
Total Registers: 0 of 71600 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 33 of 209 (15.79%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'clk' is not constrained, it is treated as combinational input.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[0]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[1]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[2]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[3]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[0]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[1]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[2]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[3]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[4]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[5]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/cathode[6]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/dp'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[4]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[5]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[6]'.
W: Timing-4076: Timing propagation is skipped at (blackbox) pin 'ss/anode[7]'.
W: Timing-4077: Timing on node 'ss/clk' is not backward propagated.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Sep 19 22:03:10 2024
Action synthesize: Peak memory pool usage is 142 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Sep 19 22:03:10 2024
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 0        | 71600         | 0                  
| LUT                   | 8        | 35800         | 1                  
| Distributed RAM       | 0        | 9500          | 0                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 33       | 209           | 16                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 0        | 32            | 0                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Thu Sep 19 22:03:25 2024
Action dev_map: Peak memory pool usage is 299 MB
Process "Device Map" done.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Syntax error near output
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 14)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near assign
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near }
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near 8
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Syntax error near (
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Syntax error near )
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
