Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 20:52:25 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div/post_place_timing_summary.rpt
| Design       : cr_div
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.647        0.000                      0                  299        0.051        0.000                      0                  299        3.950        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.647        0.000                      0                  299        0.051        0.000                      0                  299        3.950        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 recip_cache_reg_0_63_16_16/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1__1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 6.858ns (76.557%)  route 2.100ns (23.443%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=141, unset)          0.704     0.704    recip_cache_reg_0_63_16_16/WCLK
    SLICE_X38Y48         RAMS64E                                      r  recip_cache_reg_0_63_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.971     1.675 r  recip_cache_reg_0_63_16_16/SP/O
                         net (fo=1, estimated)        0.477     2.152    prod0[16]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.122 r  prod__1/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.122    prod__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.229 r  prod__2/P[0]
                         net (fo=2, estimated)        0.683     6.912    prod__2_n_105
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.097     7.009 r  q[3]_i_25/O
                         net (fo=1, routed)           0.000     7.009    q[3]_i_25_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.421 r  q_reg[3]_i_18/CO[3]
                         net (fo=1, estimated)        0.000     7.421    q_reg[3]_i_18_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.510 r  q_reg[3]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     7.510    q_reg[3]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.599 r  q_reg[3]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     7.599    q_reg[3]_i_8_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.688 r  q_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.688    q_reg[3]_i_3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.777 r  q_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.777    q_reg[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.866 r  q_reg[7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.866    q_reg[7]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.955 r  q_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.955    q_reg[11]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.044 r  q_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.044    q_reg[15]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.133 r  q_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.133    q_reg[19]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.222 r  q_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.222    q_reg[23]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.311 r  q_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.311    q_reg[27]_i_2_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.492 r  q_reg[31]_i_5/O[2]
                         net (fo=1, estimated)        0.318     8.810    in13[30]
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.230     9.040 r  q[30]_i_1/O
                         net (fo=2, estimated)        0.622     9.662    q[30]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  r1__1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=141, unset)          0.669    10.669    clk
    DSP48_X2Y22          DSP48E1                                      r  r1__1/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.324    10.309    r1__1
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recip_cache_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.160%)  route 0.079ns (35.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=141, unset)          0.411     0.411    clk
    SLICE_X35Y48         FDRE                                         r  q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  q_reg[10]/Q
                         net (fo=2, estimated)        0.079     0.630    recip_cache_reg_0_63_10_10/D
    SLICE_X34Y48         RAMS64E                                      r  recip_cache_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=141, unset)          0.432     0.432    recip_cache_reg_0_63_10_10/WCLK
    SLICE_X34Y48         RAMS64E                                      r  recip_cache_reg_0_63_10_10/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y48         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.579    recip_cache_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y53  cnt_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X26Y54  bcache_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X26Y54  bcache_reg_0_63_0_0/SP/CLK



