
---

# ğŸ§º Washing Machine Controller â€“ VHDL FSM Project
![Full System View](Images/FullView.png)
## ğŸ“Œ Project Overview

This project implements a **Finite State Machine (FSM) based Washing Machine Controller** using **VHDL**.

The system simulates a programmable washing machine that controls washing, rinsing, and spinning cycles. It was developed and tested using **Intel Quartus Prime** and hardware simulation tools.

The design follows modular digital system principles and demonstrates synchronous FSM-based control logic.

---

## ğŸ¯ Project Objectives

* Design and implement a Finite State Machine (FSM) in VHDL
* Model washing machine operational cycles
* Implement modular hardware components
* Display system states using a seven-segment display
* Apply synchronous digital system design principles

---

## ğŸ—ï¸ System Architecture

The project consists of multiple VHDL modules:

### 1ï¸âƒ£ WashingMachineController.vhd

Main FSM controller:

* Controls washing cycle states
* Handles user program selection
* Manages state transitions

---

### 2ï¸âƒ£ Clk_Divider.vhd

Clock divider module:

* Reduces system clock frequency
* Generates slower clock signals for timing control

---

### 3ï¸âƒ£ seven_seg_decoder.vhd

Seven-segment decoder:

* Converts binary input into segment control signals
* Displays numbers and characters

---

### 4ï¸âƒ£ seven_seg_decoder_tb.vhd

Testbench module:

* Verifies seven-segment decoder functionality
* Used for simulation and validation

---

### 5ï¸âƒ£ showword.vhd

Display control module:

* Drives seven-segment display outputs
* Manages displayed values based on FSM state

---

## âš™ï¸ Inputs & Outputs

### Inputs

* `clk` â€“ System clock
* `reset` â€“ System reset
* `start` â€“ Start washing cycle
* `userProg` â€“ 5-bit program selection input

### Outputs

* `sevseg_data` â€“ Seven-segment display data
* `sevseg_driver` â€“ Display enable lines
* `state` â€“ Current FSM state

---

## ğŸ”„ FSM Operation

The controller transitions between states such as:

1. Idle
2. Washing
3. Rinsing
4. Spinning

State transitions depend on:

* Start signal
* Reset signal
* Program selection
* Cycle timing completion

The FSM ensures proper sequential execution of washing machine stages.

---

## ğŸ› ï¸ Tools Used

* VHDL
* Intel Quartus Prime
* ModelSim / NativeLink Simulation
* Digital Logic Design Concepts

---

## ğŸ“‚ Project Structure

```
FinalProject/
â”‚
â”œâ”€â”€ Clk_Divider.vhd
â”œâ”€â”€ seven_seg_decoder.vhd
â”œâ”€â”€ seven_seg_decoder_tb.vhd
â”œâ”€â”€ showword.vhd
â”œâ”€â”€ WashingMachineController.vhd
â”œâ”€â”€ VHDL_FINALPROJECT.qpf
â”œâ”€â”€ VHDL_FINALPROJECT.qsf
â”œâ”€â”€ simulation/
â””â”€â”€ README.md
```

---

## â–¶ï¸ How to Run

1. Open Intel Quartus Prime
2. Open `VHDL_FINALPROJECT.qpf`
3. Compile the project
4. Run simulation using ModelSim or NativeLink
5. Observe FSM transitions and seven-segment output

---

## ğŸ“š Academic Context

This project was developed as part of a **Digital Systems / VHDL Design course**.

It demonstrates:

* FSM modeling
* Modular VHDL design
* Synchronous digital logic
* Hardware abstraction
* Simulation and verification techniques

---

## ğŸ‘¨â€ğŸ’» Author

**Eng. Samer Alaa Abu Zaina**
Embedded Systems & Digital Design

---

