// Seed: 3779174337
module module_0 #(
    parameter id_2 = 32'd81
) ();
  wire id_1, _id_2, id_3;
  assign module_1.id_8 = 0;
  parameter id_4 = 1;
  logic [id_2 : 1  -  1] id_5 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd69,
    parameter id_6 = 32'd63,
    parameter id_7 = 32'd22,
    parameter id_8 = 32'd94
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout logic [7:0] id_10;
  inout logic [7:0] id_9;
  output wire _id_8;
  output wire _id_7;
  inout wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_5[id_3] = id_2;
  logic [1 : id_7] id_12;
endmodule
