
raspbian-preinstalled/iecset:     file format elf32-littlearm


Disassembly of section .init:

00010ab8 <.init>:
   10ab8:	push	{r3, lr}
   10abc:	bl	116a8 <snd_ctl_elem_value_set_iec958@plt+0xa44>
   10ac0:	pop	{r3, pc}

Disassembly of section .plt:

00010ac4 <snd_ctl_elem_value_set_id@plt-0x14>:
   10ac4:	push	{lr}		; (str lr, [sp, #-4]!)
   10ac8:	ldr	lr, [pc, #4]	; 10ad4 <snd_ctl_elem_value_set_id@plt-0x4>
   10acc:	add	lr, pc, lr
   10ad0:	ldr	pc, [lr, #8]!
   10ad4:	muleq	r1, r0, r4

00010ad8 <snd_ctl_elem_value_set_id@plt>:
   10ad8:	add	ip, pc, #0, 12
   10adc:	add	ip, ip, #73728	; 0x12000
   10ae0:	ldr	pc, [ip, #1168]!	; 0x490

00010ae4 <snd_ctl_elem_id_sizeof@plt>:
   10ae4:	add	ip, pc, #0, 12
   10ae8:	add	ip, ip, #73728	; 0x12000
   10aec:	ldr	pc, [ip, #1160]!	; 0x488

00010af0 <abort@plt>:
   10af0:	add	ip, pc, #0, 12
   10af4:	add	ip, ip, #73728	; 0x12000
   10af8:	ldr	pc, [ip, #1152]!	; 0x480

00010afc <__libc_start_main@plt>:
   10afc:	add	ip, pc, #0, 12
   10b00:	add	ip, ip, #73728	; 0x12000
   10b04:	ldr	pc, [ip, #1144]!	; 0x478

00010b08 <__gmon_start__@plt>:
   10b08:	add	ip, pc, #0, 12
   10b0c:	add	ip, ip, #73728	; 0x12000
   10b10:	ldr	pc, [ip, #1136]!	; 0x470

00010b14 <fgets@plt>:
   10b14:	add	ip, pc, #0, 12
   10b18:	add	ip, ip, #73728	; 0x12000
   10b1c:	ldr	pc, [ip, #1128]!	; 0x468

00010b20 <__printf_chk@plt>:
   10b20:	add	ip, pc, #0, 12
   10b24:	add	ip, ip, #73728	; 0x12000
   10b28:	ldr	pc, [ip, #1120]!	; 0x460

00010b2c <snd_ctl_elem_list_get_used@plt>:
   10b2c:	add	ip, pc, #0, 12
   10b30:	add	ip, ip, #73728	; 0x12000
   10b34:	ldr	pc, [ip, #1112]!	; 0x458

00010b38 <snd_ctl_open@plt>:
   10b38:	add	ip, pc, #0, 12
   10b3c:	add	ip, ip, #73728	; 0x12000
   10b40:	ldr	pc, [ip, #1104]!	; 0x450

00010b44 <memset@plt>:
   10b44:	add	ip, pc, #0, 12
   10b48:	add	ip, ip, #73728	; 0x12000
   10b4c:	ldr	pc, [ip, #1096]!	; 0x448

00010b50 <snd_ctl_elem_list_sizeof@plt>:
   10b50:	add	ip, pc, #0, 12
   10b54:	add	ip, ip, #73728	; 0x12000
   10b58:	ldr	pc, [ip, #1088]!	; 0x440

00010b5c <snd_ctl_close@plt>:
   10b5c:	add	ip, pc, #0, 12
   10b60:	add	ip, ip, #73728	; 0x12000
   10b64:	ldr	pc, [ip, #1080]!	; 0x438

00010b68 <snd_ctl_elem_list@plt>:
   10b68:	add	ip, pc, #0, 12
   10b6c:	add	ip, ip, #73728	; 0x12000
   10b70:	ldr	pc, [ip, #1072]!	; 0x430

00010b74 <strlen@plt>:
   10b74:	add	ip, pc, #0, 12
   10b78:	add	ip, ip, #73728	; 0x12000
   10b7c:	ldr	pc, [ip, #1064]!	; 0x428

00010b80 <getopt@plt>:
   10b80:	add	ip, pc, #0, 12
   10b84:	add	ip, ip, #73728	; 0x12000
   10b88:	ldr	pc, [ip, #1056]!	; 0x420

00010b8c <snd_strerror@plt>:
   10b8c:	add	ip, pc, #0, 12
   10b90:	add	ip, ip, #73728	; 0x12000
   10b94:	ldr	pc, [ip, #1048]!	; 0x418

00010b98 <snd_ctl_elem_list_alloc_space@plt>:
   10b98:	add	ip, pc, #0, 12
   10b9c:	add	ip, ip, #73728	; 0x12000
   10ba0:	ldr	pc, [ip, #1040]!	; 0x410

00010ba4 <snd_ctl_elem_value_sizeof@plt>:
   10ba4:	add	ip, pc, #0, 12
   10ba8:	add	ip, ip, #73728	; 0x12000
   10bac:	ldr	pc, [ip, #1032]!	; 0x408

00010bb0 <strtol@plt>:
   10bb0:	add	ip, pc, #0, 12
   10bb4:	add	ip, ip, #73728	; 0x12000
   10bb8:	ldr	pc, [ip, #1024]!	; 0x400

00010bbc <snd_ctl_elem_list_get_name@plt>:
   10bbc:	add	ip, pc, #0, 12
   10bc0:	add	ip, ip, #73728	; 0x12000
   10bc4:	ldr	pc, [ip, #1016]!	; 0x3f8

00010bc8 <__ctype_b_loc@plt>:
   10bc8:	add	ip, pc, #0, 12
   10bcc:	add	ip, ip, #73728	; 0x12000
   10bd0:	ldr	pc, [ip, #1008]!	; 0x3f0

00010bd4 <__stack_chk_fail@plt>:
   10bd4:	add	ip, pc, #0, 12
   10bd8:	add	ip, ip, #73728	; 0x12000
   10bdc:	ldr	pc, [ip, #1000]!	; 0x3e8

00010be0 <__fprintf_chk@plt>:
   10be0:	add	ip, pc, #0, 12
   10be4:	add	ip, ip, #73728	; 0x12000
   10be8:	ldr	pc, [ip, #992]!	; 0x3e0

00010bec <snd_ctl_elem_list_get_count@plt>:
   10bec:	add	ip, pc, #0, 12
   10bf0:	add	ip, ip, #73728	; 0x12000
   10bf4:	ldr	pc, [ip, #984]!	; 0x3d8

00010bf8 <puts@plt>:
   10bf8:	add	ip, pc, #0, 12
   10bfc:	add	ip, ip, #73728	; 0x12000
   10c00:	ldr	pc, [ip, #976]!	; 0x3d0

00010c04 <snd_ctl_elem_list_get_id@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #73728	; 0x12000
   10c0c:	ldr	pc, [ip, #968]!	; 0x3c8

00010c10 <snd_ctl_elem_list_get_index@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #73728	; 0x12000
   10c18:	ldr	pc, [ip, #960]!	; 0x3c0

00010c1c <snd_ctl_elem_read@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #73728	; 0x12000
   10c24:	ldr	pc, [ip, #952]!	; 0x3b8

00010c28 <__sprintf_chk@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #73728	; 0x12000
   10c30:	ldr	pc, [ip, #944]!	; 0x3b0

00010c34 <strncmp@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #73728	; 0x12000
   10c3c:	ldr	pc, [ip, #936]!	; 0x3a8

00010c40 <snd_ctl_elem_write@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #73728	; 0x12000
   10c48:	ldr	pc, [ip, #928]!	; 0x3a0

00010c4c <snd_ctl_elem_value_get_iec958@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #73728	; 0x12000
   10c54:	ldr	pc, [ip, #920]!	; 0x398

00010c58 <strcmp@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #73728	; 0x12000
   10c60:	ldr	pc, [ip, #912]!	; 0x390

00010c64 <snd_ctl_elem_value_set_iec958@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #73728	; 0x12000
   10c6c:	ldr	pc, [ip, #904]!	; 0x388

Disassembly of section .text:

00010c70 <.text>:
   10c70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c74:	add	fp, sp, #32
   10c78:	ldr	r9, [pc, #2392]	; 115d8 <snd_ctl_elem_value_set_iec958@plt+0x974>
   10c7c:	sub	r3, fp, #1296	; 0x510
   10c80:	sub	r3, r3, #4
   10c84:	sub	sp, sp, #1296	; 0x510
   10c88:	mov	r5, r1
   10c8c:	add	r1, r3, #24
   10c90:	sub	r3, fp, #1312	; 0x520
   10c94:	sub	sp, sp, #12
   10c98:	mov	r4, r0
   10c9c:	sub	r3, r3, #4
   10ca0:	ldr	r0, [r9]
   10ca4:	mvn	r2, #0
   10ca8:	str	r0, [fp, #-40]	; 0xffffffd8
   10cac:	str	r2, [r3, #4]!
   10cb0:	cmp	r3, r1
   10cb4:	bne	10cac <snd_ctl_elem_value_set_iec958@plt+0x48>
   10cb8:	ldr	sl, [pc, #2332]	; 115dc <snd_ctl_elem_value_set_iec958@plt+0x978>
   10cbc:	ldr	r6, [pc, #2332]	; 115e0 <snd_ctl_elem_value_set_iec958@plt+0x97c>
   10cc0:	ldr	r8, [pc, #2332]	; 115e4 <snd_ctl_elem_value_set_iec958@plt+0x980>
   10cc4:	mov	r7, #0
   10cc8:	mvn	r3, #0
   10ccc:	str	r7, [fp, #-1324]	; 0xfffffad4
   10cd0:	str	r3, [fp, #-1320]	; 0xfffffad8
   10cd4:	mov	r2, r6
   10cd8:	mov	r1, r5
   10cdc:	mov	r0, r4
   10ce0:	bl	10b80 <getopt@plt>
   10ce4:	cmn	r0, #1
   10ce8:	beq	10e14 <snd_ctl_elem_value_set_iec958@plt+0x1b0>
   10cec:	cmp	r0, #105	; 0x69
   10cf0:	beq	10e08 <snd_ctl_elem_value_set_iec958@plt+0x1a4>
   10cf4:	bgt	10d44 <snd_ctl_elem_value_set_iec958@plt+0xe0>
   10cf8:	cmp	r0, #68	; 0x44
   10cfc:	beq	10de8 <snd_ctl_elem_value_set_iec958@plt+0x184>
   10d00:	cmp	r0, #99	; 0x63
   10d04:	bne	10d58 <snd_ctl_elem_value_set_iec958@plt+0xf4>
   10d08:	mov	r2, #10
   10d0c:	mov	r1, #0
   10d10:	ldr	r0, [r8]
   10d14:	bl	10bb0 <strtol@plt>
   10d18:	cmp	r0, #31
   10d1c:	bhi	10f54 <snd_ctl_elem_value_set_iec958@plt+0x2f0>
   10d20:	str	r0, [sp]
   10d24:	sub	r0, fp, #1088	; 0x440
   10d28:	sub	r0, r0, #8
   10d2c:	ldr	r3, [pc, #2228]	; 115e8 <snd_ctl_elem_value_set_iec958@plt+0x984>
   10d30:	mov	r2, #32
   10d34:	mov	r1, #1
   10d38:	mov	sl, r0
   10d3c:	bl	10c28 <__sprintf_chk@plt>
   10d40:	b	10cd4 <snd_ctl_elem_value_set_iec958@plt+0x70>
   10d44:	cmp	r0, #110	; 0x6e
   10d48:	beq	10df0 <snd_ctl_elem_value_set_iec958@plt+0x18c>
   10d4c:	cmp	r0, #120	; 0x78
   10d50:	moveq	r7, #1
   10d54:	beq	10cd4 <snd_ctl_elem_value_set_iec958@plt+0x70>
   10d58:	ldr	r0, [pc, #2188]	; 115ec <snd_ctl_elem_value_set_iec958@plt+0x988>
   10d5c:	bl	10bf8 <puts@plt>
   10d60:	ldr	r0, [pc, #2184]	; 115f0 <snd_ctl_elem_value_set_iec958@plt+0x98c>
   10d64:	bl	10bf8 <puts@plt>
   10d68:	ldr	r0, [pc, #2180]	; 115f4 <snd_ctl_elem_value_set_iec958@plt+0x990>
   10d6c:	bl	10bf8 <puts@plt>
   10d70:	ldr	r0, [pc, #2176]	; 115f8 <snd_ctl_elem_value_set_iec958@plt+0x994>
   10d74:	bl	10bf8 <puts@plt>
   10d78:	ldr	r0, [pc, #2172]	; 115fc <snd_ctl_elem_value_set_iec958@plt+0x998>
   10d7c:	bl	10bf8 <puts@plt>
   10d80:	ldr	r0, [pc, #2168]	; 11600 <snd_ctl_elem_value_set_iec958@plt+0x99c>
   10d84:	bl	10bf8 <puts@plt>
   10d88:	ldr	r4, [pc, #2164]	; 11604 <snd_ctl_elem_value_set_iec958@plt+0x9a0>
   10d8c:	ldr	r0, [pc, #2164]	; 11608 <snd_ctl_elem_value_set_iec958@plt+0x9a4>
   10d90:	bl	10bf8 <puts@plt>
   10d94:	ldr	r0, [pc, #2160]	; 1160c <snd_ctl_elem_value_set_iec958@plt+0x9a8>
   10d98:	bl	10bf8 <puts@plt>
   10d9c:	ldr	r6, [pc, #2156]	; 11610 <snd_ctl_elem_value_set_iec958@plt+0x9ac>
   10da0:	ldr	r2, [pc, #2156]	; 11614 <snd_ctl_elem_value_set_iec958@plt+0x9b0>
   10da4:	add	r5, r4, #160	; 0xa0
   10da8:	b	10db0 <snd_ctl_elem_value_set_iec958@plt+0x14c>
   10dac:	ldr	r2, [r4, #-16]
   10db0:	add	r4, r4, #16
   10db4:	mov	r1, r6
   10db8:	mov	r0, #1
   10dbc:	bl	10b20 <__printf_chk@plt>
   10dc0:	cmp	r4, r5
   10dc4:	bne	10dac <snd_ctl_elem_value_set_iec958@plt+0x148>
   10dc8:	mov	r6, #1
   10dcc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   10dd0:	ldr	r3, [r9]
   10dd4:	mov	r0, r6
   10dd8:	cmp	r2, r3
   10ddc:	bne	115cc <snd_ctl_elem_value_set_iec958@plt+0x968>
   10de0:	sub	sp, fp, #32
   10de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10de8:	ldr	sl, [r8]
   10dec:	b	10cd4 <snd_ctl_elem_value_set_iec958@plt+0x70>
   10df0:	mov	r2, #10
   10df4:	mov	r1, #0
   10df8:	ldr	r0, [r8]
   10dfc:	bl	10bb0 <strtol@plt>
   10e00:	str	r0, [fp, #-1320]	; 0xfffffad8
   10e04:	b	10cd4 <snd_ctl_elem_value_set_iec958@plt+0x70>
   10e08:	mov	r3, #1
   10e0c:	str	r3, [fp, #-1324]	; 0xfffffad4
   10e10:	b	10cd4 <snd_ctl_elem_value_set_iec958@plt+0x70>
   10e14:	sub	r0, fp, #1312	; 0x520
   10e18:	mov	r1, sl
   10e1c:	mov	r2, #0
   10e20:	sub	r0, r0, #4
   10e24:	bl	10b38 <snd_ctl_open@plt>
   10e28:	subs	r1, r0, #0
   10e2c:	blt	10f44 <snd_ctl_elem_value_set_iec958@plt+0x2e0>
   10e30:	bl	10b50 <snd_ctl_elem_list_sizeof@plt>
   10e34:	add	r3, r0, #7
   10e38:	bic	r3, r3, #7
   10e3c:	sub	sp, sp, r3
   10e40:	bl	10b50 <snd_ctl_elem_list_sizeof@plt>
   10e44:	add	r8, sp, #8
   10e48:	mov	r1, #0
   10e4c:	mov	r2, r0
   10e50:	mov	r0, r8
   10e54:	bl	10b44 <memset@plt>
   10e58:	mov	r1, r8
   10e5c:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   10e60:	bl	10b68 <snd_ctl_elem_list@plt>
   10e64:	subs	r1, r0, #0
   10e68:	blt	10f34 <snd_ctl_elem_value_set_iec958@plt+0x2d0>
   10e6c:	mov	r0, r8
   10e70:	bl	10bec <snd_ctl_elem_list_get_count@plt>
   10e74:	mov	r1, r0
   10e78:	mov	r0, r8
   10e7c:	bl	10b98 <snd_ctl_elem_list_alloc_space@plt>
   10e80:	subs	r1, r0, #0
   10e84:	blt	11294 <snd_ctl_elem_value_set_iec958@plt+0x630>
   10e88:	mov	r1, r8
   10e8c:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   10e90:	bl	10b68 <snd_ctl_elem_list@plt>
   10e94:	subs	r1, r0, #0
   10e98:	blt	10f34 <snd_ctl_elem_value_set_iec958@plt+0x2d0>
   10e9c:	mov	r0, r8
   10ea0:	bl	10b2c <snd_ctl_elem_list_get_used@plt>
   10ea4:	subs	r3, r0, #0
   10ea8:	beq	10f10 <snd_ctl_elem_value_set_iec958@plt+0x2ac>
   10eac:	mov	sl, #0
   10eb0:	str	r4, [fp, #-1332]	; 0xfffffacc
   10eb4:	ldr	r6, [fp, #-1320]	; 0xfffffad8
   10eb8:	mov	r4, r3
   10ebc:	mov	r3, r5
   10ec0:	mov	r5, sl
   10ec4:	mov	sl, r3
   10ec8:	str	r7, [fp, #-1328]	; 0xfffffad0
   10ecc:	mov	r1, r5
   10ed0:	mov	r0, r8
   10ed4:	bl	10bbc <snd_ctl_elem_list_get_name@plt>
   10ed8:	ldr	r1, [pc, #1848]	; 11618 <snd_ctl_elem_value_set_iec958@plt+0x9b4>
   10edc:	bl	10c58 <strcmp@plt>
   10ee0:	subs	r7, r0, #0
   10ee4:	bne	10f04 <snd_ctl_elem_value_set_iec958@plt+0x2a0>
   10ee8:	cmp	r6, #0
   10eec:	blt	10f74 <snd_ctl_elem_value_set_iec958@plt+0x310>
   10ef0:	mov	r1, r5
   10ef4:	mov	r0, r8
   10ef8:	bl	10c10 <snd_ctl_elem_list_get_index@plt>
   10efc:	cmp	r0, r6
   10f00:	beq	10f74 <snd_ctl_elem_value_set_iec958@plt+0x310>
   10f04:	add	r5, r5, #1
   10f08:	cmp	r4, r5
   10f0c:	bne	10ecc <snd_ctl_elem_value_set_iec958@plt+0x268>
   10f10:	ldr	r2, [pc, #1796]	; 1161c <snd_ctl_elem_value_set_iec958@plt+0x9b8>
   10f14:	ldr	r3, [fp, #-1320]	; 0xfffffad8
   10f18:	mov	r1, #1
   10f1c:	str	r3, [sp]
   10f20:	ldr	r3, [pc, #1776]	; 11618 <snd_ctl_elem_value_set_iec958@plt+0x9b4>
   10f24:	ldr	r0, [r2]
   10f28:	ldr	r2, [pc, #1776]	; 11620 <snd_ctl_elem_value_set_iec958@plt+0x9bc>
   10f2c:	bl	10be0 <__fprintf_chk@plt>
   10f30:	b	10dc8 <snd_ctl_elem_value_set_iec958@plt+0x164>
   10f34:	ldr	r0, [pc, #1768]	; 11624 <snd_ctl_elem_value_set_iec958@plt+0x9c0>
   10f38:	bl	11920 <snd_ctl_elem_value_set_iec958@plt+0xcbc>
   10f3c:	mov	r6, #1
   10f40:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   10f44:	ldr	r0, [pc, #1756]	; 11628 <snd_ctl_elem_value_set_iec958@plt+0x9c4>
   10f48:	bl	11920 <snd_ctl_elem_value_set_iec958@plt+0xcbc>
   10f4c:	mov	r6, #1
   10f50:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   10f54:	ldr	r1, [pc, #1728]	; 1161c <snd_ctl_elem_value_set_iec958@plt+0x9b8>
   10f58:	mov	r3, r0
   10f5c:	ldr	r2, [pc, #1736]	; 1162c <snd_ctl_elem_value_set_iec958@plt+0x9c8>
   10f60:	ldr	r0, [r1]
   10f64:	mov	r1, #1
   10f68:	bl	10be0 <__fprintf_chk@plt>
   10f6c:	mov	r6, #1
   10f70:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   10f74:	mov	r3, sl
   10f78:	mov	r6, r7
   10f7c:	mov	sl, r5
   10f80:	ldr	r7, [fp, #-1328]	; 0xfffffad0
   10f84:	mov	r5, r3
   10f88:	ldr	r4, [fp, #-1332]	; 0xfffffacc
   10f8c:	bl	10ae4 <snd_ctl_elem_id_sizeof@plt>
   10f90:	add	r2, r0, #7
   10f94:	bic	r2, r2, #7
   10f98:	sub	sp, sp, r2
   10f9c:	add	r3, sp, #8
   10fa0:	str	r3, [fp, #-1320]	; 0xfffffad8
   10fa4:	bl	10ae4 <snd_ctl_elem_id_sizeof@plt>
   10fa8:	mov	r1, #0
   10fac:	mov	r2, r0
   10fb0:	ldr	r0, [fp, #-1320]	; 0xfffffad8
   10fb4:	bl	10b44 <memset@plt>
   10fb8:	ldr	r2, [fp, #-1320]	; 0xfffffad8
   10fbc:	mov	r1, sl
   10fc0:	mov	r0, r8
   10fc4:	bl	10c04 <snd_ctl_elem_list_get_id@plt>
   10fc8:	bl	10ba4 <snd_ctl_elem_value_sizeof@plt>
   10fcc:	add	r3, r0, #7
   10fd0:	bic	r3, r3, #7
   10fd4:	sub	sp, sp, r3
   10fd8:	add	r3, sp, #8
   10fdc:	mov	r8, r3
   10fe0:	str	r3, [fp, #-1328]	; 0xfffffad0
   10fe4:	bl	10ba4 <snd_ctl_elem_value_sizeof@plt>
   10fe8:	mov	r1, #0
   10fec:	mov	r2, r0
   10ff0:	mov	r0, r8
   10ff4:	bl	10b44 <memset@plt>
   10ff8:	ldr	r1, [fp, #-1320]	; 0xfffffad8
   10ffc:	mov	r0, r8
   11000:	bl	10ad8 <snd_ctl_elem_value_set_id@plt>
   11004:	mov	r1, r8
   11008:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   1100c:	bl	10c1c <snd_ctl_elem_read@plt>
   11010:	subs	r1, r0, #0
   11014:	blt	113e0 <snd_ctl_elem_value_set_iec958@plt+0x77c>
   11018:	sub	r1, fp, #1264	; 0x4f0
   1101c:	sub	r1, r1, #8
   11020:	ldr	r0, [fp, #-1328]	; 0xfffffad0
   11024:	bl	10c4c <snd_ctl_elem_value_get_iec958@plt>
   11028:	ldr	r3, [fp, #-1324]	; 0xfffffad4
   1102c:	cmp	r3, #0
   11030:	bne	1132c <snd_ctl_elem_value_set_iec958@plt+0x6c8>
   11034:	ldr	r3, [pc, #1524]	; 11630 <snd_ctl_elem_value_set_iec958@plt+0x9cc>
   11038:	sub	r2, fp, #1312	; 0x520
   1103c:	str	r6, [fp, #-1320]	; 0xfffffad8
   11040:	ldr	r8, [r3]
   11044:	sub	r4, r4, #1
   11048:	mov	r6, r8
   1104c:	add	sl, r5, #4
   11050:	mov	r8, r2
   11054:	b	1106c <snd_ctl_elem_value_set_iec958@plt+0x408>
   11058:	ldr	r2, [sl, r6, lsl #2]
   1105c:	ldr	r1, [r5, r6, lsl #2]
   11060:	mov	r0, r8
   11064:	bl	11868 <snd_ctl_elem_value_set_iec958@plt+0xc04>
   11068:	add	r6, r6, #2
   1106c:	cmp	r4, r6
   11070:	bgt	11058 <snd_ctl_elem_value_set_iec958@plt+0x3f4>
   11074:	ldr	r3, [fp, #-1312]	; 0xfffffae0
   11078:	ldr	r6, [fp, #-1320]	; 0xfffffad8
   1107c:	cmp	r3, #0
   11080:	movlt	r1, #0
   11084:	blt	1109c <snd_ctl_elem_value_set_iec958@plt+0x438>
   11088:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   1108c:	mov	r1, #1
   11090:	orrne	r3, r3, #1
   11094:	biceq	r3, r3, #1
   11098:	strb	r3, [fp, #-1272]	; 0xfffffb08
   1109c:	ldr	r3, [fp, #-1308]	; 0xfffffae4
   110a0:	cmp	r3, #0
   110a4:	blt	110c4 <snd_ctl_elem_value_set_iec958@plt+0x460>
   110a8:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   110ac:	movne	r1, #1
   110b0:	moveq	r1, #1
   110b4:	orrne	r3, r3, #2
   110b8:	biceq	r3, r3, #2
   110bc:	strbne	r3, [fp, #-1272]	; 0xfffffb08
   110c0:	strbeq	r3, [fp, #-1272]	; 0xfffffb08
   110c4:	ldr	r0, [fp, #-1304]	; 0xfffffae8
   110c8:	cmp	r0, #0
   110cc:	blt	11108 <snd_ctl_elem_value_set_iec958@plt+0x4a4>
   110d0:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   110d4:	tst	r3, #1
   110d8:	beq	113f0 <snd_ctl_elem_value_set_iec958@plt+0x78c>
   110dc:	ldr	r2, [pc, #1360]	; 11634 <snd_ctl_elem_value_set_iec958@plt+0x9d0>
   110e0:	and	r3, r3, #63	; 0x3f
   110e4:	cmp	r0, r2
   110e8:	beq	11544 <snd_ctl_elem_value_set_iec958@plt+0x8e0>
   110ec:	ldr	r2, [pc, #1348]	; 11638 <snd_ctl_elem_value_set_iec958@plt+0x9d4>
   110f0:	cmp	r0, r2
   110f4:	beq	11588 <snd_ctl_elem_value_set_iec958@plt+0x924>
   110f8:	cmp	r0, #32000	; 0x7d00
   110fc:	beq	11574 <snd_ctl_elem_value_set_iec958@plt+0x910>
   11100:	strb	r3, [fp, #-1272]	; 0xfffffb08
   11104:	mov	r1, #1
   11108:	ldr	r2, [fp, #-1280]	; 0xfffffb00
   1110c:	cmp	r2, #0
   11110:	blt	11124 <snd_ctl_elem_value_set_iec958@plt+0x4c0>
   11114:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   11118:	tst	r3, #1
   1111c:	beq	1144c <snd_ctl_elem_value_set_iec958@plt+0x7e8>
   11120:	mov	r1, #1
   11124:	ldr	ip, [fp, #-1276]	; 0xfffffb04
   11128:	ldr	r0, [fp, #-1288]	; 0xfffffaf8
   1112c:	cmp	ip, #0
   11130:	blt	112a4 <snd_ctl_elem_value_set_iec958@plt+0x640>
   11134:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   11138:	tst	r3, #1
   1113c:	mov	r2, r3
   11140:	bne	114d8 <snd_ctl_elem_value_set_iec958@plt+0x874>
   11144:	ldrb	r2, [fp, #-1271]	; 0xfffffb09
   11148:	cmp	ip, #0
   1114c:	andeq	r2, r2, #127	; 0x7f
   11150:	mvnne	r2, r2, lsl #25
   11154:	mvnne	r2, r2, lsr #25
   11158:	cmp	r0, #0
   1115c:	strb	r2, [fp, #-1271]	; 0xfffffb09
   11160:	movge	r2, r3
   11164:	blt	11178 <snd_ctl_elem_value_set_iec958@plt+0x514>
   11168:	cmp	r0, #0
   1116c:	beq	11524 <snd_ctl_elem_value_set_iec958@plt+0x8c0>
   11170:	orr	r2, r2, #8
   11174:	strb	r2, [fp, #-1272]	; 0xfffffb08
   11178:	mov	r1, #1
   1117c:	ldr	r2, [fp, #-1300]	; 0xfffffaec
   11180:	cmp	r2, #0
   11184:	blt	111ac <snd_ctl_elem_value_set_iec958@plt+0x548>
   11188:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   1118c:	tst	r3, #1
   11190:	moveq	r1, #1
   11194:	beq	111ac <snd_ctl_elem_value_set_iec958@plt+0x548>
   11198:	cmp	r2, #0
   1119c:	mov	r1, #1
   111a0:	orrne	r3, r3, #32
   111a4:	biceq	r3, r3, #32
   111a8:	strb	r3, [fp, #-1272]	; 0xfffffb08
   111ac:	ldr	r0, [fp, #-1296]	; 0xfffffaf0
   111b0:	ldr	r2, [fp, #-1292]	; 0xfffffaf4
   111b4:	cmp	r0, #0
   111b8:	blt	112e4 <snd_ctl_elem_value_set_iec958@plt+0x680>
   111bc:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   111c0:	tst	r3, #1
   111c4:	beq	114e4 <snd_ctl_elem_value_set_iec958@plt+0x880>
   111c8:	ldrb	r1, [fp, #-1270]	; 0xfffffb0a
   111cc:	and	r0, r0, #7
   111d0:	cmp	r2, #0
   111d4:	bic	r1, r1, #7
   111d8:	orr	r0, r1, r0
   111dc:	strb	r0, [fp, #-1270]	; 0xfffffb0a
   111e0:	blt	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   111e4:	ldrb	r0, [fp, #-1270]	; 0xfffffb0a
   111e8:	lsl	r1, r2, #3
   111ec:	ldr	r2, [fp, #-1284]	; 0xfffffafc
   111f0:	and	r1, r1, #56	; 0x38
   111f4:	bic	r0, r0, #56	; 0x38
   111f8:	orr	r1, r0, r1
   111fc:	cmp	r2, #0
   11200:	strb	r1, [fp, #-1270]	; 0xfffffb0a
   11204:	blt	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   11208:	tst	r3, #1
   1120c:	beq	11304 <snd_ctl_elem_value_set_iec958@plt+0x6a0>
   11210:	ldr	r4, [fp, #-1328]	; 0xfffffad0
   11214:	sub	r1, fp, #1264	; 0x4f0
   11218:	sub	r1, r1, #8
   1121c:	mov	r0, r4
   11220:	bl	10c64 <snd_ctl_elem_value_set_iec958@plt>
   11224:	mov	r1, r4
   11228:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   1122c:	bl	10c40 <snd_ctl_elem_write@plt>
   11230:	subs	r1, r0, #0
   11234:	blt	11514 <snd_ctl_elem_value_set_iec958@plt+0x8b0>
   11238:	ldr	r1, [fp, #-1328]	; 0xfffffad0
   1123c:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   11240:	bl	10c1c <snd_ctl_elem_read@plt>
   11244:	subs	r1, r0, #0
   11248:	blt	11514 <snd_ctl_elem_value_set_iec958@plt+0x8b0>
   1124c:	sub	r1, fp, #1264	; 0x4f0
   11250:	ldr	r0, [fp, #-1328]	; 0xfffffad0
   11254:	sub	r1, r1, #8
   11258:	bl	10c4c <snd_ctl_elem_value_get_iec958@plt>
   1125c:	cmp	r7, #0
   11260:	beq	1131c <snd_ctl_elem_value_set_iec958@plt+0x6b8>
   11264:	ldrb	r1, [fp, #-1269]	; 0xfffffb0b
   11268:	ldrb	r2, [fp, #-1270]	; 0xfffffb0a
   1126c:	ldrb	r3, [fp, #-1271]	; 0xfffffb09
   11270:	str	r1, [sp, #4]
   11274:	str	r2, [sp]
   11278:	ldr	r1, [pc, #956]	; 1163c <snd_ctl_elem_value_set_iec958@plt+0x9d8>
   1127c:	ldrb	r2, [fp, #-1272]	; 0xfffffb08
   11280:	mov	r0, #1
   11284:	bl	10b20 <__printf_chk@plt>
   11288:	ldr	r0, [fp, #-1316]	; 0xfffffadc
   1128c:	bl	10b5c <snd_ctl_close@plt>
   11290:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   11294:	ldr	r0, [pc, #932]	; 11640 <snd_ctl_elem_value_set_iec958@plt+0x9dc>
   11298:	bl	11920 <snd_ctl_elem_value_set_iec958@plt+0xcbc>
   1129c:	mov	r6, #1
   112a0:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   112a4:	cmp	r0, #0
   112a8:	blt	1117c <snd_ctl_elem_value_set_iec958@plt+0x518>
   112ac:	ldrb	r2, [fp, #-1272]	; 0xfffffb08
   112b0:	tst	r2, #1
   112b4:	beq	11168 <snd_ctl_elem_value_set_iec958@plt+0x504>
   112b8:	cmp	r0, #1
   112bc:	and	r2, r2, #227	; 0xe3
   112c0:	beq	11564 <snd_ctl_elem_value_set_iec958@plt+0x900>
   112c4:	cmp	r0, #2
   112c8:	beq	11554 <snd_ctl_elem_value_set_iec958@plt+0x8f0>
   112cc:	cmp	r0, #0
   112d0:	bne	11174 <snd_ctl_elem_value_set_iec958@plt+0x510>
   112d4:	orr	r2, r2, #4
   112d8:	strb	r2, [fp, #-1272]	; 0xfffffb08
   112dc:	mov	r1, #1
   112e0:	b	1117c <snd_ctl_elem_value_set_iec958@plt+0x518>
   112e4:	cmp	r2, #0
   112e8:	blt	114fc <snd_ctl_elem_value_set_iec958@plt+0x898>
   112ec:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   112f0:	tst	r3, #1
   112f4:	bne	111e4 <snd_ctl_elem_value_set_iec958@plt+0x580>
   112f8:	ldr	r2, [fp, #-1284]	; 0xfffffafc
   112fc:	cmp	r2, #0
   11300:	blt	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   11304:	ldrb	r3, [fp, #-1271]	; 0xfffffb09
   11308:	and	r2, r2, #127	; 0x7f
   1130c:	bic	r3, r3, #127	; 0x7f
   11310:	orr	r2, r3, r2
   11314:	strb	r2, [fp, #-1271]	; 0xfffffb09
   11318:	b	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   1131c:	sub	r0, fp, #1264	; 0x4f0
   11320:	sub	r0, r0, #8
   11324:	bl	11964 <snd_ctl_elem_value_set_iec958@plt+0xd00>
   11328:	b	11288 <snd_ctl_elem_value_set_iec958@plt+0x624>
   1132c:	ldr	r3, [pc, #784]	; 11644 <snd_ctl_elem_value_set_iec958@plt+0x9e0>
   11330:	ldr	r8, [r3]
   11334:	sub	r3, fp, #1312	; 0x520
   11338:	str	r3, [fp, #-1324]	; 0xfffffad4
   1133c:	sub	r0, fp, #1056	; 0x420
   11340:	mov	r2, r8
   11344:	mov	r1, #1024	; 0x400
   11348:	sub	r0, r0, #8
   1134c:	bl	10b14 <fgets@plt>
   11350:	cmp	r0, #0
   11354:	beq	11034 <snd_ctl_elem_value_set_iec958@plt+0x3d0>
   11358:	sub	r0, fp, #1056	; 0x420
   1135c:	sub	r0, r0, #8
   11360:	bl	1175c <snd_ctl_elem_value_set_iec958@plt+0xaf8>
   11364:	ldrb	sl, [r0]
   11368:	cmp	sl, #0
   1136c:	cmpne	sl, #35	; 0x23
   11370:	beq	1133c <snd_ctl_elem_value_set_iec958@plt+0x6d8>
   11374:	str	r0, [fp, #-1320]	; 0xfffffad8
   11378:	bl	10bc8 <__ctype_b_loc@plt>
   1137c:	ldr	r1, [fp, #-1320]	; 0xfffffad8
   11380:	mov	r3, r1
   11384:	ldr	ip, [r0]
   11388:	b	1139c <snd_ctl_elem_value_set_iec958@plt+0x738>
   1138c:	ldrb	sl, [r3, #1]
   11390:	mov	r3, r0
   11394:	cmp	sl, #0
   11398:	beq	1133c <snd_ctl_elem_value_set_iec958@plt+0x6d8>
   1139c:	lsl	sl, sl, #1
   113a0:	add	r0, r3, #1
   113a4:	ldrh	r2, [ip, sl]
   113a8:	tst	r2, #8192	; 0x2000
   113ac:	beq	1138c <snd_ctl_elem_value_set_iec958@plt+0x728>
   113b0:	mov	r2, #0
   113b4:	strb	r2, [r3]
   113b8:	str	r1, [fp, #-1320]	; 0xfffffad8
   113bc:	bl	1175c <snd_ctl_elem_value_set_iec958@plt+0xaf8>
   113c0:	ldrb	r3, [r0]
   113c4:	mov	r2, r0
   113c8:	cmp	r3, #0
   113cc:	beq	1133c <snd_ctl_elem_value_set_iec958@plt+0x6d8>
   113d0:	ldr	r1, [fp, #-1320]	; 0xfffffad8
   113d4:	ldr	r0, [fp, #-1324]	; 0xfffffad4
   113d8:	bl	11868 <snd_ctl_elem_value_set_iec958@plt+0xc04>
   113dc:	b	1133c <snd_ctl_elem_value_set_iec958@plt+0x6d8>
   113e0:	ldr	r0, [pc, #608]	; 11648 <snd_ctl_elem_value_set_iec958@plt+0x9e4>
   113e4:	bl	11920 <snd_ctl_elem_value_set_iec958@plt+0xcbc>
   113e8:	mov	r6, #1
   113ec:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   113f0:	ldrb	r2, [fp, #-1269]	; 0xfffffb0b
   113f4:	ldr	r1, [pc, #572]	; 11638 <snd_ctl_elem_value_set_iec958@plt+0x9d4>
   113f8:	cmp	r0, r1
   113fc:	and	r2, r2, #240	; 0xf0
   11400:	beq	115a8 <snd_ctl_elem_value_set_iec958@plt+0x944>
   11404:	ble	11460 <snd_ctl_elem_value_set_iec958@plt+0x7fc>
   11408:	ldr	r1, [pc, #572]	; 1164c <snd_ctl_elem_value_set_iec958@plt+0x9e8>
   1140c:	cmp	r0, r1
   11410:	beq	1159c <snd_ctl_elem_value_set_iec958@plt+0x938>
   11414:	bgt	114ac <snd_ctl_elem_value_set_iec958@plt+0x848>
   11418:	ldr	r1, [pc, #560]	; 11650 <snd_ctl_elem_value_set_iec958@plt+0x9ec>
   1141c:	cmp	r0, r1
   11420:	orreq	r2, r2, #8
   11424:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   11428:	beq	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   1142c:	ldr	r1, [pc, #544]	; 11654 <snd_ctl_elem_value_set_iec958@plt+0x9f0>
   11430:	cmp	r0, r1
   11434:	orreq	r2, r2, #10
   11438:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   1143c:	bne	11488 <snd_ctl_elem_value_set_iec958@plt+0x824>
   11440:	ldr	r2, [fp, #-1280]	; 0xfffffb00
   11444:	cmp	r2, #0
   11448:	blt	11120 <snd_ctl_elem_value_set_iec958@plt+0x4bc>
   1144c:	cmp	r2, #0
   11450:	beq	11534 <snd_ctl_elem_value_set_iec958@plt+0x8d0>
   11454:	orr	r3, r3, #4
   11458:	strb	r3, [fp, #-1272]	; 0xfffffb08
   1145c:	b	11120 <snd_ctl_elem_value_set_iec958@plt+0x4bc>
   11460:	ldr	r1, [pc, #496]	; 11658 <snd_ctl_elem_value_set_iec958@plt+0x9f4>
   11464:	cmp	r0, r1
   11468:	beq	115c0 <snd_ctl_elem_value_set_iec958@plt+0x95c>
   1146c:	ble	11494 <snd_ctl_elem_value_set_iec958@plt+0x830>
   11470:	cmp	r0, #32000	; 0x7d00
   11474:	beq	115b4 <snd_ctl_elem_value_set_iec958@plt+0x950>
   11478:	ldr	r1, [pc, #436]	; 11634 <snd_ctl_elem_value_set_iec958@plt+0x9d0>
   1147c:	cmp	r0, r1
   11480:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   11484:	beq	11104 <snd_ctl_elem_value_set_iec958@plt+0x4a0>
   11488:	orr	r2, r2, #1
   1148c:	strb	r2, [fp, #-1269]	; 0xfffffb0b
   11490:	b	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   11494:	ldr	r1, [pc, #448]	; 1165c <snd_ctl_elem_value_set_iec958@plt+0x9f8>
   11498:	cmp	r0, r1
   1149c:	orreq	r2, r2, #4
   114a0:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   114a4:	beq	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   114a8:	b	11488 <snd_ctl_elem_value_set_iec958@plt+0x824>
   114ac:	ldr	r1, [pc, #428]	; 11660 <snd_ctl_elem_value_set_iec958@plt+0x9fc>
   114b0:	cmp	r0, r1
   114b4:	orreq	r2, r2, #14
   114b8:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   114bc:	beq	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   114c0:	ldr	r1, [pc, #412]	; 11664 <snd_ctl_elem_value_set_iec958@plt+0xa00>
   114c4:	cmp	r0, r1
   114c8:	orreq	r2, r2, #9
   114cc:	strbeq	r2, [fp, #-1269]	; 0xfffffb0b
   114d0:	beq	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   114d4:	b	11488 <snd_ctl_elem_value_set_iec958@plt+0x824>
   114d8:	cmp	r0, #0
   114dc:	bge	112b8 <snd_ctl_elem_value_set_iec958@plt+0x654>
   114e0:	b	11178 <snd_ctl_elem_value_set_iec958@plt+0x514>
   114e4:	cmp	r2, #0
   114e8:	bge	112f8 <snd_ctl_elem_value_set_iec958@plt+0x694>
   114ec:	ldr	r2, [fp, #-1284]	; 0xfffffafc
   114f0:	cmp	r2, #0
   114f4:	bge	11208 <snd_ctl_elem_value_set_iec958@plt+0x5a4>
   114f8:	b	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   114fc:	ldr	r2, [fp, #-1284]	; 0xfffffafc
   11500:	cmp	r2, #0
   11504:	bge	115d0 <snd_ctl_elem_value_set_iec958@plt+0x96c>
   11508:	cmp	r1, #0
   1150c:	beq	1125c <snd_ctl_elem_value_set_iec958@plt+0x5f8>
   11510:	b	11210 <snd_ctl_elem_value_set_iec958@plt+0x5ac>
   11514:	ldr	r0, [pc, #332]	; 11668 <snd_ctl_elem_value_set_iec958@plt+0xa04>
   11518:	bl	11920 <snd_ctl_elem_value_set_iec958@plt+0xcbc>
   1151c:	mov	r6, #1
   11520:	b	10dcc <snd_ctl_elem_value_set_iec958@plt+0x168>
   11524:	bic	r2, r2, #8
   11528:	mov	r1, #1
   1152c:	strb	r2, [fp, #-1272]	; 0xfffffb08
   11530:	b	1117c <snd_ctl_elem_value_set_iec958@plt+0x518>
   11534:	bic	r3, r3, #4
   11538:	mov	r1, #1
   1153c:	strb	r3, [fp, #-1272]	; 0xfffffb08
   11540:	b	11124 <snd_ctl_elem_value_set_iec958@plt+0x4c0>
   11544:	orr	r3, r3, #64	; 0x40
   11548:	strb	r3, [fp, #-1272]	; 0xfffffb08
   1154c:	mov	r1, #1
   11550:	b	11108 <snd_ctl_elem_value_set_iec958@plt+0x4a4>
   11554:	orr	r2, r2, #28
   11558:	strb	r2, [fp, #-1272]	; 0xfffffb08
   1155c:	mov	r1, #1
   11560:	b	1117c <snd_ctl_elem_value_set_iec958@plt+0x518>
   11564:	orr	r2, r2, #12
   11568:	strb	r2, [fp, #-1272]	; 0xfffffb08
   1156c:	mov	r1, r0
   11570:	b	1117c <snd_ctl_elem_value_set_iec958@plt+0x518>
   11574:	mvn	r3, r3, lsl #26
   11578:	mov	r1, #1
   1157c:	mvn	r3, r3, lsr #26
   11580:	strb	r3, [fp, #-1272]	; 0xfffffb08
   11584:	b	11108 <snd_ctl_elem_value_set_iec958@plt+0x4a4>
   11588:	mvn	r3, r3, lsl #25
   1158c:	mov	r1, #1
   11590:	mvn	r3, r3, lsr #25
   11594:	strb	r3, [fp, #-1272]	; 0xfffffb08
   11598:	b	11108 <snd_ctl_elem_value_set_iec958@plt+0x4a4>
   1159c:	orr	r2, r2, #12
   115a0:	strb	r2, [fp, #-1269]	; 0xfffffb0b
   115a4:	b	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   115a8:	orr	r2, r2, #2
   115ac:	strb	r2, [fp, #-1269]	; 0xfffffb0b
   115b0:	b	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   115b4:	orr	r2, r2, #3
   115b8:	strb	r2, [fp, #-1269]	; 0xfffffb0b
   115bc:	b	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   115c0:	orr	r2, r2, #6
   115c4:	strb	r2, [fp, #-1269]	; 0xfffffb0b
   115c8:	b	11440 <snd_ctl_elem_value_set_iec958@plt+0x7dc>
   115cc:	bl	10bd4 <__stack_chk_fail@plt>
   115d0:	ldrb	r3, [fp, #-1272]	; 0xfffffb08
   115d4:	b	11208 <snd_ctl_elem_value_set_iec958@plt+0x5a4>
   115d8:	andeq	r2, r2, r0, asr #28
   115dc:	andeq	r2, r1, r0, lsl #1
   115e0:	andeq	r2, r1, r8, lsr #4
   115e4:	andeq	r3, r2, r0, lsr #32
   115e8:	andeq	r2, r1, r0, lsr #1
   115ec:	andeq	r2, r1, r8, lsr #1
   115f0:	ldrdeq	r2, [r1], -r0
   115f4:	ldrdeq	r2, [r1], -ip
   115f8:	andeq	r2, r1, r0, lsl r1
   115fc:	andeq	r2, r1, r8, asr r1
   11600:	muleq	r1, ip, r1
   11604:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   11608:	andeq	r2, r1, r8, ror #3
   1160c:	andeq	r2, r1, r4, lsl r2
   11610:	andeq	r2, r1, r0, lsr #4
   11614:	andeq	r2, r1, ip, lsr r0
   11618:	andeq	r2, r1, r8, ror r2
   1161c:	andeq	r3, r2, r8, lsl r0
   11620:	andeq	r2, r1, ip, ror #5
   11624:	andeq	r2, r1, r4, asr #4
   11628:	andeq	r2, r1, r4, lsr r2
   1162c:	andeq	r2, r1, r8, lsl #1
   11630:	andeq	r3, r2, r8
   11634:	andeq	sl, r0, r4, asr #24
   11638:	andeq	fp, r0, r0, lsl #23
   1163c:			; <UNDEFINED> instruction: 0x000122b8
   11640:	andeq	r2, r1, r8, asr r2
   11644:	andeq	r3, r2, r0, lsl r0
   11648:	muleq	r1, r0, r2
   1164c:	andeq	fp, r2, r0, lsl r1
   11650:	andeq	r5, r1, r8, lsl #17
   11654:	andeq	r7, r1, r0, lsl #14
   11658:	andeq	r5, r0, r0, asr #27
   1165c:	andeq	r5, r0, r2, lsr #12
   11660:	andeq	lr, r2, r0, lsl #28
   11664:	andeq	fp, fp, r0, lsl #16
   11668:	andeq	r2, r1, r4, lsr #5
   1166c:	mov	fp, #0
   11670:	mov	lr, #0
   11674:	pop	{r1}		; (ldr r1, [sp], #4)
   11678:	mov	r2, sp
   1167c:	push	{r2}		; (str r2, [sp, #-4]!)
   11680:	push	{r0}		; (str r0, [sp, #-4]!)
   11684:	ldr	ip, [pc, #16]	; 1169c <snd_ctl_elem_value_set_iec958@plt+0xa38>
   11688:	push	{ip}		; (str ip, [sp, #-4]!)
   1168c:	ldr	r0, [pc, #12]	; 116a0 <snd_ctl_elem_value_set_iec958@plt+0xa3c>
   11690:	ldr	r3, [pc, #12]	; 116a4 <snd_ctl_elem_value_set_iec958@plt+0xa40>
   11694:	bl	10afc <__libc_start_main@plt>
   11698:	bl	10af0 <abort@plt>
   1169c:	andeq	r1, r1, r4, ror #30
   116a0:	andeq	r0, r1, r0, ror ip
   116a4:	andeq	r1, r1, r4, lsl #30
   116a8:	ldr	r3, [pc, #20]	; 116c4 <snd_ctl_elem_value_set_iec958@plt+0xa60>
   116ac:	ldr	r2, [pc, #20]	; 116c8 <snd_ctl_elem_value_set_iec958@plt+0xa64>
   116b0:	add	r3, pc, r3
   116b4:	ldr	r2, [r3, r2]
   116b8:	cmp	r2, #0
   116bc:	bxeq	lr
   116c0:	b	10b08 <__gmon_start__@plt>
   116c4:	andeq	r1, r1, ip, lsr #17
   116c8:	muleq	r0, r4, r0
   116cc:	ldr	r0, [pc, #24]	; 116ec <snd_ctl_elem_value_set_iec958@plt+0xa88>
   116d0:	ldr	r3, [pc, #24]	; 116f0 <snd_ctl_elem_value_set_iec958@plt+0xa8c>
   116d4:	cmp	r3, r0
   116d8:	bxeq	lr
   116dc:	ldr	r3, [pc, #16]	; 116f4 <snd_ctl_elem_value_set_iec958@plt+0xa90>
   116e0:	cmp	r3, #0
   116e4:	bxeq	lr
   116e8:	bx	r3
   116ec:	andeq	r3, r2, r8
   116f0:	andeq	r3, r2, r8
   116f4:	andeq	r0, r0, r0
   116f8:	ldr	r0, [pc, #36]	; 11724 <snd_ctl_elem_value_set_iec958@plt+0xac0>
   116fc:	ldr	r1, [pc, #36]	; 11728 <snd_ctl_elem_value_set_iec958@plt+0xac4>
   11700:	sub	r1, r1, r0
   11704:	asr	r1, r1, #2
   11708:	add	r1, r1, r1, lsr #31
   1170c:	asrs	r1, r1, #1
   11710:	bxeq	lr
   11714:	ldr	r3, [pc, #16]	; 1172c <snd_ctl_elem_value_set_iec958@plt+0xac8>
   11718:	cmp	r3, #0
   1171c:	bxeq	lr
   11720:	bx	r3
   11724:	andeq	r3, r2, r8
   11728:	andeq	r3, r2, r8
   1172c:	andeq	r0, r0, r0
   11730:	push	{r4, lr}
   11734:	ldr	r4, [pc, #24]	; 11754 <snd_ctl_elem_value_set_iec958@plt+0xaf0>
   11738:	ldrb	r3, [r4]
   1173c:	cmp	r3, #0
   11740:	popne	{r4, pc}
   11744:	bl	116cc <snd_ctl_elem_value_set_iec958@plt+0xa68>
   11748:	mov	r3, #1
   1174c:	strb	r3, [r4]
   11750:	pop	{r4, pc}
   11754:	andeq	r3, r2, r4, lsr #32
   11758:	b	116f8 <snd_ctl_elem_value_set_iec958@plt+0xa94>
   1175c:	push	{r4, r5, r6, lr}
   11760:	mov	r5, r0
   11764:	ldrb	r4, [r0]
   11768:	cmp	r4, #0
   1176c:	beq	11798 <snd_ctl_elem_value_set_iec958@plt+0xb34>
   11770:	bl	10bc8 <__ctype_b_loc@plt>
   11774:	ldr	r1, [r0]
   11778:	b	11788 <snd_ctl_elem_value_set_iec958@plt+0xb24>
   1177c:	ldrb	r4, [r5, #1]!
   11780:	cmp	r4, #0
   11784:	beq	11798 <snd_ctl_elem_value_set_iec958@plt+0xb34>
   11788:	lsl	r4, r4, #1
   1178c:	ldrh	r2, [r1, r4]
   11790:	tst	r2, #8192	; 0x2000
   11794:	bne	1177c <snd_ctl_elem_value_set_iec958@plt+0xb18>
   11798:	mov	r0, r5
   1179c:	pop	{r4, r5, r6, pc}
   117a0:	push	{r4, lr}
   117a4:	mov	r2, #3
   117a8:	ldr	r1, [pc, #160]	; 11850 <snd_ctl_elem_value_set_iec958@plt+0xbec>
   117ac:	mov	r4, r0
   117b0:	bl	10c34 <strncmp@plt>
   117b4:	cmp	r0, #0
   117b8:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   117bc:	mov	r2, #3
   117c0:	ldr	r1, [pc, #140]	; 11854 <snd_ctl_elem_value_set_iec958@plt+0xbf0>
   117c4:	mov	r0, r4
   117c8:	bl	10c34 <strncmp@plt>
   117cc:	cmp	r0, #0
   117d0:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   117d4:	mov	r2, #2
   117d8:	ldr	r1, [pc, #120]	; 11858 <snd_ctl_elem_value_set_iec958@plt+0xbf4>
   117dc:	mov	r0, r4
   117e0:	bl	10c34 <strncmp@plt>
   117e4:	cmp	r0, #0
   117e8:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   117ec:	mov	r2, #2
   117f0:	ldr	r1, [pc, #100]	; 1185c <snd_ctl_elem_value_set_iec958@plt+0xbf8>
   117f4:	mov	r0, r4
   117f8:	bl	10c34 <strncmp@plt>
   117fc:	cmp	r0, #0
   11800:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   11804:	mov	r2, #4
   11808:	ldr	r1, [pc, #80]	; 11860 <snd_ctl_elem_value_set_iec958@plt+0xbfc>
   1180c:	mov	r0, r4
   11810:	bl	10c34 <strncmp@plt>
   11814:	cmp	r0, #0
   11818:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   1181c:	mov	r2, #4
   11820:	ldr	r1, [pc, #60]	; 11864 <snd_ctl_elem_value_set_iec958@plt+0xc00>
   11824:	mov	r0, r4
   11828:	bl	10c34 <strncmp@plt>
   1182c:	cmp	r0, #0
   11830:	beq	11848 <snd_ctl_elem_value_set_iec958@plt+0xbe4>
   11834:	ldrb	r0, [r4]
   11838:	sub	r0, r0, #49	; 0x31
   1183c:	clz	r0, r0
   11840:	lsr	r0, r0, #5
   11844:	pop	{r4, pc}
   11848:	mov	r0, #1
   1184c:	pop	{r4, pc}
   11850:	andeq	r2, r1, r4, lsl r0
   11854:	andeq	r2, r1, r8, lsl r0
   11858:			; <UNDEFINED> instruction: 0x000129b8
   1185c:	andeq	r2, r1, ip, lsl r0
   11860:	andeq	r2, r1, r0, lsr #32
   11864:	andeq	r2, r1, r8, lsr #32
   11868:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1186c:	mov	r8, r2
   11870:	ldr	r5, [pc, #160]	; 11918 <snd_ctl_elem_value_set_iec958@plt+0xcb4>
   11874:	ldr	r9, [pc, #160]	; 1191c <snd_ctl_elem_value_set_iec958@plt+0xcb8>
   11878:	mov	r7, r0
   1187c:	mov	r6, r1
   11880:	mov	r2, #3
   11884:	mov	r4, #0
   11888:	b	118a8 <snd_ctl_elem_value_set_iec958@plt+0xc44>
   1188c:	add	r4, r4, #1
   11890:	cmp	r4, #10
   11894:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11898:	ldr	r5, [r9, r4, lsl #4]
   1189c:	mov	r0, r5
   118a0:	bl	10b74 <strlen@plt>
   118a4:	mov	r2, r0
   118a8:	mov	r1, r5
   118ac:	mov	r0, r6
   118b0:	bl	10c34 <strncmp@plt>
   118b4:	subs	r2, r0, #0
   118b8:	bne	1188c <snd_ctl_elem_value_set_iec958@plt+0xc28>
   118bc:	ldr	r5, [pc, #88]	; 1191c <snd_ctl_elem_value_set_iec958@plt+0xcb8>
   118c0:	lsl	r4, r4, #4
   118c4:	add	r3, r5, r4
   118c8:	ldr	r3, [r3, #8]
   118cc:	cmp	r3, #0
   118d0:	beq	1190c <snd_ctl_elem_value_set_iec958@plt+0xca8>
   118d4:	cmp	r3, #1
   118d8:	bne	118fc <snd_ctl_elem_value_set_iec958@plt+0xc98>
   118dc:	mov	r0, r8
   118e0:	bl	117a0 <snd_ctl_elem_value_set_iec958@plt+0xb3c>
   118e4:	clz	r0, r0
   118e8:	lsr	r0, r0, #5
   118ec:	add	r4, r5, r4
   118f0:	ldr	r3, [r4, #4]
   118f4:	str	r0, [r7, r3, lsl #2]
   118f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   118fc:	mov	r0, r8
   11900:	mov	r1, r2
   11904:	bl	10bb0 <strtol@plt>
   11908:	b	118ec <snd_ctl_elem_value_set_iec958@plt+0xc88>
   1190c:	mov	r0, r8
   11910:	bl	117a0 <snd_ctl_elem_value_set_iec958@plt+0xb3c>
   11914:	b	118ec <snd_ctl_elem_value_set_iec958@plt+0xc88>
   11918:	andeq	r2, r1, r0, lsr r0
   1191c:	andeq	r1, r1, r4, ror pc
   11920:	ldr	r3, [pc, #52]	; 1195c <snd_ctl_elem_value_set_iec958@plt+0xcf8>
   11924:	push	{r4, r5, lr}
   11928:	mov	r5, r0
   1192c:	sub	sp, sp, #12
   11930:	mov	r0, r1
   11934:	ldr	r4, [r3]
   11938:	bl	10b8c <snd_strerror@plt>
   1193c:	mov	r3, r5
   11940:	ldr	r2, [pc, #24]	; 11960 <snd_ctl_elem_value_set_iec958@plt+0xcfc>
   11944:	mov	r1, #1
   11948:	str	r0, [sp]
   1194c:	mov	r0, r4
   11950:	bl	10be0 <__fprintf_chk@plt>
   11954:	add	sp, sp, #12
   11958:	pop	{r4, r5, pc}
   1195c:	andeq	r3, r2, r8, lsl r0
   11960:	andeq	r2, r1, r4, lsr r0
   11964:	push	{r4, lr}
   11968:	mov	r4, r0
   1196c:	ldrb	r3, [r0]
   11970:	tst	r3, #1
   11974:	bne	119fc <snd_ctl_elem_value_set_iec958@plt+0xd98>
   11978:	ldr	r0, [pc, #1204]	; 11e34 <snd_ctl_elem_value_set_iec958@plt+0x11d0>
   1197c:	bl	10bf8 <puts@plt>
   11980:	ldr	r1, [pc, #1200]	; 11e38 <snd_ctl_elem_value_set_iec958@plt+0x11d4>
   11984:	mov	r0, #1
   11988:	bl	10b20 <__printf_chk@plt>
   1198c:	ldrb	r3, [r4]
   11990:	tst	r3, #2
   11994:	ldreq	r0, [pc, #1184]	; 11e3c <snd_ctl_elem_value_set_iec958@plt+0x11d8>
   11998:	ldrne	r0, [pc, #1184]	; 11e40 <snd_ctl_elem_value_set_iec958@plt+0x11dc>
   1199c:	bl	10bf8 <puts@plt>
   119a0:	ldr	r1, [pc, #1180]	; 11e44 <snd_ctl_elem_value_set_iec958@plt+0x11e0>
   119a4:	mov	r0, #1
   119a8:	bl	10b20 <__printf_chk@plt>
   119ac:	ldrb	r3, [r4, #3]
   119b0:	and	r3, r3, #15
   119b4:	cmp	r3, #14
   119b8:	ldrls	pc, [pc, r3, lsl #2]
   119bc:	b	11e00 <snd_ctl_elem_value_set_iec958@plt+0x119c>
   119c0:	muleq	r1, r8, ip
   119c4:	strdeq	r1, [r1], -r4
   119c8:	andeq	r1, r1, r8, ror #27
   119cc:	ldrdeq	r1, [r1], -ip
   119d0:	ldrdeq	r1, [r1], -r0
   119d4:	andeq	r1, r1, r0, lsl #28
   119d8:	andeq	r1, r1, r4, asr #27
   119dc:	andeq	r1, r1, r0, lsl #28
   119e0:			; <UNDEFINED> instruction: 0x00011db8
   119e4:	andeq	r1, r1, ip, lsr #27
   119e8:	andeq	r1, r1, r0, lsr #27
   119ec:	andeq	r1, r1, r0, lsl #28
   119f0:	muleq	r1, r4, sp
   119f4:	andeq	r1, r1, r0, lsl #28
   119f8:	andeq	r1, r1, r8, lsl #27
   119fc:	ldr	r0, [pc, #1092]	; 11e48 <snd_ctl_elem_value_set_iec958@plt+0x11e4>
   11a00:	bl	10bf8 <puts@plt>
   11a04:	ldr	r1, [pc, #1068]	; 11e38 <snd_ctl_elem_value_set_iec958@plt+0x11d4>
   11a08:	mov	r0, #1
   11a0c:	bl	10b20 <__printf_chk@plt>
   11a10:	ldrb	r3, [r4]
   11a14:	tst	r3, #2
   11a18:	ldreq	r0, [pc, #1052]	; 11e3c <snd_ctl_elem_value_set_iec958@plt+0x11d8>
   11a1c:	ldrne	r0, [pc, #1052]	; 11e40 <snd_ctl_elem_value_set_iec958@plt+0x11dc>
   11a20:	bl	10bf8 <puts@plt>
   11a24:	ldr	r1, [pc, #1048]	; 11e44 <snd_ctl_elem_value_set_iec958@plt+0x11e0>
   11a28:	mov	r0, #1
   11a2c:	bl	10b20 <__printf_chk@plt>
   11a30:	ldrb	r3, [r4]
   11a34:	and	r3, r3, #192	; 0xc0
   11a38:	cmp	r3, #128	; 0x80
   11a3c:	beq	11c68 <snd_ctl_elem_value_set_iec958@plt+0x1004>
   11a40:	cmp	r3, #192	; 0xc0
   11a44:	beq	11c44 <snd_ctl_elem_value_set_iec958@plt+0xfe0>
   11a48:	cmp	r3, #64	; 0x40
   11a4c:	beq	11c38 <snd_ctl_elem_value_set_iec958@plt+0xfd4>
   11a50:	ldr	r0, [pc, #1012]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11a54:	bl	10bf8 <puts@plt>
   11a58:	ldr	r1, [pc, #1008]	; 11e50 <snd_ctl_elem_value_set_iec958@plt+0x11ec>
   11a5c:	mov	r0, #1
   11a60:	bl	10b20 <__printf_chk@plt>
   11a64:	ldrb	r3, [r4]
   11a68:	tst	r3, #32
   11a6c:	ldrne	r0, [pc, #992]	; 11e54 <snd_ctl_elem_value_set_iec958@plt+0x11f0>
   11a70:	ldreq	r0, [pc, #992]	; 11e58 <snd_ctl_elem_value_set_iec958@plt+0x11f4>
   11a74:	bl	10bf8 <puts@plt>
   11a78:	ldr	r1, [pc, #988]	; 11e5c <snd_ctl_elem_value_set_iec958@plt+0x11f8>
   11a7c:	mov	r0, #1
   11a80:	bl	10b20 <__printf_chk@plt>
   11a84:	ldrb	r3, [r4]
   11a88:	and	r3, r3, #28
   11a8c:	cmp	r3, #12
   11a90:	beq	11c5c <snd_ctl_elem_value_set_iec958@plt+0xff8>
   11a94:	cmp	r3, #28
   11a98:	beq	11c50 <snd_ctl_elem_value_set_iec958@plt+0xfec>
   11a9c:	cmp	r3, #4
   11aa0:	beq	11c2c <snd_ctl_elem_value_set_iec958@plt+0xfc8>
   11aa4:	ldr	r0, [pc, #928]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11aa8:	bl	10bf8 <puts@plt>
   11aac:	ldr	r1, [pc, #940]	; 11e60 <snd_ctl_elem_value_set_iec958@plt+0x11fc>
   11ab0:	mov	r0, #1
   11ab4:	bl	10b20 <__printf_chk@plt>
   11ab8:	ldrb	r3, [r4, #1]
   11abc:	and	r3, r3, #15
   11ac0:	cmp	r3, #2
   11ac4:	ldreq	r0, [pc, #920]	; 11e64 <snd_ctl_elem_value_set_iec958@plt+0x1200>
   11ac8:	ldrne	r0, [pc, #920]	; 11e68 <snd_ctl_elem_value_set_iec958@plt+0x1204>
   11acc:	bl	10bf8 <puts@plt>
   11ad0:	ldr	r1, [pc, #916]	; 11e6c <snd_ctl_elem_value_set_iec958@plt+0x1208>
   11ad4:	mov	r0, #1
   11ad8:	bl	10b20 <__printf_chk@plt>
   11adc:	ldrb	r3, [r4, #1]
   11ae0:	and	r3, r3, #240	; 0xf0
   11ae4:	cmp	r3, #128	; 0x80
   11ae8:	beq	11c20 <snd_ctl_elem_value_set_iec958@plt+0xfbc>
   11aec:	cmp	r3, #192	; 0xc0
   11af0:	beq	11c14 <snd_ctl_elem_value_set_iec958@plt+0xfb0>
   11af4:	ldr	r0, [pc, #848]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11af8:	bl	10bf8 <puts@plt>
   11afc:	ldr	r1, [pc, #876]	; 11e70 <snd_ctl_elem_value_set_iec958@plt+0x120c>
   11b00:	mov	r0, #1
   11b04:	bl	10b20 <__printf_chk@plt>
   11b08:	ldrb	r3, [r4, #2]
   11b0c:	and	r3, r3, #7
   11b10:	cmp	r3, #4
   11b14:	beq	11c8c <snd_ctl_elem_value_set_iec958@plt+0x1028>
   11b18:	cmp	r3, #6
   11b1c:	beq	11c80 <snd_ctl_elem_value_set_iec958@plt+0x101c>
   11b20:	cmp	r3, #2
   11b24:	beq	11c74 <snd_ctl_elem_value_set_iec958@plt+0x1010>
   11b28:	ldr	r0, [pc, #796]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11b2c:	bl	10bf8 <puts@plt>
   11b30:	ldr	r1, [pc, #828]	; 11e74 <snd_ctl_elem_value_set_iec958@plt+0x1210>
   11b34:	mov	r0, #1
   11b38:	bl	10b20 <__printf_chk@plt>
   11b3c:	ldrb	r3, [r4, #2]
   11b40:	and	r3, r3, #56	; 0x38
   11b44:	sub	r3, r3, #16
   11b48:	cmp	r3, #32
   11b4c:	ldrls	pc, [pc, r3, lsl #2]
   11b50:	b	11bd8 <snd_ctl_elem_value_set_iec958@plt+0xf74>
   11b54:	andeq	r1, r1, r8, lsl #24
   11b58:	ldrdeq	r1, [r1], -r8
   11b5c:	ldrdeq	r1, [r1], -r8
   11b60:	ldrdeq	r1, [r1], -r8
   11b64:	ldrdeq	r1, [r1], -r8
   11b68:	ldrdeq	r1, [r1], -r8
   11b6c:	ldrdeq	r1, [r1], -r8
   11b70:	ldrdeq	r1, [r1], -r8
   11b74:	ldrdeq	r1, [r1], -r8
   11b78:	ldrdeq	r1, [r1], -r8
   11b7c:	ldrdeq	r1, [r1], -r8
   11b80:	ldrdeq	r1, [r1], -r8
   11b84:	ldrdeq	r1, [r1], -r8
   11b88:	ldrdeq	r1, [r1], -r8
   11b8c:	ldrdeq	r1, [r1], -r8
   11b90:	ldrdeq	r1, [r1], -r8
   11b94:	strdeq	r1, [r1], -ip
   11b98:	ldrdeq	r1, [r1], -r8
   11b9c:	ldrdeq	r1, [r1], -r8
   11ba0:	ldrdeq	r1, [r1], -r8
   11ba4:	ldrdeq	r1, [r1], -r8
   11ba8:	ldrdeq	r1, [r1], -r8
   11bac:	ldrdeq	r1, [r1], -r8
   11bb0:	ldrdeq	r1, [r1], -r8
   11bb4:	strdeq	r1, [r1], -r0
   11bb8:	ldrdeq	r1, [r1], -r8
   11bbc:	ldrdeq	r1, [r1], -r8
   11bc0:	ldrdeq	r1, [r1], -r8
   11bc4:	ldrdeq	r1, [r1], -r8
   11bc8:	ldrdeq	r1, [r1], -r8
   11bcc:	ldrdeq	r1, [r1], -r8
   11bd0:	ldrdeq	r1, [r1], -r8
   11bd4:	andeq	r1, r1, r4, ror #23
   11bd8:	ldr	r0, [pc, #620]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11bdc:	pop	{r4, lr}
   11be0:	b	10bf8 <puts@plt>
   11be4:	ldr	r0, [pc, #652]	; 11e78 <snd_ctl_elem_value_set_iec958@plt+0x1214>
   11be8:	pop	{r4, lr}
   11bec:	b	10bf8 <puts@plt>
   11bf0:	ldr	r0, [pc, #644]	; 11e7c <snd_ctl_elem_value_set_iec958@plt+0x1218>
   11bf4:	pop	{r4, lr}
   11bf8:	b	10bf8 <puts@plt>
   11bfc:	ldr	r0, [pc, #636]	; 11e80 <snd_ctl_elem_value_set_iec958@plt+0x121c>
   11c00:	pop	{r4, lr}
   11c04:	b	10bf8 <puts@plt>
   11c08:	ldr	r0, [pc, #628]	; 11e84 <snd_ctl_elem_value_set_iec958@plt+0x1220>
   11c0c:	pop	{r4, lr}
   11c10:	b	10bf8 <puts@plt>
   11c14:	ldr	r0, [pc, #620]	; 11e88 <snd_ctl_elem_value_set_iec958@plt+0x1224>
   11c18:	bl	10bf8 <puts@plt>
   11c1c:	b	11afc <snd_ctl_elem_value_set_iec958@plt+0xe98>
   11c20:	ldr	r0, [pc, #612]	; 11e8c <snd_ctl_elem_value_set_iec958@plt+0x1228>
   11c24:	bl	10bf8 <puts@plt>
   11c28:	b	11afc <snd_ctl_elem_value_set_iec958@plt+0xe98>
   11c2c:	ldr	r0, [pc, #604]	; 11e90 <snd_ctl_elem_value_set_iec958@plt+0x122c>
   11c30:	bl	10bf8 <puts@plt>
   11c34:	b	11aac <snd_ctl_elem_value_set_iec958@plt+0xe48>
   11c38:	ldr	r0, [pc, #596]	; 11e94 <snd_ctl_elem_value_set_iec958@plt+0x1230>
   11c3c:	bl	10bf8 <puts@plt>
   11c40:	b	11a58 <snd_ctl_elem_value_set_iec958@plt+0xdf4>
   11c44:	ldr	r0, [pc, #588]	; 11e98 <snd_ctl_elem_value_set_iec958@plt+0x1234>
   11c48:	bl	10bf8 <puts@plt>
   11c4c:	b	11a58 <snd_ctl_elem_value_set_iec958@plt+0xdf4>
   11c50:	ldr	r0, [pc, #580]	; 11e9c <snd_ctl_elem_value_set_iec958@plt+0x1238>
   11c54:	bl	10bf8 <puts@plt>
   11c58:	b	11aac <snd_ctl_elem_value_set_iec958@plt+0xe48>
   11c5c:	ldr	r0, [pc, #572]	; 11ea0 <snd_ctl_elem_value_set_iec958@plt+0x123c>
   11c60:	bl	10bf8 <puts@plt>
   11c64:	b	11aac <snd_ctl_elem_value_set_iec958@plt+0xe48>
   11c68:	ldr	r0, [pc, #564]	; 11ea4 <snd_ctl_elem_value_set_iec958@plt+0x1240>
   11c6c:	bl	10bf8 <puts@plt>
   11c70:	b	11a58 <snd_ctl_elem_value_set_iec958@plt+0xdf4>
   11c74:	ldr	r0, [pc, #556]	; 11ea8 <snd_ctl_elem_value_set_iec958@plt+0x1244>
   11c78:	bl	10bf8 <puts@plt>
   11c7c:	b	11b30 <snd_ctl_elem_value_set_iec958@plt+0xecc>
   11c80:	ldr	r0, [pc, #548]	; 11eac <snd_ctl_elem_value_set_iec958@plt+0x1248>
   11c84:	bl	10bf8 <puts@plt>
   11c88:	b	11b30 <snd_ctl_elem_value_set_iec958@plt+0xecc>
   11c8c:	ldr	r0, [pc, #540]	; 11eb0 <snd_ctl_elem_value_set_iec958@plt+0x124c>
   11c90:	bl	10bf8 <puts@plt>
   11c94:	b	11b30 <snd_ctl_elem_value_set_iec958@plt+0xecc>
   11c98:	ldr	r0, [pc, #500]	; 11e94 <snd_ctl_elem_value_set_iec958@plt+0x1230>
   11c9c:	bl	10bf8 <puts@plt>
   11ca0:	ldr	r1, [pc, #524]	; 11eb4 <snd_ctl_elem_value_set_iec958@plt+0x1250>
   11ca4:	mov	r0, #1
   11ca8:	bl	10b20 <__printf_chk@plt>
   11cac:	ldrb	r3, [r4]
   11cb0:	tst	r3, #4
   11cb4:	ldrne	r0, [pc, #508]	; 11eb8 <snd_ctl_elem_value_set_iec958@plt+0x1254>
   11cb8:	ldreq	r0, [pc, #508]	; 11ebc <snd_ctl_elem_value_set_iec958@plt+0x1258>
   11cbc:	bl	10bf8 <puts@plt>
   11cc0:	ldr	r1, [pc, #404]	; 11e5c <snd_ctl_elem_value_set_iec958@plt+0x11f8>
   11cc4:	mov	r0, #1
   11cc8:	bl	10b20 <__printf_chk@plt>
   11ccc:	ldrb	r3, [r4]
   11cd0:	and	r3, r3, #56	; 0x38
   11cd4:	cmp	r3, #8
   11cd8:	ldrne	r0, [pc, #432]	; 11e90 <snd_ctl_elem_value_set_iec958@plt+0x122c>
   11cdc:	ldreq	r0, [pc, #444]	; 11ea0 <snd_ctl_elem_value_set_iec958@plt+0x123c>
   11ce0:	bl	10bf8 <puts@plt>
   11ce4:	ldr	r1, [pc, #468]	; 11ec0 <snd_ctl_elem_value_set_iec958@plt+0x125c>
   11ce8:	mov	r0, #1
   11cec:	bl	10b20 <__printf_chk@plt>
   11cf0:	ldrb	r2, [r4, #1]
   11cf4:	mov	r1, #0
   11cf8:	ldr	r0, [pc, #452]	; 11ec4 <snd_ctl_elem_value_set_iec958@plt+0x1260>
   11cfc:	and	r2, r2, #127	; 0x7f
   11d00:	mov	r3, r1
   11d04:	b	11d18 <snd_ctl_elem_value_set_iec958@plt+0x10b4>
   11d08:	add	r3, r3, #1
   11d0c:	cmp	r3, #24
   11d10:	beq	11e0c <snd_ctl_elem_value_set_iec958@plt+0x11a8>
   11d14:	ldr	r1, [r0, r3, lsl #3]
   11d18:	cmp	r2, r1
   11d1c:	bne	11d08 <snd_ctl_elem_value_set_iec958@plt+0x10a4>
   11d20:	ldr	r2, [pc, #412]	; 11ec4 <snd_ctl_elem_value_set_iec958@plt+0x1260>
   11d24:	add	r3, r2, r3, lsl #3
   11d28:	ldr	r0, [r3, #4]
   11d2c:	bl	10bf8 <puts@plt>
   11d30:	ldr	r1, [pc, #400]	; 11ec8 <snd_ctl_elem_value_set_iec958@plt+0x1264>
   11d34:	mov	r0, #1
   11d38:	bl	10b20 <__printf_chk@plt>
   11d3c:	ldrsb	r3, [r4, #1]
   11d40:	cmp	r3, #0
   11d44:	ldrlt	r0, [pc, #384]	; 11ecc <snd_ctl_elem_value_set_iec958@plt+0x1268>
   11d48:	ldrge	r0, [pc, #384]	; 11ed0 <snd_ctl_elem_value_set_iec958@plt+0x126c>
   11d4c:	bl	10bf8 <puts@plt>
   11d50:	ldr	r1, [pc, #380]	; 11ed4 <snd_ctl_elem_value_set_iec958@plt+0x1270>
   11d54:	mov	r0, #1
   11d58:	bl	10b20 <__printf_chk@plt>
   11d5c:	ldrb	r3, [r4, #3]
   11d60:	and	r3, r3, #48	; 0x30
   11d64:	cmp	r3, #16
   11d68:	beq	11e28 <snd_ctl_elem_value_set_iec958@plt+0x11c4>
   11d6c:	cmp	r3, #32
   11d70:	beq	11e1c <snd_ctl_elem_value_set_iec958@plt+0x11b8>
   11d74:	cmp	r3, #0
   11d78:	bne	11bd8 <snd_ctl_elem_value_set_iec958@plt+0xf74>
   11d7c:	ldr	r0, [pc, #340]	; 11ed8 <snd_ctl_elem_value_set_iec958@plt+0x1274>
   11d80:	pop	{r4, lr}
   11d84:	b	10bf8 <puts@plt>
   11d88:	ldr	r0, [pc, #332]	; 11edc <snd_ctl_elem_value_set_iec958@plt+0x1278>
   11d8c:	bl	10bf8 <puts@plt>
   11d90:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11d94:	ldr	r0, [pc, #324]	; 11ee0 <snd_ctl_elem_value_set_iec958@plt+0x127c>
   11d98:	bl	10bf8 <puts@plt>
   11d9c:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11da0:	ldr	r0, [pc, #316]	; 11ee4 <snd_ctl_elem_value_set_iec958@plt+0x1280>
   11da4:	bl	10bf8 <puts@plt>
   11da8:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11dac:	ldr	r0, [pc, #308]	; 11ee8 <snd_ctl_elem_value_set_iec958@plt+0x1284>
   11db0:	bl	10bf8 <puts@plt>
   11db4:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11db8:	ldr	r0, [pc, #300]	; 11eec <snd_ctl_elem_value_set_iec958@plt+0x1288>
   11dbc:	bl	10bf8 <puts@plt>
   11dc0:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11dc4:	ldr	r0, [pc, #292]	; 11ef0 <snd_ctl_elem_value_set_iec958@plt+0x128c>
   11dc8:	bl	10bf8 <puts@plt>
   11dcc:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11dd0:	ldr	r0, [pc, #284]	; 11ef4 <snd_ctl_elem_value_set_iec958@plt+0x1290>
   11dd4:	bl	10bf8 <puts@plt>
   11dd8:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11ddc:	ldr	r0, [pc, #180]	; 11e98 <snd_ctl_elem_value_set_iec958@plt+0x1234>
   11de0:	bl	10bf8 <puts@plt>
   11de4:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11de8:	ldr	r0, [pc, #180]	; 11ea4 <snd_ctl_elem_value_set_iec958@plt+0x1240>
   11dec:	bl	10bf8 <puts@plt>
   11df0:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11df4:	ldr	r0, [pc, #108]	; 11e68 <snd_ctl_elem_value_set_iec958@plt+0x1204>
   11df8:	bl	10bf8 <puts@plt>
   11dfc:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11e00:	ldr	r0, [pc, #68]	; 11e4c <snd_ctl_elem_value_set_iec958@plt+0x11e8>
   11e04:	bl	10bf8 <puts@plt>
   11e08:	b	11ca0 <snd_ctl_elem_value_set_iec958@plt+0x103c>
   11e0c:	ldr	r1, [pc, #228]	; 11ef8 <snd_ctl_elem_value_set_iec958@plt+0x1294>
   11e10:	mov	r0, #1
   11e14:	bl	10b20 <__printf_chk@plt>
   11e18:	b	11d30 <snd_ctl_elem_value_set_iec958@plt+0x10cc>
   11e1c:	ldr	r0, [pc, #216]	; 11efc <snd_ctl_elem_value_set_iec958@plt+0x1298>
   11e20:	pop	{r4, lr}
   11e24:	b	10bf8 <puts@plt>
   11e28:	ldr	r0, [pc, #208]	; 11f00 <snd_ctl_elem_value_set_iec958@plt+0x129c>
   11e2c:	pop	{r4, lr}
   11e30:	b	10bf8 <puts@plt>
   11e34:	andeq	r2, r1, r0, ror #11
   11e38:	strdeq	r2, [r1], -r0
   11e3c:	strdeq	r2, [r1], -ip
   11e40:	strdeq	r2, [r1], -r8
   11e44:	andeq	r2, r1, r4, lsl #12
   11e48:	andeq	r2, r1, ip, lsr r7
   11e4c:	muleq	r1, r4, r6
   11e50:	andeq	r2, r1, r0, asr r7
   11e54:	andeq	r2, r1, r0, ror #14
   11e58:	andeq	r2, r1, r4, lsl r0
   11e5c:	andeq	r2, r1, r0, asr #13
   11e60:	andeq	r2, r1, r0, ror r7
   11e64:	andeq	r2, r1, r0, lsl #15
   11e68:	andeq	r2, r1, r4, lsl #13
   11e6c:	andeq	r2, r1, r8, lsl #15
   11e70:	andeq	r2, r1, ip, lsr #15
   11e74:	ldrdeq	r2, [r1], -ip
   11e78:	andeq	r2, r1, r8, lsr #16
   11e7c:	andeq	r2, r1, r4, lsl r8
   11e80:	andeq	r2, r1, r0, lsl #16
   11e84:	andeq	r2, r1, ip, ror #15
   11e88:	muleq	r1, ip, r7
   11e8c:	muleq	r1, r4, r7
   11e90:	andeq	r2, r1, ip, asr #13
   11e94:	andeq	r2, r1, r0, lsr r6
   11e98:	andeq	r2, r1, r4, lsr #12
   11e9c:	andeq	r2, r1, r4, ror #14
   11ea0:	ldrdeq	r2, [r1], -r4
   11ea4:	andeq	r2, r1, ip, lsr r6
   11ea8:			; <UNDEFINED> instruction: 0x000127bc
   11eac:	andeq	r2, r1, ip, asr #15
   11eb0:	andeq	r2, r1, r4, asr #15
   11eb4:	muleq	r1, ip, r6
   11eb8:	andeq	r2, r1, r8, lsr #13
   11ebc:			; <UNDEFINED> instruction: 0x000126b4
   11ec0:	ldrdeq	r2, [r1], -ip
   11ec4:	andeq	r2, r1, r0, lsr #10
   11ec8:	andeq	r2, r1, r8, ror #13
   11ecc:	strdeq	r2, [r1], -r4
   11ed0:	andeq	r2, r1, r0, lsl #14
   11ed4:	andeq	r2, r1, r0, lsl r7
   11ed8:	andeq	r2, r1, r8, lsl r7
   11edc:	andeq	r2, r1, ip, ror #12
   11ee0:	andeq	r2, r1, r0, ror #12
   11ee4:	andeq	r2, r1, r4, asr r6
   11ee8:	andeq	r2, r1, r8, ror r6
   11eec:	andeq	r2, r1, r8, asr #12
   11ef0:	andeq	r2, r1, r8, lsl r6
   11ef4:	andeq	r2, r1, ip, lsl #12
   11ef8:	andeq	r2, r1, ip, lsr r8
   11efc:	andeq	r2, r1, ip, lsr #14
   11f00:	andeq	r2, r1, r4, lsr #14
   11f04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11f08:	mov	r7, r0
   11f0c:	ldr	r6, [pc, #72]	; 11f5c <snd_ctl_elem_value_set_iec958@plt+0x12f8>
   11f10:	ldr	r5, [pc, #72]	; 11f60 <snd_ctl_elem_value_set_iec958@plt+0x12fc>
   11f14:	add	r6, pc, r6
   11f18:	add	r5, pc, r5
   11f1c:	sub	r6, r6, r5
   11f20:	mov	r8, r1
   11f24:	mov	r9, r2
   11f28:	bl	10ab8 <snd_ctl_elem_value_set_id@plt-0x20>
   11f2c:	asrs	r6, r6, #2
   11f30:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f34:	mov	r4, #0
   11f38:	add	r4, r4, #1
   11f3c:	ldr	r3, [r5], #4
   11f40:	mov	r2, r9
   11f44:	mov	r1, r8
   11f48:	mov	r0, r7
   11f4c:	blx	r3
   11f50:	cmp	r6, r4
   11f54:	bne	11f38 <snd_ctl_elem_value_set_iec958@plt+0x12d4>
   11f58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f5c:	andeq	r0, r1, r0, lsr #30
   11f60:	andeq	r0, r1, r8, lsl pc
   11f64:	bx	lr

Disassembly of section .fini:

00011f68 <.fini>:
   11f68:	push	{r3, lr}
   11f6c:	pop	{r3, pc}
