#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 12:26:15 2025
# Process ID         : 15392
# Current directory  : D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/design_1_wrapper.vds
# Journal file       : D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 15569 MB
# Total Virtual      : 31937 MB
# Available Virtual  : 16016 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.977 ; gain = 466.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNT4B_0_0' [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_CNT4B_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNT4B_0_0' (0#1) [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_CNT4B_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'COUT' of module 'design_1_CNT4B_0_0' is unconnected for instance 'CNT4B_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7023] instance 'CNT4B_0' of module 'design_1_CNT4B_0_0' has 5 connections declared, but only 4 given [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:28]
INFO: [Synth 8-6157] synthesizing module 'design_1_DECL7SEG_0_0' [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_DECL7SEG_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DECL7SEG_0_0' (0#1) [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_DECL7SEG_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_in_0_0' [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_in_0_0' (0#1) [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_out_0_0' [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_out_0_0' (0#1) [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cg_fpga_0_0' [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_cg_fpga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cg_fpga_0_0' (0#1) [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/.Xil/Vivado-15392-Celore/realtime/design_1_cg_fpga_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'btn' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'clk_100M' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'gpio_sw_1' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'tx_0' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7023] instance 'cg_fpga_0' of module 'design_1_cg_fpga_0_0' has 42 connections declared, but only 17 given [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1231.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0_in_context.xdc] for cell 'design_1_i/cg_fpga_0'
Finished Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0_in_context.xdc] for cell 'design_1_i/cg_fpga_0'
Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_adpt_in_0_0/design_1_adpt_in_0_0/design_1_adpt_in_0_0_in_context.xdc] for cell 'design_1_i/adpt_in_0'
Finished Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_adpt_in_0_0/design_1_adpt_in_0_0/design_1_adpt_in_0_0_in_context.xdc] for cell 'design_1_i/adpt_in_0'
Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_DECL7SEG_0_0/design_1_DECL7SEG_0_0/design_1_DECL7SEG_0_0_in_context.xdc] for cell 'design_1_i/DECL7SEG_0'
Finished Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_DECL7SEG_0_0/design_1_DECL7SEG_0_0/design_1_DECL7SEG_0_0_in_context.xdc] for cell 'design_1_i/DECL7SEG_0'
Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_CNT4B_0_0/design_1_CNT4B_0_0/design_1_CNT4B_0_0_in_context.xdc] for cell 'design_1_i/CNT4B_0'
Finished Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_CNT4B_0_0/design_1_CNT4B_0_0/design_1_CNT4B_0_0_in_context.xdc] for cell 'design_1_i/CNT4B_0'
Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/design_1_adpt_out_0_0/design_1_adpt_out_0_0_in_context.xdc] for cell 'design_1_i/adpt_out_0'
Finished Parsing XDC File [d:/coding/computer_organization/exp/exp9/exp9.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/design_1_adpt_out_0_0/design_1_adpt_out_0_0_in_context.xdc] for cell 'design_1_i/adpt_out_0'
Parsing XDC File [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1231.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cg_fpga_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adpt_in_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DECL7SEG_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CNT4B_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adpt_out_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.672 ; gain = 577.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.996 ; gain = 581.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.961 ; gain = 756.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.961 ; gain = 756.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1420.531 ; gain = 766.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_CNT4B_0_0    |         1|
|2     |design_1_DECL7SEG_0_0 |         1|
|3     |design_1_adpt_in_0_0  |         1|
|4     |design_1_adpt_out_0_0 |         1|
|5     |design_1_cg_fpga_0_0  |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |design_1_CNT4B_0    |     1|
|2     |design_1_DECL7SEG_0 |     1|
|3     |design_1_adpt_in_0  |     1|
|4     |design_1_adpt_out_0 |     1|
|5     |design_1_cg_fpga_0  |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1637.410 ; gain = 983.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.410 ; gain = 983.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1637.410 ; gain = 983.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1637.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4fe4799
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1654.219 ; gain = 1252.344
INFO: [Common 17-1381] The checkpoint 'D:/coding/computer_organization/exp/exp9/exp9.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 12:27:04 2025...
