This folder consists of two verilog codes one for even parity generator and the other for odd parity generator. 

The circuits are capable of taking any random width input and add either an even parity or odd parity bit to its LSB and generate an input width + 1 bit wide output.
