

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Oct 17 00:28:38 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Generated 09/02/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC18F4550 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46   000000                     _LATB	set	3978
    47   000000                     _TRISB	set	3987
    48   000000                     _ADCON1	set	4033
    49   000000                     _OSCCON	set	4051
    50   000000                     _INTCON2bits	set	4081
    51   000000                     _INTCONbits	set	4082
    52   000000                     _RCONbits	set	4048
    53   000000                     _TRISD	set	3989
    54   000000                     _LATD	set	3980
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007FF2                     __pcinit:
    60                           	callstack 0
    61   007FF2                     start_initialization:
    62                           	callstack 0
    63   007FF2                     __initialization:
    64                           	callstack 0
    65   007FF2                     end_of_initialization:
    66                           	callstack 0
    67   007FF2                     __end_of__initialization:
    68                           	callstack 0
    69   007FF2  0100               	movlb	0
    70   007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000000                     
    76                           ; 1 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 22 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		None
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FF8                     __ptext0:
   110                           	callstack 0
   111   007FF8                     _main:
   112                           	callstack 31
   113   007FF8                     l23:
   114   007FF8  EFFC  F03F         	goto	l23
   115   007FFC  EF00  F000         	goto	start
   116   008000                     __end_of_main:
   117                           	callstack 0
   118   000000                     
   119                           	psect	rparam
   120   000000                     
   121                           	psect	config
   122                           
   123                           ;Config register CONFIG1L @ 0x300000
   124                           ;	PLL Prescaler Selection bits
   125                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   126                           ;	System Clock Postscaler Selection bits
   127                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   128                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   129                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   130   300000                     	org	3145728
   131   300000  00                 	db	0
   132                           
   133                           ;Config register CONFIG1H @ 0x300001
   134                           ;	Oscillator Selection bits
   135                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   136                           ;	Fail-Safe Clock Monitor Enable bit
   137                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   138                           ;	Internal/External Oscillator Switchover bit
   139                           ;	IESO = OFF, Oscillator Switchover mode disabled
   140   300001                     	org	3145729
   141   300001  05                 	db	5
   142                           
   143                           ;Config register CONFIG2L @ 0x300002
   144                           ;	Power-up Timer Enable bit
   145                           ;	PWRT = OFF, PWRT disabled
   146                           ;	Brown-out Reset Enable bits
   147                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   148                           ;	Brown-out Reset Voltage bits
   149                           ;	BORV = 3, Minimum setting 2.05V
   150                           ;	USB Voltage Regulator Enable bit
   151                           ;	VREGEN = OFF, USB voltage regulator disabled
   152   300002                     	org	3145730
   153   300002  1F                 	db	31
   154                           
   155                           ;Config register CONFIG2H @ 0x300003
   156                           ;	Watchdog Timer Enable bit
   157                           ;	WDT = ON, WDT enabled
   158                           ;	Watchdog Timer Postscale Select bits
   159                           ;	WDTPS = 32768, 1:32768
   160   300003                     	org	3145731
   161   300003  1F                 	db	31
   162                           
   163                           ; Padding undefined space
   164   300004                     	org	3145732
   165   300004  FF                 	db	255
   166                           
   167                           ;Config register CONFIG3H @ 0x300005
   168                           ;	CCP2 MUX bit
   169                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   170                           ;	PORTB A/D Enable bit
   171                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   172                           ;	Low-Power Timer 1 Oscillator Enable bit
   173                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   174                           ;	MCLR Pin Enable bit
   175                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   176   300005                     	org	3145733
   177   300005  83                 	db	131
   178                           
   179                           ;Config register CONFIG4L @ 0x300006
   180                           ;	Stack Full/Underflow Reset Enable bit
   181                           ;	STVREN = ON, Stack full/underflow will cause Reset
   182                           ;	Single-Supply ICSP Enable bit
   183                           ;	LVP = ON, Single-Supply ICSP enabled
   184                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   185                           ;	ICPRT = OFF, ICPORT disabled
   186                           ;	Extended Instruction Set Enable bit
   187                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   188                           ;	Background Debugger Enable bit
   189                           ;	DEBUG = 0x1, unprogrammed default
   190   300006                     	org	3145734
   191   300006  85                 	db	133
   192                           
   193                           ; Padding undefined space
   194   300007                     	org	3145735
   195   300007  FF                 	db	255
   196                           
   197                           ;Config register CONFIG5L @ 0x300008
   198                           ;	Code Protection bit
   199                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   200                           ;	Code Protection bit
   201                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   202                           ;	Code Protection bit
   203                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   204                           ;	Code Protection bit
   205                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   206   300008                     	org	3145736
   207   300008  0F                 	db	15
   208                           
   209                           ;Config register CONFIG5H @ 0x300009
   210                           ;	Boot Block Code Protection bit
   211                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   212                           ;	Data EEPROM Code Protection bit
   213                           ;	CPD = OFF, Data EEPROM is not code-protected
   214   300009                     	org	3145737
   215   300009  C0                 	db	192
   216                           
   217                           ;Config register CONFIG6L @ 0x30000A
   218                           ;	Write Protection bit
   219                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   220                           ;	Write Protection bit
   221                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   222                           ;	Write Protection bit
   223                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   224                           ;	Write Protection bit
   225                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   226   30000A                     	org	3145738
   227   30000A  0F                 	db	15
   228                           
   229                           ;Config register CONFIG6H @ 0x30000B
   230                           ;	Configuration Register Write Protection bit
   231                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   232                           ;	Boot Block Write Protection bit
   233                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   234                           ;	Data EEPROM Write Protection bit
   235                           ;	WRTD = OFF, Data EEPROM is not write-protected
   236   30000B                     	org	3145739
   237   30000B  E0                 	db	224
   238                           
   239                           ;Config register CONFIG7L @ 0x30000C
   240                           ;	Table Read Protection bit
   241                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   242                           ;	Table Read Protection bit
   243                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   244                           ;	Table Read Protection bit
   245                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   246                           ;	Table Read Protection bit
   247                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   248   30000C                     	org	3145740
   249   30000C  0F                 	db	15
   250                           
   251                           ;Config register CONFIG7H @ 0x30000D
   252                           ;	Boot Block Table Read Protection bit
   253                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   254   30000D                     	org	3145741
   255   30000D  40                 	db	64
   256                           tosu	equ	0xFFF
   257                           tosh	equ	0xFFE
   258                           tosl	equ	0xFFD
   259                           stkptr	equ	0xFFC
   260                           pclatu	equ	0xFFB
   261                           pclath	equ	0xFFA
   262                           pcl	equ	0xFF9
   263                           tblptru	equ	0xFF8
   264                           tblptrh	equ	0xFF7
   265                           tblptrl	equ	0xFF6
   266                           tablat	equ	0xFF5
   267                           prodh	equ	0xFF4
   268                           prodl	equ	0xFF3
   269                           indf0	equ	0xFEF
   270                           postinc0	equ	0xFEE
   271                           postdec0	equ	0xFED
   272                           preinc0	equ	0xFEC
   273                           plusw0	equ	0xFEB
   274                           fsr0h	equ	0xFEA
   275                           fsr0l	equ	0xFE9
   276                           wreg	equ	0xFE8
   277                           indf1	equ	0xFE7
   278                           postinc1	equ	0xFE6
   279                           postdec1	equ	0xFE5
   280                           preinc1	equ	0xFE4
   281                           plusw1	equ	0xFE3
   282                           fsr1h	equ	0xFE2
   283                           fsr1l	equ	0xFE1
   284                           bsr	equ	0xFE0
   285                           indf2	equ	0xFDF
   286                           postinc2	equ	0xFDE
   287                           postdec2	equ	0xFDD
   288                           preinc2	equ	0xFDC
   289                           plusw2	equ	0xFDB
   290                           fsr2h	equ	0xFDA
   291                           fsr2l	equ	0xFD9
   292                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1D      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllhh       2B      0       0      24        0.0%
BITBIGSFRllhl        1      0       0      25        0.0%
BITBIGSFRlllhh       6      0       0      26        0.0%
BITBIGSFRlllhl       1      0       0      27        0.0%
BITBIGSFRllll       2A      0       0      28        0.0%
ABS                  0      0       0      29        0.0%
BIGRAM             7FF      0       0      30        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Oct 17 00:28:38 2023

                     l23 7FF8                       l24 7FF8                     _LATB 0F8A  
                   _LATD 0F8C                     _main 7FF8                     start 0000  
           ___param_bank 0000                    ?_main 0000                    _TRISB 0F93  
                  _TRISD 0F95          __initialization 7FF2             __end_of_main 8000  
                 ??_main 0000            __activetblptr 0000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FF2            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FF2  
                __ramtop 0800                  __ptext0 7FF8     end_of_initialization 7FF2  
    start_initialization 7FF2                 _RCONbits 0FD0              _INTCON2bits 0FF1  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
             _INTCONbits 0FF2  
