#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jun 25 23:12:28 2021
# Process ID: 12800
# Current directory: C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1
# Command line: vivado.exe -log func1_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source func1_bd_wrapper.tcl
# Log file: C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/func1_bd_wrapper.vds
# Journal file: C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source func1_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top func1_bd_wrapper -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'func1_bd_wrapper' [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/sources_1/imports/hdl/func1_bd_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'func1_bd' declared at 'c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/synth/func1_bd.vhd:14' bound to instance 'func1_bd_i' of component 'func1_bd' [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/sources_1/imports/hdl/func1_bd_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'func1_bd' [c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/synth/func1_bd.vhd:26]
INFO: [Synth 8-3491] module 'func1_bd_func1_1_0' declared at 'C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/.Xil/Vivado-12800-DESKTOP-BJG36E9/realtime/func1_bd_func1_1_0_stub.vhdl:5' bound to instance 'func1_1' of component 'func1_bd_func1_1_0' [c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/synth/func1_bd.vhd:49]
INFO: [Synth 8-638] synthesizing module 'func1_bd_func1_1_0' [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/.Xil/Vivado-12800-DESKTOP-BJG36E9/realtime/func1_bd_func1_1_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'func1_bd' (1#1) [c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/synth/func1_bd.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'func1_bd_wrapper' (2#1) [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/sources_1/imports/hdl/func1_bd_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/ip/func1_bd_func1_1_0/func1_bd_func1_1_0/func1_bd_func1_1_0_in_context.xdc] for cell 'func1_bd_i/func1_1'
Finished Parsing XDC File [c:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.gen/sources_1/bd/func1_bd/ip/func1_bd_func1_1_0/func1_bd_func1_1_0/func1_bd_func1_1_0_in_context.xdc] for cell 'func1_bd_i/func1_1'
Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/constrs_1/imports/sysgen/func1_clock.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/constrs_1/imports/sysgen/func1_clock.xdc]
Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/constrs_1/imports/sysgen/func1.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.srcs/constrs_1/imports/sysgen/func1.xdc]
Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for func1_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for func1_bd_i/func1_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |func1_bd_func1_1_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |func1_bd_func1_1_0_bbox |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1121.523 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1121.523 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1b35e023
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TARIK/Desktop/HDL_IP_Example_1/ip_catalog/func1.runs/synth_1/func1_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func1_bd_wrapper_utilization_synth.rpt -pb func1_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 23:13:20 2021...
