ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"hw_timerserver.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/hw_timerserver.c"
  20              		.section	.text.ReadRtcSsrValue,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	ReadRtcSsrValue:
  27              	.LFB1415:
   1:Core/Src/hw_timerserver.c **** /* USER CODE BEGIN Header */
   2:Core/Src/hw_timerserver.c **** /**
   3:Core/Src/hw_timerserver.c ****   ******************************************************************************
   4:Core/Src/hw_timerserver.c ****   * @file    hw_timerserver.c
   5:Core/Src/hw_timerserver.c ****   * @author  MCD Application Team
   6:Core/Src/hw_timerserver.c ****   * @brief   Hardware timerserver source file for STM32WPAN Middleware.
   7:Core/Src/hw_timerserver.c ****   ******************************************************************************
   8:Core/Src/hw_timerserver.c ****   * @attention
   9:Core/Src/hw_timerserver.c ****   *
  10:Core/Src/hw_timerserver.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/hw_timerserver.c ****   * All rights reserved.
  12:Core/Src/hw_timerserver.c ****   *
  13:Core/Src/hw_timerserver.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/hw_timerserver.c ****   * in the root directory of this software component.
  15:Core/Src/hw_timerserver.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/hw_timerserver.c ****   *
  17:Core/Src/hw_timerserver.c ****   ******************************************************************************
  18:Core/Src/hw_timerserver.c ****   */
  19:Core/Src/hw_timerserver.c **** /* USER CODE END Header */
  20:Core/Src/hw_timerserver.c **** 
  21:Core/Src/hw_timerserver.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/hw_timerserver.c **** #include "app_common.h"
  23:Core/Src/hw_timerserver.c **** #include "hw_conf.h"
  24:Core/Src/hw_timerserver.c **** 
  25:Core/Src/hw_timerserver.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/hw_timerserver.c **** typedef enum
  27:Core/Src/hw_timerserver.c **** {
  28:Core/Src/hw_timerserver.c ****   TimerID_Free,
  29:Core/Src/hw_timerserver.c ****   TimerID_Created,
  30:Core/Src/hw_timerserver.c ****   TimerID_Running
  31:Core/Src/hw_timerserver.c **** }TimerIDStatus_t;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 2


  32:Core/Src/hw_timerserver.c **** 
  33:Core/Src/hw_timerserver.c **** typedef enum
  34:Core/Src/hw_timerserver.c **** {
  35:Core/Src/hw_timerserver.c ****   SSR_Read_Requested,
  36:Core/Src/hw_timerserver.c ****   SSR_Read_Not_Requested
  37:Core/Src/hw_timerserver.c **** }RequestReadSSR_t;
  38:Core/Src/hw_timerserver.c **** 
  39:Core/Src/hw_timerserver.c **** typedef enum
  40:Core/Src/hw_timerserver.c **** {
  41:Core/Src/hw_timerserver.c ****   WakeupTimerValue_Overpassed,
  42:Core/Src/hw_timerserver.c ****   WakeupTimerValue_LargeEnough
  43:Core/Src/hw_timerserver.c **** }WakeupTimerLimitation_Status_t;
  44:Core/Src/hw_timerserver.c **** 
  45:Core/Src/hw_timerserver.c **** typedef struct
  46:Core/Src/hw_timerserver.c **** {
  47:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t  pTimerCallBack;
  48:Core/Src/hw_timerserver.c ****   uint32_t        CounterInit;
  49:Core/Src/hw_timerserver.c ****   uint32_t        CountLeft;
  50:Core/Src/hw_timerserver.c ****   TimerIDStatus_t     TimerIDStatus;
  51:Core/Src/hw_timerserver.c ****   HW_TS_Mode_t   TimerMode;
  52:Core/Src/hw_timerserver.c ****   uint32_t        TimerProcessID;
  53:Core/Src/hw_timerserver.c ****   uint8_t         PreviousID;
  54:Core/Src/hw_timerserver.c ****   uint8_t         NextID;
  55:Core/Src/hw_timerserver.c **** }TimerContext_t;
  56:Core/Src/hw_timerserver.c **** 
  57:Core/Src/hw_timerserver.c **** /* Private defines -----------------------------------------------------------*/
  58:Core/Src/hw_timerserver.c **** #define SSR_FORBIDDEN_VALUE   0xFFFFFFFF
  59:Core/Src/hw_timerserver.c **** #define TIMER_LIST_EMPTY      0xFFFF
  60:Core/Src/hw_timerserver.c **** 
  61:Core/Src/hw_timerserver.c **** /* Private macros ------------------------------------------------------------*/
  62:Core/Src/hw_timerserver.c **** /* Private variables ---------------------------------------------------------*/
  63:Core/Src/hw_timerserver.c **** 
  64:Core/Src/hw_timerserver.c **** /**
  65:Core/Src/hw_timerserver.c ****  * START of Section TIMERSERVER_CONTEXT
  66:Core/Src/hw_timerserver.c ****  */
  67:Core/Src/hw_timerserver.c **** 
  68:Core/Src/hw_timerserver.c **** static volatile TimerContext_t aTimerContext[CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER];
  69:Core/Src/hw_timerserver.c **** static volatile uint8_t CurrentRunningTimerID;
  70:Core/Src/hw_timerserver.c **** static volatile uint8_t PreviousRunningTimerID;
  71:Core/Src/hw_timerserver.c **** static volatile uint32_t SSRValueOnLastSetup;
  72:Core/Src/hw_timerserver.c **** static volatile WakeupTimerLimitation_Status_t  WakeupTimerLimitation;
  73:Core/Src/hw_timerserver.c **** 
  74:Core/Src/hw_timerserver.c **** /**
  75:Core/Src/hw_timerserver.c ****  * END of Section TIMERSERVER_CONTEXT
  76:Core/Src/hw_timerserver.c ****  */
  77:Core/Src/hw_timerserver.c **** 
  78:Core/Src/hw_timerserver.c **** static uint8_t  WakeupTimerDivider;
  79:Core/Src/hw_timerserver.c **** static uint8_t  AsynchPrescalerUserConfig;
  80:Core/Src/hw_timerserver.c **** static uint16_t SynchPrescalerUserConfig;
  81:Core/Src/hw_timerserver.c **** static volatile uint16_t MaxWakeupTimerSetup;
  82:Core/Src/hw_timerserver.c **** 
  83:Core/Src/hw_timerserver.c **** /* Global variables ----------------------------------------------------------*/
  84:Core/Src/hw_timerserver.c **** extern RTC_HandleTypeDef hrtc;
  85:Core/Src/hw_timerserver.c **** 
  86:Core/Src/hw_timerserver.c **** /* Private function prototypes -----------------------------------------------*/
  87:Core/Src/hw_timerserver.c **** static void RestartWakeupCounter(uint16_t Value);
  88:Core/Src/hw_timerserver.c **** static uint16_t ReturnTimeElapsed(void);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 3


  89:Core/Src/hw_timerserver.c **** static void RescheduleTimerList(void);
  90:Core/Src/hw_timerserver.c **** static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR);
  91:Core/Src/hw_timerserver.c **** static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID);
  92:Core/Src/hw_timerserver.c **** static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID);
  93:Core/Src/hw_timerserver.c **** static uint16_t linkTimer(uint8_t TimerID);
  94:Core/Src/hw_timerserver.c **** static uint32_t ReadRtcSsrValue(void);
  95:Core/Src/hw_timerserver.c **** 
  96:Core/Src/hw_timerserver.c **** __weak void HW_TS_RTC_CountUpdated_AppNot(void);
  97:Core/Src/hw_timerserver.c **** 
  98:Core/Src/hw_timerserver.c **** /* Functions Definition ------------------------------------------------------*/
  99:Core/Src/hw_timerserver.c **** 
 100:Core/Src/hw_timerserver.c **** /**
 101:Core/Src/hw_timerserver.c ****  * @brief  Read the RTC_SSR value
 102:Core/Src/hw_timerserver.c ****  *         As described in the reference manual, the RTC_SSR shall be read twice to ensure
 103:Core/Src/hw_timerserver.c ****  *         reliability of the value
 104:Core/Src/hw_timerserver.c ****  * @param  None
 105:Core/Src/hw_timerserver.c ****  * @retval SSR value read
 106:Core/Src/hw_timerserver.c ****  */
 107:Core/Src/hw_timerserver.c **** static uint32_t ReadRtcSsrValue(void)
 108:Core/Src/hw_timerserver.c **** {
  28              		.loc 1 108 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 109:Core/Src/hw_timerserver.c ****   uint32_t first_read;
  33              		.loc 1 109 3 view .LVU1
 110:Core/Src/hw_timerserver.c ****   uint32_t second_read;
  34              		.loc 1 110 3 view .LVU2
 111:Core/Src/hw_timerserver.c **** 
 112:Core/Src/hw_timerserver.c ****   first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  35              		.loc 1 112 3 view .LVU3
  36              		.loc 1 112 27 is_stmt 0 view .LVU4
  37 0000 064A     		ldr	r2, .L4
  38 0002 936A     		ldr	r3, [r2, #40]
  39              		.loc 1 112 14 view .LVU5
  40 0004 9BB2     		uxth	r3, r3
  41              	.LVL0:
 113:Core/Src/hw_timerserver.c **** 
 114:Core/Src/hw_timerserver.c ****   second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  42              		.loc 1 114 3 is_stmt 1 view .LVU6
  43              		.loc 1 114 28 is_stmt 0 view .LVU7
  44 0006 906A     		ldr	r0, [r2, #40]
  45              		.loc 1 114 15 view .LVU8
  46 0008 80B2     		uxth	r0, r0
  47              	.LVL1:
 115:Core/Src/hw_timerserver.c **** 
 116:Core/Src/hw_timerserver.c ****   while(first_read != second_read)
  48              		.loc 1 116 3 is_stmt 1 view .LVU9
  49              		.loc 1 116 8 is_stmt 0 view .LVU10
  50 000a 03E0     		b	.L2
  51              	.L3:
 117:Core/Src/hw_timerserver.c ****   {
 118:Core/Src/hw_timerserver.c ****     first_read = second_read;
  52              		.loc 1 118 5 is_stmt 1 view .LVU11
  53              	.LVL2:
 119:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 4


 120:Core/Src/hw_timerserver.c ****     second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  54              		.loc 1 120 5 view .LVU12
  55              		.loc 1 120 30 is_stmt 0 view .LVU13
  56 000c 034B     		ldr	r3, .L4
  57 000e 9A6A     		ldr	r2, [r3, #40]
  58              	.LVL3:
 118:Core/Src/hw_timerserver.c **** 
  59              		.loc 1 118 16 view .LVU14
  60 0010 0346     		mov	r3, r0
  61              		.loc 1 120 17 view .LVU15
  62 0012 90B2     		uxth	r0, r2
  63              	.LVL4:
  64              	.L2:
 116:Core/Src/hw_timerserver.c ****   {
  65              		.loc 1 116 20 is_stmt 1 view .LVU16
  66 0014 8342     		cmp	r3, r0
  67 0016 F9D1     		bne	.L3
 121:Core/Src/hw_timerserver.c ****   }
 122:Core/Src/hw_timerserver.c **** 
 123:Core/Src/hw_timerserver.c ****   return second_read;
  68              		.loc 1 123 3 view .LVU17
 124:Core/Src/hw_timerserver.c **** }
  69              		.loc 1 124 1 is_stmt 0 view .LVU18
  70 0018 7047     		bx	lr
  71              	.L5:
  72 001a 00BF     		.align	2
  73              	.L4:
  74 001c 00280040 		.word	1073752064
  75              		.cfi_endproc
  76              	.LFE1415:
  78              		.section	.text.LinkTimerAfter,"ax",%progbits
  79              		.align	1
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	LinkTimerAfter:
  85              	.LVL5:
  86              	.LFB1416:
 125:Core/Src/hw_timerserver.c **** 
 126:Core/Src/hw_timerserver.c **** /**
 127:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list after the Timer ID specified
 128:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 129:Core/Src/hw_timerserver.c ****  * @param  RefTimerID: The ID of the Timer to be linked after
 130:Core/Src/hw_timerserver.c ****  * @retval None
 131:Core/Src/hw_timerserver.c ****  */
 132:Core/Src/hw_timerserver.c **** static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
 133:Core/Src/hw_timerserver.c **** {
  87              		.loc 1 133 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
 134:Core/Src/hw_timerserver.c ****   uint8_t next_id;
  92              		.loc 1 134 3 view .LVU20
 135:Core/Src/hw_timerserver.c **** 
 136:Core/Src/hw_timerserver.c ****   next_id = aTimerContext[RefTimerID].NextID;
  93              		.loc 1 136 3 view .LVU21
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 5


  94              		.loc 1 136 11 is_stmt 0 view .LVU22
  95 0000 01EB4102 		add	r2, r1, r1, lsl #1
  96 0004 0D4B     		ldr	r3, .L8
  97 0006 03EBC203 		add	r3, r3, r2, lsl #3
  98 000a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
  99 000c DBB2     		uxtb	r3, r3
 100              	.LVL6:
 137:Core/Src/hw_timerserver.c **** 
 138:Core/Src/hw_timerserver.c ****   if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 101              		.loc 1 138 3 is_stmt 1 view .LVU23
 102              		.loc 1 138 5 is_stmt 0 view .LVU24
 103 000e 062B     		cmp	r3, #6
 104 0010 05D0     		beq	.L7
 139:Core/Src/hw_timerserver.c ****   {
 140:Core/Src/hw_timerserver.c ****     aTimerContext[next_id].PreviousID = TimerID;
 105              		.loc 1 140 5 is_stmt 1 view .LVU25
 106              		.loc 1 140 39 is_stmt 0 view .LVU26
 107 0012 03EB430C 		add	ip, r3, r3, lsl #1
 108 0016 094A     		ldr	r2, .L8
 109 0018 02EBCC02 		add	r2, r2, ip, lsl #3
 110 001c 1075     		strb	r0, [r2, #20]
 111              	.L7:
 141:Core/Src/hw_timerserver.c ****   }
 142:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].NextID = next_id;
 112              		.loc 1 142 3 is_stmt 1 view .LVU27
 113              		.loc 1 142 33 is_stmt 0 view .LVU28
 114 001e 074A     		ldr	r2, .L8
 115 0020 00EB400C 		add	ip, r0, r0, lsl #1
 116 0024 02EBCC0C 		add	ip, r2, ip, lsl #3
 117 0028 8CF81530 		strb	r3, [ip, #21]
 143:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].PreviousID = RefTimerID ;
 118              		.loc 1 143 3 is_stmt 1 view .LVU29
 119              		.loc 1 143 37 is_stmt 0 view .LVU30
 120 002c 8CF81410 		strb	r1, [ip, #20]
 144:Core/Src/hw_timerserver.c ****   aTimerContext[RefTimerID].NextID = TimerID;
 121              		.loc 1 144 3 is_stmt 1 view .LVU31
 122              		.loc 1 144 36 is_stmt 0 view .LVU32
 123 0030 01EB4101 		add	r1, r1, r1, lsl #1
 124              	.LVL7:
 125              		.loc 1 144 36 view .LVU33
 126 0034 02EBC102 		add	r2, r2, r1, lsl #3
 127 0038 5075     		strb	r0, [r2, #21]
 128              	.LVL8:
 145:Core/Src/hw_timerserver.c **** 
 146:Core/Src/hw_timerserver.c ****   return;
 129              		.loc 1 146 3 is_stmt 1 view .LVU34
 147:Core/Src/hw_timerserver.c **** }
 130              		.loc 1 147 1 is_stmt 0 view .LVU35
 131 003a 7047     		bx	lr
 132              	.L9:
 133              		.align	2
 134              	.L8:
 135 003c 00000000 		.word	aTimerContext
 136              		.cfi_endproc
 137              	.LFE1416:
 139              		.section	.text.LinkTimerBefore,"ax",%progbits
 140              		.align	1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 6


 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	LinkTimerBefore:
 146              	.LVL9:
 147              	.LFB1417:
 148:Core/Src/hw_timerserver.c **** 
 149:Core/Src/hw_timerserver.c **** /**
 150:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list before the ID specified
 151:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 152:Core/Src/hw_timerserver.c ****  * @param  RefTimerID: The ID of the Timer to be linked before
 153:Core/Src/hw_timerserver.c ****  * @retval None
 154:Core/Src/hw_timerserver.c ****  */
 155:Core/Src/hw_timerserver.c **** static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
 156:Core/Src/hw_timerserver.c **** {
 148              		.loc 1 156 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 157:Core/Src/hw_timerserver.c ****   uint8_t previous_id;
 153              		.loc 1 157 3 view .LVU37
 158:Core/Src/hw_timerserver.c **** 
 159:Core/Src/hw_timerserver.c ****   if(RefTimerID != CurrentRunningTimerID)
 154              		.loc 1 159 3 view .LVU38
 155              		.loc 1 159 17 is_stmt 0 view .LVU39
 156 0000 174B     		ldr	r3, .L13
 157 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 158 0004 DBB2     		uxtb	r3, r3
 159              		.loc 1 159 5 view .LVU40
 160 0006 8B42     		cmp	r3, r1
 161 0008 1DD0     		beq	.L11
 160:Core/Src/hw_timerserver.c ****   {
 161:Core/Src/hw_timerserver.c ****     previous_id = aTimerContext[RefTimerID].PreviousID;
 162              		.loc 1 161 5 is_stmt 1 view .LVU41
 163              		.loc 1 161 17 is_stmt 0 view .LVU42
 164 000a 164B     		ldr	r3, .L13+4
 165 000c 01EB4102 		add	r2, r1, r1, lsl #1
 166 0010 03EBC202 		add	r2, r3, r2, lsl #3
 167 0014 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 168 0016 5FFA82FC 		uxtb	ip, r2
 169              	.LVL10:
 162:Core/Src/hw_timerserver.c **** 
 163:Core/Src/hw_timerserver.c ****     aTimerContext[previous_id].NextID = TimerID;
 170              		.loc 1 163 5 is_stmt 1 view .LVU43
 171              		.loc 1 163 39 is_stmt 0 view .LVU44
 172 001a 02EB4202 		add	r2, r2, r2, lsl #1
 173 001e 03EBC202 		add	r2, r3, r2, lsl #3
 174 0022 5075     		strb	r0, [r2, #21]
 164:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = RefTimerID;
 175              		.loc 1 164 5 is_stmt 1 view .LVU45
 176              		.loc 1 164 35 is_stmt 0 view .LVU46
 177 0024 00EB4002 		add	r2, r0, r0, lsl #1
 178 0028 03EBC202 		add	r2, r3, r2, lsl #3
 179 002c 5175     		strb	r1, [r2, #21]
 165:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].PreviousID = previous_id ;
 180              		.loc 1 165 5 is_stmt 1 view .LVU47
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 7


 181              		.loc 1 165 39 is_stmt 0 view .LVU48
 182 002e 00EB4002 		add	r2, r0, r0, lsl #1
 183 0032 03EBC202 		add	r2, r3, r2, lsl #3
 184 0036 82F814C0 		strb	ip, [r2, #20]
 166:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 185              		.loc 1 166 5 is_stmt 1 view .LVU49
 186              		.loc 1 166 42 is_stmt 0 view .LVU50
 187 003a 01EB4101 		add	r1, r1, r1, lsl #1
 188              	.LVL11:
 189              		.loc 1 166 42 view .LVU51
 190 003e 03EBC103 		add	r3, r3, r1, lsl #3
 191 0042 1875     		strb	r0, [r3, #20]
 192 0044 7047     		bx	lr
 193              	.LVL12:
 194              	.L11:
 167:Core/Src/hw_timerserver.c ****   }
 168:Core/Src/hw_timerserver.c ****   else
 169:Core/Src/hw_timerserver.c ****   {
 170:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = RefTimerID;
 195              		.loc 1 170 5 is_stmt 1 view .LVU52
 196              		.loc 1 170 35 is_stmt 0 view .LVU53
 197 0046 074B     		ldr	r3, .L13+4
 198 0048 00EB4002 		add	r2, r0, r0, lsl #1
 199 004c 03EBC202 		add	r2, r3, r2, lsl #3
 200 0050 5175     		strb	r1, [r2, #21]
 171:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 201              		.loc 1 171 5 is_stmt 1 view .LVU54
 202              		.loc 1 171 42 is_stmt 0 view .LVU55
 203 0052 01EB4101 		add	r1, r1, r1, lsl #1
 204              	.LVL13:
 205              		.loc 1 171 42 view .LVU56
 206 0056 03EBC103 		add	r3, r3, r1, lsl #3
 207 005a 1875     		strb	r0, [r3, #20]
 208              	.LVL14:
 172:Core/Src/hw_timerserver.c ****   }
 173:Core/Src/hw_timerserver.c **** 
 174:Core/Src/hw_timerserver.c ****   return;
 209              		.loc 1 174 3 is_stmt 1 view .LVU57
 175:Core/Src/hw_timerserver.c **** }
 210              		.loc 1 175 1 is_stmt 0 view .LVU58
 211 005c 7047     		bx	lr
 212              	.L14:
 213 005e 00BF     		.align	2
 214              	.L13:
 215 0060 00000000 		.word	CurrentRunningTimerID
 216 0064 00000000 		.word	aTimerContext
 217              		.cfi_endproc
 218              	.LFE1417:
 220              		.section	.text.UnlinkTimer,"ax",%progbits
 221              		.align	1
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	UnlinkTimer:
 227              	.LVL15:
 228              	.LFB1419:
 176:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 8


 177:Core/Src/hw_timerserver.c **** /**
 178:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list
 179:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 180:Core/Src/hw_timerserver.c ****  * @retval None
 181:Core/Src/hw_timerserver.c ****  */
 182:Core/Src/hw_timerserver.c **** static uint16_t linkTimer(uint8_t TimerID)
 183:Core/Src/hw_timerserver.c **** {
 184:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 185:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 186:Core/Src/hw_timerserver.c ****   uint8_t timer_id_lookup;
 187:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 188:Core/Src/hw_timerserver.c **** 
 189:Core/Src/hw_timerserver.c ****   if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 190:Core/Src/hw_timerserver.c ****   {
 191:Core/Src/hw_timerserver.c ****     /**
 192:Core/Src/hw_timerserver.c ****      * No timer in the list
 193:Core/Src/hw_timerserver.c ****      */
 194:Core/Src/hw_timerserver.c ****     PreviousRunningTimerID = CurrentRunningTimerID;
 195:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 196:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 197:Core/Src/hw_timerserver.c **** 
 198:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 199:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 200:Core/Src/hw_timerserver.c ****   }
 201:Core/Src/hw_timerserver.c ****   else
 202:Core/Src/hw_timerserver.c ****   {
 203:Core/Src/hw_timerserver.c ****     time_elapsed = ReturnTimeElapsed();
 204:Core/Src/hw_timerserver.c **** 
 205:Core/Src/hw_timerserver.c ****     /**
 206:Core/Src/hw_timerserver.c ****      * update count of the timer to be linked
 207:Core/Src/hw_timerserver.c ****      */
 208:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].CountLeft += time_elapsed;
 209:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 210:Core/Src/hw_timerserver.c **** 
 211:Core/Src/hw_timerserver.c ****     /**
 212:Core/Src/hw_timerserver.c ****      * Search for index where the new timer shall be linked
 213:Core/Src/hw_timerserver.c ****      */
 214:Core/Src/hw_timerserver.c ****     if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 215:Core/Src/hw_timerserver.c ****     {
 216:Core/Src/hw_timerserver.c ****       /**
 217:Core/Src/hw_timerserver.c ****        * Search for the ID after the first one
 218:Core/Src/hw_timerserver.c ****        */
 219:Core/Src/hw_timerserver.c ****       timer_id_lookup = CurrentRunningTimerID;
 220:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 221:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 222:Core/Src/hw_timerserver.c ****       {
 223:Core/Src/hw_timerserver.c ****         timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 224:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 225:Core/Src/hw_timerserver.c ****       }
 226:Core/Src/hw_timerserver.c **** 
 227:Core/Src/hw_timerserver.c ****       /**
 228:Core/Src/hw_timerserver.c ****        * Link after the ID
 229:Core/Src/hw_timerserver.c ****        */
 230:Core/Src/hw_timerserver.c ****       LinkTimerAfter(TimerID, timer_id_lookup);
 231:Core/Src/hw_timerserver.c ****     }
 232:Core/Src/hw_timerserver.c ****     else
 233:Core/Src/hw_timerserver.c ****     {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 9


 234:Core/Src/hw_timerserver.c ****       /**
 235:Core/Src/hw_timerserver.c ****        * Link before the first ID
 236:Core/Src/hw_timerserver.c ****        */
 237:Core/Src/hw_timerserver.c ****       LinkTimerBefore(TimerID, CurrentRunningTimerID);
 238:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 239:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 240:Core/Src/hw_timerserver.c ****     }
 241:Core/Src/hw_timerserver.c ****   }
 242:Core/Src/hw_timerserver.c **** 
 243:Core/Src/hw_timerserver.c ****   return time_elapsed;
 244:Core/Src/hw_timerserver.c **** }
 245:Core/Src/hw_timerserver.c **** 
 246:Core/Src/hw_timerserver.c **** /**
 247:Core/Src/hw_timerserver.c ****  * @brief  Remove a Timer from the list
 248:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 249:Core/Src/hw_timerserver.c ****  * @param  RequestReadSSR: Request to read the SSR register or not
 250:Core/Src/hw_timerserver.c ****  * @retval None
 251:Core/Src/hw_timerserver.c ****  */
 252:Core/Src/hw_timerserver.c **** static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
 253:Core/Src/hw_timerserver.c **** {
 229              		.loc 1 253 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 234              		.loc 1 253 1 is_stmt 0 view .LVU60
 235 0000 10B4     		push	{r4}
 236              		.cfi_def_cfa_offset 4
 237              		.cfi_offset 4, -4
 254:Core/Src/hw_timerserver.c ****   uint8_t previous_id;
 238              		.loc 1 254 3 is_stmt 1 view .LVU61
 255:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 239              		.loc 1 255 3 view .LVU62
 256:Core/Src/hw_timerserver.c **** 
 257:Core/Src/hw_timerserver.c ****   if(TimerID == CurrentRunningTimerID)
 240              		.loc 1 257 3 view .LVU63
 241              		.loc 1 257 14 is_stmt 0 view .LVU64
 242 0002 234B     		ldr	r3, .L22
 243 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 244 0006 DBB2     		uxtb	r3, r3
 245              		.loc 1 257 5 view .LVU65
 246 0008 8342     		cmp	r3, r0
 247 000a 2CD0     		beq	.L20
 258:Core/Src/hw_timerserver.c ****   {
 259:Core/Src/hw_timerserver.c ****     PreviousRunningTimerID = CurrentRunningTimerID;
 260:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 261:Core/Src/hw_timerserver.c ****   }
 262:Core/Src/hw_timerserver.c ****   else
 263:Core/Src/hw_timerserver.c ****   {
 264:Core/Src/hw_timerserver.c ****     previous_id = aTimerContext[TimerID].PreviousID;
 248              		.loc 1 264 5 is_stmt 1 view .LVU66
 249              		.loc 1 264 17 is_stmt 0 view .LVU67
 250 000c 214C     		ldr	r4, .L22+4
 251 000e 00EB4002 		add	r2, r0, r0, lsl #1
 252 0012 04EBC202 		add	r2, r4, r2, lsl #3
 253 0016 92F814C0 		ldrb	ip, [r2, #20]	@ zero_extendqisi2
 254              	.LVL16:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 10


 265:Core/Src/hw_timerserver.c ****     next_id = aTimerContext[TimerID].NextID;
 255              		.loc 1 265 5 is_stmt 1 view .LVU68
 256              		.loc 1 265 13 is_stmt 0 view .LVU69
 257 001a 537D     		ldrb	r3, [r2, #21]	@ zero_extendqisi2
 258 001c DBB2     		uxtb	r3, r3
 259              	.LVL17:
 266:Core/Src/hw_timerserver.c **** 
 267:Core/Src/hw_timerserver.c ****     aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 260              		.loc 1 267 5 is_stmt 1 view .LVU70
 261              		.loc 1 267 63 is_stmt 0 view .LVU71
 262 001e 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 263 0020 D2B2     		uxtb	r2, r2
 264              		.loc 1 267 39 view .LVU72
 265 0022 0CEB4C0C 		add	ip, ip, ip, lsl #1
 266              	.LVL18:
 267              		.loc 1 267 39 view .LVU73
 268 0026 04EBCC04 		add	r4, r4, ip, lsl #3
 269 002a 6275     		strb	r2, [r4, #21]
 268:Core/Src/hw_timerserver.c ****     if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 270              		.loc 1 268 5 is_stmt 1 view .LVU74
 271              		.loc 1 268 7 is_stmt 0 view .LVU75
 272 002c 062B     		cmp	r3, #6
 273 002e 0BD0     		beq	.L17
 269:Core/Src/hw_timerserver.c ****     {
 270:Core/Src/hw_timerserver.c ****       aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 274              		.loc 1 270 7 is_stmt 1 view .LVU76
 275              		.loc 1 270 65 is_stmt 0 view .LVU77
 276 0030 184A     		ldr	r2, .L22+4
 277 0032 00EB4004 		add	r4, r0, r0, lsl #1
 278 0036 02EBC404 		add	r4, r2, r4, lsl #3
 279 003a 247D     		ldrb	r4, [r4, #20]	@ zero_extendqisi2
 280 003c E4B2     		uxtb	r4, r4
 281              		.loc 1 270 41 view .LVU78
 282 003e 03EB4303 		add	r3, r3, r3, lsl #1
 283              	.LVL19:
 284              		.loc 1 270 41 view .LVU79
 285 0042 02EBC302 		add	r2, r2, r3, lsl #3
 286 0046 1475     		strb	r4, [r2, #20]
 287              	.LVL20:
 288              	.L17:
 271:Core/Src/hw_timerserver.c ****     }
 272:Core/Src/hw_timerserver.c ****   }
 273:Core/Src/hw_timerserver.c **** 
 274:Core/Src/hw_timerserver.c ****   /**
 275:Core/Src/hw_timerserver.c ****    * Timer is out of the list
 276:Core/Src/hw_timerserver.c ****    */
 277:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 289              		.loc 1 277 3 is_stmt 1 view .LVU80
 290              		.loc 1 277 40 is_stmt 0 view .LVU81
 291 0048 00EB4000 		add	r0, r0, r0, lsl #1
 292              	.LVL21:
 293              		.loc 1 277 40 view .LVU82
 294 004c 114B     		ldr	r3, .L22+4
 295 004e 03EBC003 		add	r3, r3, r0, lsl #3
 296 0052 0122     		movs	r2, #1
 297 0054 1A73     		strb	r2, [r3, #12]
 278:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 11


 279:Core/Src/hw_timerserver.c ****   if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_R
 298              		.loc 1 279 3 is_stmt 1 view .LVU83
 299              		.loc 1 279 29 is_stmt 0 view .LVU84
 300 0056 0E4B     		ldr	r3, .L22
 301 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 302 005a DBB2     		uxtb	r3, r3
 303              		.loc 1 279 5 view .LVU85
 304 005c 062B     		cmp	r3, #6
 305 005e 10D0     		beq	.L21
 306              	.L15:
 280:Core/Src/hw_timerserver.c ****   {
 281:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 282:Core/Src/hw_timerserver.c ****   }
 283:Core/Src/hw_timerserver.c **** 
 284:Core/Src/hw_timerserver.c ****   return;
 285:Core/Src/hw_timerserver.c **** }
 307              		.loc 1 285 1 view .LVU86
 308 0060 5DF8044B 		ldr	r4, [sp], #4
 309              		.cfi_remember_state
 310              		.cfi_restore 4
 311              		.cfi_def_cfa_offset 0
 312 0064 7047     		bx	lr
 313              	.LVL22:
 314              	.L20:
 315              		.cfi_restore_state
 259:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 316              		.loc 1 259 5 is_stmt 1 view .LVU87
 259:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 317              		.loc 1 259 28 is_stmt 0 view .LVU88
 318 0066 0A4C     		ldr	r4, .L22
 319 0068 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 320 006a DBB2     		uxtb	r3, r3
 321 006c 0A4A     		ldr	r2, .L22+8
 322 006e 1370     		strb	r3, [r2]
 260:Core/Src/hw_timerserver.c ****   }
 323              		.loc 1 260 5 is_stmt 1 view .LVU89
 260:Core/Src/hw_timerserver.c ****   }
 324              		.loc 1 260 51 is_stmt 0 view .LVU90
 325 0070 00EB4002 		add	r2, r0, r0, lsl #1
 326 0074 074B     		ldr	r3, .L22+4
 327 0076 03EBC203 		add	r3, r3, r2, lsl #3
 328 007a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 329 007c DBB2     		uxtb	r3, r3
 260:Core/Src/hw_timerserver.c ****   }
 330              		.loc 1 260 27 view .LVU91
 331 007e 2370     		strb	r3, [r4]
 332 0080 E2E7     		b	.L17
 333              	.LVL23:
 334              	.L21:
 279:Core/Src/hw_timerserver.c ****   {
 335              		.loc 1 279 68 discriminator 1 view .LVU92
 336 0082 0029     		cmp	r1, #0
 337 0084 ECD1     		bne	.L15
 281:Core/Src/hw_timerserver.c ****   }
 338              		.loc 1 281 5 is_stmt 1 view .LVU93
 281:Core/Src/hw_timerserver.c ****   }
 339              		.loc 1 281 25 is_stmt 0 view .LVU94
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 12


 340 0086 054B     		ldr	r3, .L22+12
 341 0088 4FF0FF32 		mov	r2, #-1
 342 008c 1A60     		str	r2, [r3]
 284:Core/Src/hw_timerserver.c **** }
 343              		.loc 1 284 3 is_stmt 1 view .LVU95
 344 008e E7E7     		b	.L15
 345              	.L23:
 346              		.align	2
 347              	.L22:
 348 0090 00000000 		.word	CurrentRunningTimerID
 349 0094 00000000 		.word	aTimerContext
 350 0098 00000000 		.word	PreviousRunningTimerID
 351 009c 00000000 		.word	SSRValueOnLastSetup
 352              		.cfi_endproc
 353              	.LFE1419:
 355              		.section	.text.ReturnTimeElapsed,"ax",%progbits
 356              		.align	1
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	ReturnTimeElapsed:
 362              	.LFB1420:
 286:Core/Src/hw_timerserver.c **** 
 287:Core/Src/hw_timerserver.c **** /**
 288:Core/Src/hw_timerserver.c ****  * @brief  Return the number of ticks counted by the wakeuptimer since it has been started
 289:Core/Src/hw_timerserver.c ****  * @note  The API is reading the SSR register to get how many ticks have been counted
 290:Core/Src/hw_timerserver.c ****  *        since the time the timer has been started
 291:Core/Src/hw_timerserver.c ****  * @param  None
 292:Core/Src/hw_timerserver.c ****  * @retval Time expired in Ticks
 293:Core/Src/hw_timerserver.c ****  */
 294:Core/Src/hw_timerserver.c **** static uint16_t ReturnTimeElapsed(void)
 295:Core/Src/hw_timerserver.c **** {
 363              		.loc 1 295 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 08B5     		push	{r3, lr}
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
 296:Core/Src/hw_timerserver.c ****   uint32_t  return_value;
 371              		.loc 1 296 3 view .LVU97
 297:Core/Src/hw_timerserver.c ****   uint32_t  wrap_counter;
 372              		.loc 1 297 3 view .LVU98
 298:Core/Src/hw_timerserver.c **** 
 299:Core/Src/hw_timerserver.c ****   if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 373              		.loc 1 299 3 view .LVU99
 374              		.loc 1 299 26 is_stmt 0 view .LVU100
 375 0002 104B     		ldr	r3, .L31
 376 0004 1B68     		ldr	r3, [r3]
 377              		.loc 1 299 5 view .LVU101
 378 0006 B3F1FF3F 		cmp	r3, #-1
 379 000a 02D1     		bne	.L30
 300:Core/Src/hw_timerserver.c ****   {
 301:Core/Src/hw_timerserver.c ****     return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 302:Core/Src/hw_timerserver.c **** 
 303:Core/Src/hw_timerserver.c ****     if (SSRValueOnLastSetup >= return_value)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 13


 304:Core/Src/hw_timerserver.c ****     {
 305:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup - return_value;
 306:Core/Src/hw_timerserver.c ****     }
 307:Core/Src/hw_timerserver.c ****     else
 308:Core/Src/hw_timerserver.c ****     {
 309:Core/Src/hw_timerserver.c ****       wrap_counter = SynchPrescalerUserConfig - return_value;
 310:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 311:Core/Src/hw_timerserver.c ****     }
 312:Core/Src/hw_timerserver.c **** 
 313:Core/Src/hw_timerserver.c ****     /**
 314:Core/Src/hw_timerserver.c ****      * At this stage, ReturnValue holds the number of ticks counted by SSR
 315:Core/Src/hw_timerserver.c ****      * Need to translate in number of ticks counted by the Wakeuptimer
 316:Core/Src/hw_timerserver.c ****      */
 317:Core/Src/hw_timerserver.c ****     return_value = return_value*AsynchPrescalerUserConfig;
 318:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 319:Core/Src/hw_timerserver.c ****   }
 320:Core/Src/hw_timerserver.c ****   else
 321:Core/Src/hw_timerserver.c ****   {
 322:Core/Src/hw_timerserver.c ****     return_value = 0;
 380              		.loc 1 322 18 view .LVU102
 381 000c 0020     		movs	r0, #0
 382              	.L25:
 383              	.LVL24:
 323:Core/Src/hw_timerserver.c ****   }
 324:Core/Src/hw_timerserver.c **** 
 325:Core/Src/hw_timerserver.c ****   return (uint16_t)return_value;
 384              		.loc 1 325 3 is_stmt 1 view .LVU103
 326:Core/Src/hw_timerserver.c **** }
 385              		.loc 1 326 1 is_stmt 0 view .LVU104
 386 000e 80B2     		uxth	r0, r0
 387              	.LVL25:
 388              		.loc 1 326 1 view .LVU105
 389 0010 08BD     		pop	{r3, pc}
 390              	.LVL26:
 391              	.L30:
 301:Core/Src/hw_timerserver.c **** 
 392              		.loc 1 301 5 is_stmt 1 view .LVU106
 301:Core/Src/hw_timerserver.c **** 
 393              		.loc 1 301 20 is_stmt 0 view .LVU107
 394 0012 FFF7FEFF 		bl	ReadRtcSsrValue
 395              	.LVL27:
 303:Core/Src/hw_timerserver.c ****     {
 396              		.loc 1 303 5 is_stmt 1 view .LVU108
 303:Core/Src/hw_timerserver.c ****     {
 397              		.loc 1 303 29 is_stmt 0 view .LVU109
 398 0016 0B4B     		ldr	r3, .L31
 399 0018 1B68     		ldr	r3, [r3]
 303:Core/Src/hw_timerserver.c ****     {
 400              		.loc 1 303 8 view .LVU110
 401 001a 8342     		cmp	r3, r0
 402 001c 0AD3     		bcc	.L26
 305:Core/Src/hw_timerserver.c ****     }
 403              		.loc 1 305 7 is_stmt 1 view .LVU111
 305:Core/Src/hw_timerserver.c ****     }
 404              		.loc 1 305 42 is_stmt 0 view .LVU112
 405 001e 094B     		ldr	r3, .L31
 406 0020 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 14


 305:Core/Src/hw_timerserver.c ****     }
 407              		.loc 1 305 20 view .LVU113
 408 0022 1B1A     		subs	r3, r3, r0
 409              	.LVL28:
 410              	.L27:
 317:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 411              		.loc 1 317 5 is_stmt 1 view .LVU114
 317:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 412              		.loc 1 317 32 is_stmt 0 view .LVU115
 413 0024 084A     		ldr	r2, .L31+4
 414 0026 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 317:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 415              		.loc 1 317 18 view .LVU116
 416 0028 03FB00F0 		mul	r0, r3, r0
 417              	.LVL29:
 318:Core/Src/hw_timerserver.c ****   }
 418              		.loc 1 318 5 is_stmt 1 view .LVU117
 318:Core/Src/hw_timerserver.c ****   }
 419              		.loc 1 318 33 is_stmt 0 view .LVU118
 420 002c 074B     		ldr	r3, .L31+8
 421 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 318:Core/Src/hw_timerserver.c ****   }
 422              		.loc 1 318 18 view .LVU119
 423 0030 D840     		lsrs	r0, r0, r3
 424              	.LVL30:
 318:Core/Src/hw_timerserver.c ****   }
 425              		.loc 1 318 18 view .LVU120
 426 0032 ECE7     		b	.L25
 427              	.L26:
 309:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 428              		.loc 1 309 7 is_stmt 1 view .LVU121
 309:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 429              		.loc 1 309 47 is_stmt 0 view .LVU122
 430 0034 064B     		ldr	r3, .L31+12
 431 0036 1A88     		ldrh	r2, [r3]
 309:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 432              		.loc 1 309 20 view .LVU123
 433 0038 121A     		subs	r2, r2, r0
 434              	.LVL31:
 310:Core/Src/hw_timerserver.c ****     }
 435              		.loc 1 310 7 is_stmt 1 view .LVU124
 310:Core/Src/hw_timerserver.c ****     }
 436              		.loc 1 310 42 is_stmt 0 view .LVU125
 437 003a 024B     		ldr	r3, .L31
 438 003c 1B68     		ldr	r3, [r3]
 310:Core/Src/hw_timerserver.c ****     }
 439              		.loc 1 310 20 view .LVU126
 440 003e 1344     		add	r3, r3, r2
 441              	.LVL32:
 310:Core/Src/hw_timerserver.c ****     }
 442              		.loc 1 310 20 view .LVU127
 443 0040 F0E7     		b	.L27
 444              	.L32:
 445 0042 00BF     		.align	2
 446              	.L31:
 447 0044 00000000 		.word	SSRValueOnLastSetup
 448 0048 00000000 		.word	AsynchPrescalerUserConfig
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 15


 449 004c 00000000 		.word	WakeupTimerDivider
 450 0050 00000000 		.word	SynchPrescalerUserConfig
 451              		.cfi_endproc
 452              	.LFE1420:
 454              		.section	.text.linkTimer,"ax",%progbits
 455              		.align	1
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	linkTimer:
 461              	.LVL33:
 462              	.LFB1418:
 183:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 463              		.loc 1 183 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 0
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 183:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 467              		.loc 1 183 1 is_stmt 0 view .LVU129
 468 0000 70B5     		push	{r4, r5, r6, lr}
 469              		.cfi_def_cfa_offset 16
 470              		.cfi_offset 4, -16
 471              		.cfi_offset 5, -12
 472              		.cfi_offset 6, -8
 473              		.cfi_offset 14, -4
 474 0002 0446     		mov	r4, r0
 184:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 475              		.loc 1 184 3 is_stmt 1 view .LVU130
 185:Core/Src/hw_timerserver.c ****   uint8_t timer_id_lookup;
 476              		.loc 1 185 3 view .LVU131
 186:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 477              		.loc 1 186 3 view .LVU132
 187:Core/Src/hw_timerserver.c **** 
 478              		.loc 1 187 3 view .LVU133
 189:Core/Src/hw_timerserver.c ****   {
 479              		.loc 1 189 3 view .LVU134
 189:Core/Src/hw_timerserver.c ****   {
 480              		.loc 1 189 28 is_stmt 0 view .LVU135
 481 0004 314B     		ldr	r3, .L41
 482 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 483 0008 DBB2     		uxtb	r3, r3
 189:Core/Src/hw_timerserver.c ****   {
 484              		.loc 1 189 5 view .LVU136
 485 000a 062B     		cmp	r3, #6
 486 000c 13D1     		bne	.L34
 194:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 487              		.loc 1 194 5 is_stmt 1 view .LVU137
 194:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 488              		.loc 1 194 28 is_stmt 0 view .LVU138
 489 000e 2F4A     		ldr	r2, .L41
 490 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 491 0012 DBB2     		uxtb	r3, r3
 492 0014 2E49     		ldr	r1, .L41+4
 493 0016 0B70     		strb	r3, [r1]
 195:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 494              		.loc 1 195 5 is_stmt 1 view .LVU139
 195:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 16


 495              		.loc 1 195 27 is_stmt 0 view .LVU140
 496 0018 1070     		strb	r0, [r2]
 196:Core/Src/hw_timerserver.c **** 
 497              		.loc 1 196 5 is_stmt 1 view .LVU141
 196:Core/Src/hw_timerserver.c **** 
 498              		.loc 1 196 35 is_stmt 0 view .LVU142
 499 001a 00EB4004 		add	r4, r0, r0, lsl #1
 500 001e 2D4B     		ldr	r3, .L41+8
 501 0020 03EBC404 		add	r4, r3, r4, lsl #3
 502 0024 0623     		movs	r3, #6
 503 0026 6375     		strb	r3, [r4, #21]
 198:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 504              		.loc 1 198 5 is_stmt 1 view .LVU143
 198:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 505              		.loc 1 198 25 is_stmt 0 view .LVU144
 506 0028 2B4B     		ldr	r3, .L41+12
 507 002a 4FF0FF32 		mov	r2, #-1
 508 002e 1A60     		str	r2, [r3]
 199:Core/Src/hw_timerserver.c ****   }
 509              		.loc 1 199 5 is_stmt 1 view .LVU145
 510              	.LVL34:
 199:Core/Src/hw_timerserver.c ****   }
 511              		.loc 1 199 18 is_stmt 0 view .LVU146
 512 0030 0025     		movs	r5, #0
 513              	.LVL35:
 514              	.L35:
 243:Core/Src/hw_timerserver.c **** }
 515              		.loc 1 243 3 is_stmt 1 view .LVU147
 244:Core/Src/hw_timerserver.c **** 
 516              		.loc 1 244 1 is_stmt 0 view .LVU148
 517 0032 2846     		mov	r0, r5
 518 0034 70BD     		pop	{r4, r5, r6, pc}
 519              	.LVL36:
 520              	.L34:
 203:Core/Src/hw_timerserver.c **** 
 521              		.loc 1 203 5 is_stmt 1 view .LVU149
 203:Core/Src/hw_timerserver.c **** 
 522              		.loc 1 203 20 is_stmt 0 view .LVU150
 523 0036 FFF7FEFF 		bl	ReturnTimeElapsed
 524              	.LVL37:
 203:Core/Src/hw_timerserver.c **** 
 525              		.loc 1 203 20 view .LVU151
 526 003a 0546     		mov	r5, r0
 527              	.LVL38:
 208:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 528              		.loc 1 208 5 is_stmt 1 view .LVU152
 208:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 529              		.loc 1 208 27 is_stmt 0 view .LVU153
 530 003c 254B     		ldr	r3, .L41+8
 531 003e 04EB4402 		add	r2, r4, r4, lsl #1
 532 0042 03EBC202 		add	r2, r3, r2, lsl #3
 533 0046 9168     		ldr	r1, [r2, #8]
 208:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 534              		.loc 1 208 38 view .LVU154
 535 0048 0144     		add	r1, r1, r0
 536 004a 9160     		str	r1, [r2, #8]
 209:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 17


 537              		.loc 1 209 5 is_stmt 1 view .LVU155
 209:Core/Src/hw_timerserver.c **** 
 538              		.loc 1 209 15 is_stmt 0 view .LVU156
 539 004c 04EB4402 		add	r2, r4, r4, lsl #1
 540 0050 03EBC202 		add	r2, r3, r2, lsl #3
 541 0054 9068     		ldr	r0, [r2, #8]
 542              	.LVL39:
 214:Core/Src/hw_timerserver.c ****     {
 543              		.loc 1 214 5 is_stmt 1 view .LVU157
 214:Core/Src/hw_timerserver.c ****     {
 544              		.loc 1 214 44 is_stmt 0 view .LVU158
 545 0056 1D4A     		ldr	r2, .L41
 546 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 547 005a 02EB4202 		add	r2, r2, r2, lsl #1
 548 005e 03EBC203 		add	r3, r3, r2, lsl #3
 549 0062 9B68     		ldr	r3, [r3, #8]
 214:Core/Src/hw_timerserver.c ****     {
 550              		.loc 1 214 7 view .LVU159
 551 0064 8342     		cmp	r3, r0
 552 0066 25D8     		bhi	.L36
 219:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 553              		.loc 1 219 7 is_stmt 1 view .LVU160
 219:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 554              		.loc 1 219 23 is_stmt 0 view .LVU161
 555 0068 184B     		ldr	r3, .L41
 556 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 557 006c D9B2     		uxtb	r1, r3
 558              	.LVL40:
 220:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 559              		.loc 1 220 7 is_stmt 1 view .LVU162
 220:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 560              		.loc 1 220 15 is_stmt 0 view .LVU163
 561 006e 03EB4303 		add	r3, r3, r3, lsl #1
 562 0072 184A     		ldr	r2, .L41+8
 563 0074 02EBC303 		add	r3, r2, r3, lsl #3
 564 0078 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 565 007a DBB2     		uxtb	r3, r3
 566              	.LVL41:
 221:Core/Src/hw_timerserver.c ****       {
 567              		.loc 1 221 7 is_stmt 1 view .LVU164
 221:Core/Src/hw_timerserver.c ****       {
 568              		.loc 1 221 12 is_stmt 0 view .LVU165
 569 007c 0CE0     		b	.L37
 570              	.LVL42:
 571              	.L39:
 223:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 572              		.loc 1 223 9 is_stmt 1 view .LVU166
 223:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 573              		.loc 1 223 25 is_stmt 0 view .LVU167
 574 007e 154A     		ldr	r2, .L41+8
 575 0080 01EB4101 		add	r1, r1, r1, lsl #1
 576              	.LVL43:
 223:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 577              		.loc 1 223 25 view .LVU168
 578 0084 02EBC101 		add	r1, r2, r1, lsl #3
 579 0088 4B7D     		ldrb	r3, [r1, #21]	@ zero_extendqisi2
 580 008a D9B2     		uxtb	r1, r3
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 18


 581              	.LVL44:
 224:Core/Src/hw_timerserver.c ****       }
 582              		.loc 1 224 9 is_stmt 1 view .LVU169
 224:Core/Src/hw_timerserver.c ****       }
 583              		.loc 1 224 17 is_stmt 0 view .LVU170
 584 008c 03EB4303 		add	r3, r3, r3, lsl #1
 585 0090 02EBC302 		add	r2, r2, r3, lsl #3
 586 0094 537D     		ldrb	r3, [r2, #21]	@ zero_extendqisi2
 587 0096 DBB2     		uxtb	r3, r3
 588              	.LVL45:
 589              	.L37:
 221:Core/Src/hw_timerserver.c ****       {
 590              		.loc 1 221 61 is_stmt 1 view .LVU171
 591 0098 062B     		cmp	r3, #6
 592 009a 07D0     		beq	.L38
 221:Core/Src/hw_timerserver.c ****       {
 593              		.loc 1 221 87 is_stmt 0 discriminator 1 view .LVU172
 594 009c 03EB4303 		add	r3, r3, r3, lsl #1
 595              	.LVL46:
 221:Core/Src/hw_timerserver.c ****       {
 596              		.loc 1 221 87 discriminator 1 view .LVU173
 597 00a0 0C4A     		ldr	r2, .L41+8
 598 00a2 02EBC303 		add	r3, r2, r3, lsl #3
 599 00a6 9B68     		ldr	r3, [r3, #8]
 221:Core/Src/hw_timerserver.c ****       {
 600              		.loc 1 221 61 discriminator 1 view .LVU174
 601 00a8 8342     		cmp	r3, r0
 602 00aa E8D9     		bls	.L39
 603              	.L38:
 230:Core/Src/hw_timerserver.c ****     }
 604              		.loc 1 230 7 is_stmt 1 view .LVU175
 605 00ac 2046     		mov	r0, r4
 606              	.LVL47:
 230:Core/Src/hw_timerserver.c ****     }
 607              		.loc 1 230 7 is_stmt 0 view .LVU176
 608 00ae FFF7FEFF 		bl	LinkTimerAfter
 609              	.LVL48:
 230:Core/Src/hw_timerserver.c ****     }
 610              		.loc 1 230 7 view .LVU177
 611 00b2 BEE7     		b	.L35
 612              	.LVL49:
 613              	.L36:
 237:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 614              		.loc 1 237 7 is_stmt 1 view .LVU178
 615 00b4 054E     		ldr	r6, .L41
 616 00b6 3178     		ldrb	r1, [r6]	@ zero_extendqisi2
 617 00b8 2046     		mov	r0, r4
 618              	.LVL50:
 237:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 619              		.loc 1 237 7 is_stmt 0 view .LVU179
 620 00ba FFF7FEFF 		bl	LinkTimerBefore
 621              	.LVL51:
 238:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 622              		.loc 1 238 7 is_stmt 1 view .LVU180
 238:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 623              		.loc 1 238 30 is_stmt 0 view .LVU181
 624 00be 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 19


 625 00c0 DBB2     		uxtb	r3, r3
 626 00c2 034A     		ldr	r2, .L41+4
 627 00c4 1370     		strb	r3, [r2]
 239:Core/Src/hw_timerserver.c ****     }
 628              		.loc 1 239 7 is_stmt 1 view .LVU182
 239:Core/Src/hw_timerserver.c ****     }
 629              		.loc 1 239 29 is_stmt 0 view .LVU183
 630 00c6 3470     		strb	r4, [r6]
 631 00c8 B3E7     		b	.L35
 632              	.L42:
 633 00ca 00BF     		.align	2
 634              	.L41:
 635 00cc 00000000 		.word	CurrentRunningTimerID
 636 00d0 00000000 		.word	PreviousRunningTimerID
 637 00d4 00000000 		.word	aTimerContext
 638 00d8 00000000 		.word	SSRValueOnLastSetup
 639              		.cfi_endproc
 640              	.LFE1418:
 642              		.section	.text.RestartWakeupCounter,"ax",%progbits
 643              		.align	1
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 648              	RestartWakeupCounter:
 649              	.LVL52:
 650              	.LFB1421:
 327:Core/Src/hw_timerserver.c **** 
 328:Core/Src/hw_timerserver.c **** /**
 329:Core/Src/hw_timerserver.c ****  * @brief  Set the wakeup counter
 330:Core/Src/hw_timerserver.c ****  * @note  The API is writing the counter value so that the value is decreased by one to cope with t
 331:Core/Src/hw_timerserver.c ****  *    the interrupt is generated with 1 extra clock cycle (See RefManuel)
 332:Core/Src/hw_timerserver.c ****  *    It assumes all condition are met to be allowed to write the wakeup counter
 333:Core/Src/hw_timerserver.c ****  * @param  Value: Value to be written in the counter
 334:Core/Src/hw_timerserver.c ****  * @retval None
 335:Core/Src/hw_timerserver.c ****  */
 336:Core/Src/hw_timerserver.c **** static void RestartWakeupCounter(uint16_t Value)
 337:Core/Src/hw_timerserver.c **** {
 651              		.loc 1 337 1 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		.loc 1 337 1 is_stmt 0 view .LVU185
 656 0000 10B5     		push	{r4, lr}
 657              		.cfi_def_cfa_offset 8
 658              		.cfi_offset 4, -8
 659              		.cfi_offset 14, -4
 338:Core/Src/hw_timerserver.c ****   /**
 339:Core/Src/hw_timerserver.c ****    * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
 340:Core/Src/hw_timerserver.c ****    * FLAG when the new value will have to be written
 341:Core/Src/hw_timerserver.c ****    *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 342:Core/Src/hw_timerserver.c ****    */
 343:Core/Src/hw_timerserver.c **** 
 344:Core/Src/hw_timerserver.c ****   if(Value == 0)
 660              		.loc 1 344 3 is_stmt 1 view .LVU186
 661              		.loc 1 344 5 is_stmt 0 view .LVU187
 662 0002 48B3     		cbz	r0, .L50
 663 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 20


 345:Core/Src/hw_timerserver.c ****   {
 346:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = ReadRtcSsrValue();
 347:Core/Src/hw_timerserver.c **** 
 348:Core/Src/hw_timerserver.c ****     /**
 349:Core/Src/hw_timerserver.c ****      * Simulate that the Timer expired
 350:Core/Src/hw_timerserver.c ****      */
 351:Core/Src/hw_timerserver.c ****     HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 352:Core/Src/hw_timerserver.c ****   }
 353:Core/Src/hw_timerserver.c ****   else
 354:Core/Src/hw_timerserver.c ****   {
 355:Core/Src/hw_timerserver.c ****     if((Value > 1) ||(WakeupTimerDivider != 1))
 664              		.loc 1 355 5 is_stmt 1 view .LVU188
 665              		.loc 1 355 7 is_stmt 0 view .LVU189
 666 0006 0128     		cmp	r0, #1
 667 0008 2ED9     		bls	.L51
 668              	.L46:
 356:Core/Src/hw_timerserver.c ****     {
 357:Core/Src/hw_timerserver.c ****       Value -= 1;
 669              		.loc 1 357 7 is_stmt 1 view .LVU190
 670              		.loc 1 357 13 is_stmt 0 view .LVU191
 671 000a 013C     		subs	r4, r4, #1
 672 000c A4B2     		uxth	r4, r4
 673              	.LVL53:
 674              	.L48:
 358:Core/Src/hw_timerserver.c ****     }
 359:Core/Src/hw_timerserver.c **** 
 360:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 675              		.loc 1 360 65 is_stmt 1 discriminator 1 view .LVU192
 676              		.loc 1 360 11 is_stmt 0 discriminator 1 view .LVU193
 677 000e 194B     		ldr	r3, .L52
 678 0010 1B68     		ldr	r3, [r3]
 679 0012 DA68     		ldr	r2, [r3, #12]
 680              		.loc 1 360 65 discriminator 1 view .LVU194
 681 0014 12F0040F 		tst	r2, #4
 682 0018 F9D0     		beq	.L48
 361:Core/Src/hw_timerserver.c **** 
 362:Core/Src/hw_timerserver.c ****     /**
 363:Core/Src/hw_timerserver.c ****      * make sure to clear the flags after checking the WUTWF.
 364:Core/Src/hw_timerserver.c ****      * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 365:Core/Src/hw_timerserver.c ****      * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 366:Core/Src/hw_timerserver.c ****      * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in bet
 367:Core/Src/hw_timerserver.c ****      * due to the autoreload feature
 368:Core/Src/hw_timerserver.c ****      */
 369:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 683              		.loc 1 369 5 is_stmt 1 view .LVU195
 684 001a DA68     		ldr	r2, [r3, #12]
 685 001c D2B2     		uxtb	r2, r2
 686 001e 62F49062 		orn	r2, r2, #1152
 687 0022 DA60     		str	r2, [r3, #12]
 370:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 688              		.loc 1 370 5 view .LVU196
 689 0024 144B     		ldr	r3, .L52+4
 690 0026 4FF40022 		mov	r2, #524288
 691 002a DA60     		str	r2, [r3, #12]
 371:Core/Src/hw_timerserver.c ****     HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 692              		.loc 1 371 5 view .LVU197
 693 002c 0320     		movs	r0, #3
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 21


 694 002e FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 695              	.LVL54:
 372:Core/Src/hw_timerserver.c **** 
 373:Core/Src/hw_timerserver.c ****     MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 696              		.loc 1 373 5 view .LVU198
 697 0032 124A     		ldr	r2, .L52+8
 698 0034 5369     		ldr	r3, [r2, #20]
 699 0036 6FF30F03 		bfc	r3, #0, #16
 700 003a 1C43     		orrs	r4, r4, r3
 701              	.LVL55:
 702              		.loc 1 373 5 is_stmt 0 view .LVU199
 703 003c 5461     		str	r4, [r2, #20]
 374:Core/Src/hw_timerserver.c **** 
 375:Core/Src/hw_timerserver.c ****     /**
 376:Core/Src/hw_timerserver.c ****      * Update the value here after the WUTWF polling that may take some time
 377:Core/Src/hw_timerserver.c ****      */
 378:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = ReadRtcSsrValue();
 704              		.loc 1 378 5 is_stmt 1 view .LVU200
 705              		.loc 1 378 27 is_stmt 0 view .LVU201
 706 003e FFF7FEFF 		bl	ReadRtcSsrValue
 707              	.LVL56:
 708              		.loc 1 378 25 discriminator 1 view .LVU202
 709 0042 0F4B     		ldr	r3, .L52+12
 710 0044 1860     		str	r0, [r3]
 379:Core/Src/hw_timerserver.c **** 
 380:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 711              		.loc 1 380 5 is_stmt 1 view .LVU203
 712 0046 0B4B     		ldr	r3, .L52
 713 0048 1A68     		ldr	r2, [r3]
 714 004a 9368     		ldr	r3, [r2, #8]
 715 004c 43F48063 		orr	r3, r3, #1024
 716 0050 9360     		str	r3, [r2, #8]
 381:Core/Src/hw_timerserver.c **** 
 382:Core/Src/hw_timerserver.c ****     HW_TS_RTC_CountUpdated_AppNot();
 717              		.loc 1 382 5 view .LVU204
 718 0052 FFF7FEFF 		bl	HW_TS_RTC_CountUpdated_AppNot
 719              	.LVL57:
 383:Core/Src/hw_timerserver.c ****   }
 384:Core/Src/hw_timerserver.c **** 
 385:Core/Src/hw_timerserver.c ****   return ;
 720              		.loc 1 385 3 view .LVU205
 721              	.L43:
 386:Core/Src/hw_timerserver.c **** }
 722              		.loc 1 386 1 is_stmt 0 view .LVU206
 723 0056 10BD     		pop	{r4, pc}
 724              	.LVL58:
 725              	.L50:
 346:Core/Src/hw_timerserver.c **** 
 726              		.loc 1 346 5 is_stmt 1 view .LVU207
 346:Core/Src/hw_timerserver.c **** 
 727              		.loc 1 346 27 is_stmt 0 view .LVU208
 728 0058 FFF7FEFF 		bl	ReadRtcSsrValue
 729              	.LVL59:
 346:Core/Src/hw_timerserver.c **** 
 730              		.loc 1 346 25 discriminator 1 view .LVU209
 731 005c 084B     		ldr	r3, .L52+12
 732 005e 1860     		str	r0, [r3]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 22


 351:Core/Src/hw_timerserver.c ****   }
 733              		.loc 1 351 5 is_stmt 1 view .LVU210
 734 0060 0320     		movs	r0, #3
 735 0062 FFF7FEFF 		bl	HAL_NVIC_SetPendingIRQ
 736              	.LVL60:
 737 0066 F6E7     		b	.L43
 738              	.LVL61:
 739              	.L51:
 355:Core/Src/hw_timerserver.c ****     {
 740              		.loc 1 355 42 is_stmt 0 discriminator 1 view .LVU211
 741 0068 064B     		ldr	r3, .L52+16
 742 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 355:Core/Src/hw_timerserver.c ****     {
 743              		.loc 1 355 20 discriminator 1 view .LVU212
 744 006c 012B     		cmp	r3, #1
 745 006e CCD1     		bne	.L46
 746 0070 CDE7     		b	.L48
 747              	.L53:
 748 0072 00BF     		.align	2
 749              	.L52:
 750 0074 00000000 		.word	hrtc
 751 0078 00080058 		.word	1476397056
 752 007c 00280040 		.word	1073752064
 753 0080 00000000 		.word	SSRValueOnLastSetup
 754 0084 00000000 		.word	WakeupTimerDivider
 755              		.cfi_endproc
 756              	.LFE1421:
 758              		.section	.text.RescheduleTimerList,"ax",%progbits
 759              		.align	1
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	RescheduleTimerList:
 765              	.LFB1422:
 387:Core/Src/hw_timerserver.c **** 
 388:Core/Src/hw_timerserver.c **** /**
 389:Core/Src/hw_timerserver.c ****  * @brief  Reschedule the list of timer
 390:Core/Src/hw_timerserver.c ****  * @note  1) Update the count left for each timer in the list
 391:Core/Src/hw_timerserver.c ****  *    2) Setup the wakeuptimer
 392:Core/Src/hw_timerserver.c ****  * @param  None
 393:Core/Src/hw_timerserver.c ****  * @retval None
 394:Core/Src/hw_timerserver.c ****  */
 395:Core/Src/hw_timerserver.c **** static void RescheduleTimerList(void)
 396:Core/Src/hw_timerserver.c **** {
 766              		.loc 1 396 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770 0000 38B5     		push	{r3, r4, r5, lr}
 771              		.cfi_def_cfa_offset 16
 772              		.cfi_offset 3, -16
 773              		.cfi_offset 4, -12
 774              		.cfi_offset 5, -8
 775              		.cfi_offset 14, -4
 397:Core/Src/hw_timerserver.c ****   uint8_t   localTimerID;
 776              		.loc 1 397 3 view .LVU214
 398:Core/Src/hw_timerserver.c ****   uint32_t  timecountleft;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 23


 777              		.loc 1 398 3 view .LVU215
 399:Core/Src/hw_timerserver.c ****   uint16_t  wakeup_timer_value;
 778              		.loc 1 399 3 view .LVU216
 400:Core/Src/hw_timerserver.c ****   uint16_t  time_elapsed;
 779              		.loc 1 400 3 view .LVU217
 401:Core/Src/hw_timerserver.c **** 
 402:Core/Src/hw_timerserver.c ****   /**
 403:Core/Src/hw_timerserver.c ****    * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
 404:Core/Src/hw_timerserver.c ****    * FLAG when the new value will have to be written
 405:Core/Src/hw_timerserver.c ****    */
 406:Core/Src/hw_timerserver.c ****   if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 780              		.loc 1 406 3 view .LVU218
 781              		.loc 1 406 7 is_stmt 0 view .LVU219
 782 0002 2E4B     		ldr	r3, .L66
 783 0004 9B68     		ldr	r3, [r3, #8]
 784              		.loc 1 406 5 view .LVU220
 785 0006 13F4806F 		tst	r3, #1024
 786 000a 05D0     		beq	.L55
 787              	.L56:
 407:Core/Src/hw_timerserver.c ****   {
 408:Core/Src/hw_timerserver.c ****     /**
 409:Core/Src/hw_timerserver.c ****      * Wait for the flag to be back to 0 when the wakeup timer is enabled
 410:Core/Src/hw_timerserver.c ****      */
 411:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 788              		.loc 1 411 65 is_stmt 1 discriminator 1 view .LVU221
 789              		.loc 1 411 11 is_stmt 0 discriminator 1 view .LVU222
 790 000c 2C4B     		ldr	r3, .L66+4
 791 000e 1B68     		ldr	r3, [r3]
 792 0010 DB68     		ldr	r3, [r3, #12]
 793              		.loc 1 411 65 discriminator 1 view .LVU223
 794 0012 13F0040F 		tst	r3, #4
 795 0016 F9D1     		bne	.L56
 796              	.L55:
 412:Core/Src/hw_timerserver.c ****   }
 413:Core/Src/hw_timerserver.c ****   __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 797              		.loc 1 413 3 is_stmt 1 view .LVU224
 798 0018 294B     		ldr	r3, .L66+4
 799 001a 1A68     		ldr	r2, [r3]
 800 001c 9368     		ldr	r3, [r2, #8]
 801 001e 23F48063 		bic	r3, r3, #1024
 802 0022 9360     		str	r3, [r2, #8]
 414:Core/Src/hw_timerserver.c **** 
 415:Core/Src/hw_timerserver.c ****   localTimerID = CurrentRunningTimerID;
 803              		.loc 1 415 3 view .LVU225
 804              		.loc 1 415 16 is_stmt 0 view .LVU226
 805 0024 274B     		ldr	r3, .L66+8
 806 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 807 0028 DCB2     		uxtb	r4, r3
 808              	.LVL62:
 416:Core/Src/hw_timerserver.c **** 
 417:Core/Src/hw_timerserver.c ****   /**
 418:Core/Src/hw_timerserver.c ****    * Calculate what will be the value to write in the wakeuptimer
 419:Core/Src/hw_timerserver.c ****    */
 420:Core/Src/hw_timerserver.c ****   timecountleft = aTimerContext[localTimerID].CountLeft;
 809              		.loc 1 420 3 is_stmt 1 view .LVU227
 810              		.loc 1 420 17 is_stmt 0 view .LVU228
 811 002a 03EB4303 		add	r3, r3, r3, lsl #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 24


 812 002e 264A     		ldr	r2, .L66+12
 813 0030 02EBC303 		add	r3, r2, r3, lsl #3
 814 0034 9D68     		ldr	r5, [r3, #8]
 815              	.LVL63:
 421:Core/Src/hw_timerserver.c **** 
 422:Core/Src/hw_timerserver.c ****   /**
 423:Core/Src/hw_timerserver.c ****    * Read how much has been counted
 424:Core/Src/hw_timerserver.c ****    */
 425:Core/Src/hw_timerserver.c ****   time_elapsed = ReturnTimeElapsed();
 816              		.loc 1 425 3 is_stmt 1 view .LVU229
 817              		.loc 1 425 18 is_stmt 0 view .LVU230
 818 0036 FFF7FEFF 		bl	ReturnTimeElapsed
 819              	.LVL64:
 820 003a 8446     		mov	ip, r0
 821              	.LVL65:
 426:Core/Src/hw_timerserver.c **** 
 427:Core/Src/hw_timerserver.c ****   if(timecountleft < time_elapsed )
 822              		.loc 1 427 3 is_stmt 1 view .LVU231
 823              		.loc 1 427 5 is_stmt 0 view .LVU232
 824 003c A842     		cmp	r0, r5
 825 003e 04D9     		bls	.L57
 428:Core/Src/hw_timerserver.c ****   {
 429:Core/Src/hw_timerserver.c ****     /**
 430:Core/Src/hw_timerserver.c ****      * There is no tick left to count
 431:Core/Src/hw_timerserver.c ****      */
 432:Core/Src/hw_timerserver.c ****     wakeup_timer_value = 0;
 826              		.loc 1 432 5 is_stmt 1 view .LVU233
 827              	.LVL66:
 433:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 828              		.loc 1 433 5 view .LVU234
 829              		.loc 1 433 27 is_stmt 0 view .LVU235
 830 0040 224B     		ldr	r3, .L66+16
 831 0042 0122     		movs	r2, #1
 832 0044 1A70     		strb	r2, [r3]
 432:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 833              		.loc 1 432 24 view .LVU236
 834 0046 0020     		movs	r0, #0
 835              	.LVL67:
 432:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 836              		.loc 1 432 24 view .LVU237
 837 0048 24E0     		b	.L62
 838              	.LVL68:
 839              	.L57:
 434:Core/Src/hw_timerserver.c ****   }
 435:Core/Src/hw_timerserver.c ****   else
 436:Core/Src/hw_timerserver.c ****   {
 437:Core/Src/hw_timerserver.c ****     if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 840              		.loc 1 437 5 is_stmt 1 view .LVU238
 841              		.loc 1 437 38 is_stmt 0 view .LVU239
 842 004a 214B     		ldr	r3, .L66+20
 843 004c 1B88     		ldrh	r3, [r3]
 844 004e 10FA83F3 		uxtah	r3, r0, r3
 845              		.loc 1 437 7 view .LVU240
 846 0052 AB42     		cmp	r3, r5
 847 0054 06D2     		bcs	.L59
 438:Core/Src/hw_timerserver.c ****     {
 439:Core/Src/hw_timerserver.c ****       /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 25


 440:Core/Src/hw_timerserver.c ****        * The number of tick left is greater than the Wakeuptimer maximum value
 441:Core/Src/hw_timerserver.c ****        */
 442:Core/Src/hw_timerserver.c ****       wakeup_timer_value = MaxWakeupTimerSetup;
 848              		.loc 1 442 7 is_stmt 1 view .LVU241
 849              		.loc 1 442 26 is_stmt 0 view .LVU242
 850 0056 1E4B     		ldr	r3, .L66+20
 851 0058 1888     		ldrh	r0, [r3]
 852              	.LVL69:
 853              		.loc 1 442 26 view .LVU243
 854 005a 80B2     		uxth	r0, r0
 855              	.LVL70:
 443:Core/Src/hw_timerserver.c **** 
 444:Core/Src/hw_timerserver.c ****       WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 856              		.loc 1 444 7 is_stmt 1 view .LVU244
 857              		.loc 1 444 29 is_stmt 0 view .LVU245
 858 005c 1B4B     		ldr	r3, .L66+16
 859 005e 0022     		movs	r2, #0
 860 0060 1A70     		strb	r2, [r3]
 861 0062 17E0     		b	.L62
 862              	.LVL71:
 863              	.L59:
 445:Core/Src/hw_timerserver.c ****     }
 446:Core/Src/hw_timerserver.c ****     else
 447:Core/Src/hw_timerserver.c ****     {
 448:Core/Src/hw_timerserver.c ****       wakeup_timer_value = timecountleft - time_elapsed;
 864              		.loc 1 448 7 is_stmt 1 view .LVU246
 865              		.loc 1 448 42 is_stmt 0 view .LVU247
 866 0064 A8B2     		uxth	r0, r5
 867              	.LVL72:
 868              		.loc 1 448 26 view .LVU248
 869 0066 A0EB0C00 		sub	r0, r0, ip
 870 006a 80B2     		uxth	r0, r0
 871              	.LVL73:
 449:Core/Src/hw_timerserver.c ****       WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 872              		.loc 1 449 7 is_stmt 1 view .LVU249
 873              		.loc 1 449 29 is_stmt 0 view .LVU250
 874 006c 174B     		ldr	r3, .L66+16
 875 006e 0122     		movs	r2, #1
 876 0070 1A70     		strb	r2, [r3]
 877 0072 0FE0     		b	.L62
 878              	.L60:
 450:Core/Src/hw_timerserver.c ****     }
 451:Core/Src/hw_timerserver.c **** 
 452:Core/Src/hw_timerserver.c ****   }
 453:Core/Src/hw_timerserver.c **** 
 454:Core/Src/hw_timerserver.c ****   /**
 455:Core/Src/hw_timerserver.c ****    * update ticks left to be counted for each timer
 456:Core/Src/hw_timerserver.c ****    */
 457:Core/Src/hw_timerserver.c ****   while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 458:Core/Src/hw_timerserver.c ****   {
 459:Core/Src/hw_timerserver.c ****     if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 460:Core/Src/hw_timerserver.c ****     {
 461:Core/Src/hw_timerserver.c ****       aTimerContext[localTimerID].CountLeft = 0;
 462:Core/Src/hw_timerserver.c ****     }
 463:Core/Src/hw_timerserver.c ****     else
 464:Core/Src/hw_timerserver.c ****     {
 465:Core/Src/hw_timerserver.c ****       aTimerContext[localTimerID].CountLeft -= time_elapsed;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 26


 879              		.loc 1 465 7 is_stmt 1 view .LVU251
 880              		.loc 1 465 34 is_stmt 0 view .LVU252
 881 0074 04EB4404 		add	r4, r4, r4, lsl #1
 882              	.LVL74:
 883              		.loc 1 465 34 view .LVU253
 884 0078 134A     		ldr	r2, .L66+12
 885 007a 02EBC404 		add	r4, r2, r4, lsl #3
 886 007e A268     		ldr	r2, [r4, #8]
 887              		.loc 1 465 45 view .LVU254
 888 0080 A2EB0C02 		sub	r2, r2, ip
 889 0084 A260     		str	r2, [r4, #8]
 890              	.L61:
 466:Core/Src/hw_timerserver.c ****     }
 467:Core/Src/hw_timerserver.c ****     localTimerID = aTimerContext[localTimerID].NextID;
 891              		.loc 1 467 5 is_stmt 1 view .LVU255
 892              		.loc 1 467 18 is_stmt 0 view .LVU256
 893 0086 03EB4303 		add	r3, r3, r3, lsl #1
 894              	.LVL75:
 895              		.loc 1 467 18 view .LVU257
 896 008a 0F4A     		ldr	r2, .L66+12
 897 008c 02EBC303 		add	r3, r2, r3, lsl #3
 898 0090 5C7D     		ldrb	r4, [r3, #21]	@ zero_extendqisi2
 899 0092 E4B2     		uxtb	r4, r4
 900              	.LVL76:
 901              	.L62:
 457:Core/Src/hw_timerserver.c ****   {
 902              		.loc 1 457 22 is_stmt 1 view .LVU258
 903 0094 062C     		cmp	r4, #6
 904 0096 0ED0     		beq	.L65
 459:Core/Src/hw_timerserver.c ****     {
 905              		.loc 1 459 5 view .LVU259
 459:Core/Src/hw_timerserver.c ****     {
 906              		.loc 1 459 36 is_stmt 0 view .LVU260
 907 0098 2346     		mov	r3, r4
 908 009a 04EB4401 		add	r1, r4, r4, lsl #1
 909 009e 0A4A     		ldr	r2, .L66+12
 910 00a0 02EBC102 		add	r2, r2, r1, lsl #3
 911 00a4 9268     		ldr	r2, [r2, #8]
 459:Core/Src/hw_timerserver.c ****     {
 912              		.loc 1 459 8 view .LVU261
 913 00a6 9445     		cmp	ip, r2
 914 00a8 E4D9     		bls	.L60
 461:Core/Src/hw_timerserver.c ****     }
 915              		.loc 1 461 7 is_stmt 1 view .LVU262
 461:Core/Src/hw_timerserver.c ****     }
 916              		.loc 1 461 45 is_stmt 0 view .LVU263
 917 00aa 074A     		ldr	r2, .L66+12
 918 00ac 02EBC104 		add	r4, r2, r1, lsl #3
 919              	.LVL77:
 461:Core/Src/hw_timerserver.c ****     }
 920              		.loc 1 461 45 view .LVU264
 921 00b0 0022     		movs	r2, #0
 922 00b2 A260     		str	r2, [r4, #8]
 923 00b4 E7E7     		b	.L61
 924              	.LVL78:
 925              	.L65:
 468:Core/Src/hw_timerserver.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 27


 469:Core/Src/hw_timerserver.c **** 
 470:Core/Src/hw_timerserver.c ****   /**
 471:Core/Src/hw_timerserver.c ****    * Write next count
 472:Core/Src/hw_timerserver.c ****    */
 473:Core/Src/hw_timerserver.c ****   RestartWakeupCounter(wakeup_timer_value);
 926              		.loc 1 473 3 is_stmt 1 view .LVU265
 927 00b6 FFF7FEFF 		bl	RestartWakeupCounter
 928              	.LVL79:
 474:Core/Src/hw_timerserver.c **** 
 475:Core/Src/hw_timerserver.c ****   return ;
 929              		.loc 1 475 3 view .LVU266
 476:Core/Src/hw_timerserver.c **** }
 930              		.loc 1 476 1 is_stmt 0 view .LVU267
 931 00ba 38BD     		pop	{r3, r4, r5, pc}
 932              	.LVL80:
 933              	.L67:
 934              		.loc 1 476 1 view .LVU268
 935              		.align	2
 936              	.L66:
 937 00bc 00280040 		.word	1073752064
 938 00c0 00000000 		.word	hrtc
 939 00c4 00000000 		.word	CurrentRunningTimerID
 940 00c8 00000000 		.word	aTimerContext
 941 00cc 00000000 		.word	WakeupTimerLimitation
 942 00d0 00000000 		.word	MaxWakeupTimerSetup
 943              		.cfi_endproc
 944              	.LFE1422:
 946              		.section	.text.HW_TS_Init,"ax",%progbits
 947              		.align	1
 948              		.global	HW_TS_Init
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 953              	HW_TS_Init:
 954              	.LVL81:
 955              	.LFB1424:
 477:Core/Src/hw_timerserver.c **** 
 478:Core/Src/hw_timerserver.c **** /* Public functions ----------------------------------------------------------*/
 479:Core/Src/hw_timerserver.c **** 
 480:Core/Src/hw_timerserver.c **** /**
 481:Core/Src/hw_timerserver.c ****  * For all public interface except that may need write access to the RTC, the RTC
 482:Core/Src/hw_timerserver.c ****  * shall be unlock at the beginning and locked at the output
 483:Core/Src/hw_timerserver.c ****  * In order to ease maintainability, the unlock is done at the top and the lock at then end
 484:Core/Src/hw_timerserver.c ****  * in case some new implementation is coming in the future
 485:Core/Src/hw_timerserver.c ****  */
 486:Core/Src/hw_timerserver.c **** 
 487:Core/Src/hw_timerserver.c **** void HW_TS_RTC_Wakeup_Handler(void)
 488:Core/Src/hw_timerserver.c **** {
 489:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t ptimer_callback;
 490:Core/Src/hw_timerserver.c ****   uint32_t timer_process_id;
 491:Core/Src/hw_timerserver.c ****   uint8_t local_current_running_timer_id;
 492:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 493:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 494:Core/Src/hw_timerserver.c **** #endif
 495:Core/Src/hw_timerserver.c **** 
 496:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 497:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 28


 498:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 499:Core/Src/hw_timerserver.c **** #endif
 500:Core/Src/hw_timerserver.c **** 
 501:Core/Src/hw_timerserver.c **** /* Disable the write protection for RTC registers */
 502:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 503:Core/Src/hw_timerserver.c **** 
 504:Core/Src/hw_timerserver.c ****   /**
 505:Core/Src/hw_timerserver.c ****    * Disable the Wakeup Timer
 506:Core/Src/hw_timerserver.c ****    * This may speed up a bit the processing to wait the timer to be disabled
 507:Core/Src/hw_timerserver.c ****    * The timer is still counting 2 RTCCLK
 508:Core/Src/hw_timerserver.c ****    */
 509:Core/Src/hw_timerserver.c ****   __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 510:Core/Src/hw_timerserver.c **** 
 511:Core/Src/hw_timerserver.c ****   local_current_running_timer_id = CurrentRunningTimerID;
 512:Core/Src/hw_timerserver.c **** 
 513:Core/Src/hw_timerserver.c ****   if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 514:Core/Src/hw_timerserver.c ****   {
 515:Core/Src/hw_timerserver.c ****     ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 516:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 517:Core/Src/hw_timerserver.c **** 
 518:Core/Src/hw_timerserver.c ****     /**
 519:Core/Src/hw_timerserver.c ****      * It should be good to check whether the TimeElapsed is greater or not than the tick left to b
 520:Core/Src/hw_timerserver.c ****      * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 
 521:Core/Src/hw_timerserver.c ****      * to be left whereas the count is over
 522:Core/Src/hw_timerserver.c ****      * A more secure implementation has been done with a flag to state whereas the full count has b
 523:Core/Src/hw_timerserver.c ****      * in the wakeuptimer or not
 524:Core/Src/hw_timerserver.c ****      */
 525:Core/Src/hw_timerserver.c ****     if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 526:Core/Src/hw_timerserver.c ****     {
 527:Core/Src/hw_timerserver.c ****       if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 528:Core/Src/hw_timerserver.c ****       {
 529:Core/Src/hw_timerserver.c ****         UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 530:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 531:Core/Src/hw_timerserver.c ****         __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 532:Core/Src/hw_timerserver.c **** #endif
 533:Core/Src/hw_timerserver.c ****         HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].C
 534:Core/Src/hw_timerserver.c **** 
 535:Core/Src/hw_timerserver.c ****         /* Disable the write protection for RTC registers */
 536:Core/Src/hw_timerserver.c ****         __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 537:Core/Src/hw_timerserver.c ****         }
 538:Core/Src/hw_timerserver.c ****       else
 539:Core/Src/hw_timerserver.c ****       {
 540:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 541:Core/Src/hw_timerserver.c ****         __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 542:Core/Src/hw_timerserver.c **** #endif
 543:Core/Src/hw_timerserver.c ****         HW_TS_Stop(local_current_running_timer_id);
 544:Core/Src/hw_timerserver.c **** 
 545:Core/Src/hw_timerserver.c ****         /* Disable the write protection for RTC registers */
 546:Core/Src/hw_timerserver.c ****         __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 547:Core/Src/hw_timerserver.c ****         }
 548:Core/Src/hw_timerserver.c **** 
 549:Core/Src/hw_timerserver.c ****       HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 550:Core/Src/hw_timerserver.c ****     }
 551:Core/Src/hw_timerserver.c ****     else
 552:Core/Src/hw_timerserver.c ****     {
 553:Core/Src/hw_timerserver.c ****       RescheduleTimerList();
 554:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 29


 555:Core/Src/hw_timerserver.c ****       __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 556:Core/Src/hw_timerserver.c **** #endif
 557:Core/Src/hw_timerserver.c ****     }
 558:Core/Src/hw_timerserver.c ****   }
 559:Core/Src/hw_timerserver.c ****   else
 560:Core/Src/hw_timerserver.c ****   {
 561:Core/Src/hw_timerserver.c ****     /**
 562:Core/Src/hw_timerserver.c ****      * We should never end up in this case
 563:Core/Src/hw_timerserver.c ****      * However, if due to any bug in the timer server this is the case, the mistake may not impact 
 564:Core/Src/hw_timerserver.c ****      * We could just clean the interrupt flag and get out from this unexpected interrupt
 565:Core/Src/hw_timerserver.c ****      */
 566:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 567:Core/Src/hw_timerserver.c **** 
 568:Core/Src/hw_timerserver.c ****     /**
 569:Core/Src/hw_timerserver.c ****      * make sure to clear the flags after checking the WUTWF.
 570:Core/Src/hw_timerserver.c ****      * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 571:Core/Src/hw_timerserver.c ****      * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 572:Core/Src/hw_timerserver.c ****      * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in bet
 573:Core/Src/hw_timerserver.c ****      * due to the autoreload feature
 574:Core/Src/hw_timerserver.c ****      */
 575:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 576:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 577:Core/Src/hw_timerserver.c **** 
 578:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 579:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 580:Core/Src/hw_timerserver.c **** #endif
 581:Core/Src/hw_timerserver.c ****   }
 582:Core/Src/hw_timerserver.c **** 
 583:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 584:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 585:Core/Src/hw_timerserver.c **** 
 586:Core/Src/hw_timerserver.c ****   return;
 587:Core/Src/hw_timerserver.c **** }
 588:Core/Src/hw_timerserver.c **** 
 589:Core/Src/hw_timerserver.c **** void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
 590:Core/Src/hw_timerserver.c **** {
 956              		.loc 1 590 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 960              		.loc 1 590 1 is_stmt 0 view .LVU270
 961 0000 10B5     		push	{r4, lr}
 962              		.cfi_def_cfa_offset 8
 963              		.cfi_offset 4, -8
 964              		.cfi_offset 14, -4
 591:Core/Src/hw_timerserver.c ****   uint8_t loop;
 965              		.loc 1 591 3 is_stmt 1 view .LVU271
 592:Core/Src/hw_timerserver.c ****   uint32_t localmaxwakeuptimersetup;
 966              		.loc 1 592 3 view .LVU272
 593:Core/Src/hw_timerserver.c **** 
 594:Core/Src/hw_timerserver.c ****  /* Disable the write protection for RTC registers */
 595:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 967              		.loc 1 595 3 view .LVU273
 968              		.loc 1 595 3 view .LVU274
 969 0002 484B     		ldr	r3, .L78
 970 0004 1B68     		ldr	r3, [r3]
 971 0006 CA22     		movs	r2, #202
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 30


 972 0008 5A62     		str	r2, [r3, #36]
 973              		.loc 1 595 3 view .LVU275
 974 000a 5322     		movs	r2, #83
 975 000c 5A62     		str	r2, [r3, #36]
 976              		.loc 1 595 3 view .LVU276
 596:Core/Src/hw_timerserver.c **** 
 597:Core/Src/hw_timerserver.c ****   SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 977              		.loc 1 597 3 view .LVU277
 978 000e 464B     		ldr	r3, .L78+4
 979 0010 9A68     		ldr	r2, [r3, #8]
 980 0012 42F02002 		orr	r2, r2, #32
 981 0016 9A60     		str	r2, [r3, #8]
 598:Core/Src/hw_timerserver.c **** 
 599:Core/Src/hw_timerserver.c ****   /**
 600:Core/Src/hw_timerserver.c ****    * Readout the user config
 601:Core/Src/hw_timerserver.c ****    */
 602:Core/Src/hw_timerserver.c ****   WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 982              		.loc 1 602 3 view .LVU278
 983              		.loc 1 602 41 is_stmt 0 view .LVU279
 984 0018 9A68     		ldr	r2, [r3, #8]
 985              		.loc 1 602 30 view .LVU280
 986 001a 02F00702 		and	r2, r2, #7
 987              		.loc 1 602 27 view .LVU281
 988 001e C2F10402 		rsb	r2, r2, #4
 989 0022 D2B2     		uxtb	r2, r2
 990              		.loc 1 602 22 view .LVU282
 991 0024 4149     		ldr	r1, .L78+8
 992              	.LVL82:
 993              		.loc 1 602 22 view .LVU283
 994 0026 0A70     		strb	r2, [r1]
 603:Core/Src/hw_timerserver.c **** 
 604:Core/Src/hw_timerserver.c ****   AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITIO
 995              		.loc 1 604 3 is_stmt 1 view .LVU284
 996              		.loc 1 604 41 is_stmt 0 view .LVU285
 997 0028 1B69     		ldr	r3, [r3, #16]
 998 002a 03F4FE03 		and	r3, r3, #8323072
 999              	.LVL83:
 1000              	.LBB52:
 1001              	.LBI52:
 1002              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 31


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 32


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 33


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 34


 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 35


 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 36


 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 37


 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 38


 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 39


 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 40


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 41


 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 42


 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 43


 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 44


 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 45


 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 46


 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 47


 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 48


 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 49


1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 1003              		.loc 2 1048 31 is_stmt 1 view .LVU286
 1004              	.LBB53:
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 1005              		.loc 2 1050 3 view .LVU287
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 1006              		.loc 2 1055 4 view .LVU288
 1007 002e 4FF4FE01 		mov	r1, #8323072
 1008              		.syntax unified
 1009              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1010 0032 91FAA1F1 		rbit r1, r1
 1011              	@ 0 "" 2
 1012              	.LVL84:
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 1013              		.loc 2 1068 3 view .LVU289
 1014              		.loc 2 1068 3 is_stmt 0 view .LVU290
 1015              		.thumb
 1016              		.syntax unified
 1017              	.LBE53:
 1018              	.LBE52:
 1019              	.LBB54:
 1020              	.LBI54:
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 1021              		.loc 2 1078 30 is_stmt 1 view .LVU291
 1022              	.LBB55:
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 50


1081:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 1023              		.loc 2 1089 3 view .LVU292
 1024              		.loc 2 1089 6 is_stmt 0 view .LVU293
 1025 0036 0029     		cmp	r1, #0
 1026 0038 31D0     		beq	.L76
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
1092:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 1027              		.loc 2 1093 3 is_stmt 1 view .LVU294
 1028              		.loc 2 1093 10 is_stmt 0 discriminator 1 view .LVU295
 1029 003a B1FA81F1 		clz	r1, r1
 1030              	.LVL85:
 1031              	.L69:
 1032              		.loc 2 1093 10 discriminator 1 view .LVU296
 1033              	.LBE55:
 1034              	.LBE54:
 1035              		.loc 1 604 80 discriminator 2 view .LVU297
 1036 003e CB40     		lsrs	r3, r3, r1
 1037              		.loc 1 604 31 discriminator 2 view .LVU298
 1038 0040 DBB2     		uxtb	r3, r3
 1039              		.loc 1 604 126 discriminator 2 view .LVU299
 1040 0042 0133     		adds	r3, r3, #1
 1041 0044 DBB2     		uxtb	r3, r3
 1042              		.loc 1 604 29 discriminator 2 view .LVU300
 1043 0046 3A49     		ldr	r1, .L78+12
 1044 0048 0B70     		strb	r3, [r1]
 605:Core/Src/hw_timerserver.c **** 
 606:Core/Src/hw_timerserver.c ****   SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 1045              		.loc 1 606 3 is_stmt 1 view .LVU301
 1046              		.loc 1 606 41 is_stmt 0 view .LVU302
 1047 004a 3749     		ldr	r1, .L78+4
 1048 004c 0969     		ldr	r1, [r1, #16]
 1049              		.loc 1 606 30 view .LVU303
 1050 004e C1F30E01 		ubfx	r1, r1, #0, #15
 1051              		.loc 1 606 81 view .LVU304
 1052 0052 0131     		adds	r1, r1, #1
 1053              		.loc 1 606 28 view .LVU305
 1054 0054 374C     		ldr	r4, .L78+16
 1055 0056 2180     		strh	r1, [r4]	@ movhi
 607:Core/Src/hw_timerserver.c **** 
 608:Core/Src/hw_timerserver.c ****   /**
 609:Core/Src/hw_timerserver.c ****    *  Margin is taken to avoid wrong calculation when the wrap around is there and some
 610:Core/Src/hw_timerserver.c ****    *  application interrupts may have delayed the reading
 611:Core/Src/hw_timerserver.c ****    */
 612:Core/Src/hw_timerserver.c ****   localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_
 1056              		.loc 1 612 3 is_stmt 1 view .LVU306
 1057              		.loc 1 612 59 is_stmt 0 view .LVU307
 1058 0058 0139     		subs	r1, r1, #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 51


 1059              		.loc 1 612 63 view .LVU308
 1060 005a 01FB03F3 		mul	r3, r1, r3
 1061              		.loc 1 612 91 view .LVU309
 1062 005e A3F5A073 		sub	r3, r3, #320
 1063              		.loc 1 612 28 view .LVU310
 1064 0062 D340     		lsrs	r3, r3, r2
 1065              	.LVL86:
 613:Core/Src/hw_timerserver.c **** 
 614:Core/Src/hw_timerserver.c ****   if(localmaxwakeuptimersetup >= 0xFFFF)
 1066              		.loc 1 614 3 is_stmt 1 view .LVU311
 1067              		.loc 1 614 5 is_stmt 0 view .LVU312
 1068 0064 4FF6FE72 		movw	r2, #65534
 1069 0068 9342     		cmp	r3, r2
 1070 006a 1AD9     		bls	.L70
 615:Core/Src/hw_timerserver.c ****   {
 616:Core/Src/hw_timerserver.c ****     MaxWakeupTimerSetup = 0xFFFF;
 1071              		.loc 1 616 5 is_stmt 1 view .LVU313
 1072              		.loc 1 616 25 is_stmt 0 view .LVU314
 1073 006c 324B     		ldr	r3, .L78+20
 1074              	.LVL87:
 1075              		.loc 1 616 25 view .LVU315
 1076 006e 4FF6FF72 		movw	r2, #65535
 1077 0072 1A80     		strh	r2, [r3]	@ movhi
 1078              	.L71:
 617:Core/Src/hw_timerserver.c ****   }
 618:Core/Src/hw_timerserver.c ****   else
 619:Core/Src/hw_timerserver.c ****   {
 620:Core/Src/hw_timerserver.c ****     MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 621:Core/Src/hw_timerserver.c ****   }
 622:Core/Src/hw_timerserver.c **** 
 623:Core/Src/hw_timerserver.c ****   /**
 624:Core/Src/hw_timerserver.c ****    * Configure EXTI module
 625:Core/Src/hw_timerserver.c ****    */
 626:Core/Src/hw_timerserver.c ****   LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 1079              		.loc 1 626 3 is_stmt 1 view .LVU316
 1080              	.LVL88:
 1081              	.LBB57:
 1082              	.LBI57:
 1083              		.file 3 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @file    stm32wbxx_ll_exti.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 52


  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifndef STM32WBxx_LL_EXTI_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define STM32WBxx_LL_EXTI_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (EXTI)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** typedef struct
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 53


  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 54


 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_21 | LL_EXTI_LINE_22 | LL_EXTI_LINE_23 | \
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | LL_EXTI_LINE_28 | \
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB15xx) || defined(STM32WB1Mxx)
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_22 | LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | \
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_22 | \
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_29 | LL_EXTI_LINE_30) /*!< A
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_41                EXTI_IMR2_IM41          /*!< Extended line 41 */
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_42                EXTI_IMR2_IM42          /*!< Extended line 42 */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_43                EXTI_IMR2_IM43          /*!< Extended line 43 */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx */
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_44                EXTI_IMR2_IM44          /*!< Extended line 44 */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_45                EXTI_IMR2_IM45          /*!< Extended line 45 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB50xx) || defined (STM32WB35xx
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_46                EXTI_IMR2_IM46          /*!< Extended line 46 */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_48                EXTI_IMR2_IM48          /*!< Extended line 48 */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_43 | \
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_44 | LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | \
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_48)                    /*!< All Extended line 
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB50xx) || defined (STM32WB35xx) || defined (STM32WB30xx)
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 55


 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | LL_EXTI_LINE_48)  /*!< 
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_48)  /*!< All Extended line 
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx */
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 56


 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Write a value in EXTI register
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be written
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Read a value in EXTI register
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be read
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval Register value
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 57


 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR1, ExtiLine);
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_EnableIT_0_31
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 58


 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR1, ExtiLine);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_EnableIT_32_63
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 59


 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR2, ExtiLine);
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_DisableIT_0_31
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR1, ExtiLine);
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_DisableIT_0_31
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 60


 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 61


 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_DisableIT_32_63
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR2, ExtiLine);
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_IsEnabledIT_0_31
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 62


 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 for cpu2
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_IsEnabledIT_0_31
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 63


 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 for cpu2
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_IsEnabledIT_32_63
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 64


 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_EnableEvent_0_31
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR1, ExtiLine);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_EnableEvent_0_31
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 65


 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR1, ExtiLine);
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_EnableEvent_32_63
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR2, ExtiLine);
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_DisableEvent_0_31
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 66


 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR1, ExtiLine);
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_DisableEvent_0_31
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR1, ExtiLine);
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 67


 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_DisableEvent_32_63
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR2, ExtiLine);
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_IsEnabledEvent_0_31
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 for cpu2
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_IsEnabledEvent_0_31
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 68


 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 for cpu2
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_C2_EXTI_IsEnabledEvent_32_63
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 69


 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       pending bit is not set.
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       condition.
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll RTSR1        RTx           LL_EXTI_EnableRisingTrig_0_31
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 1084              		.loc 3 1029 22 view .LVU317
 1085              	.LBB58:
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->RTSR1, ExtiLine);
 1086              		.loc 3 1031 3 view .LVU318
 1087 0074 314B     		ldr	r3, .L78+24
 1088 0076 1A68     		ldr	r2, [r3]
 1089 0078 42F40022 		orr	r2, r2, #524288
 1090 007c 1A60     		str	r2, [r3]
 1091              	.LVL89:
 1092              		.loc 3 1031 3 is_stmt 0 view .LVU319
 1093              	.LBE58:
 1094              	.LBE57:
 627:Core/Src/hw_timerserver.c ****   LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 1095              		.loc 1 627 3 is_stmt 1 view .LVU320
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 70


 1096              	.LBB59:
 1097              	.LBI59:
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 1098              		.loc 3 322 22 view .LVU321
 1099              	.LBB60:
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 1100              		.loc 3 324 3 view .LVU322
 1101 007e D3F88020 		ldr	r2, [r3, #128]
 1102 0082 42F40022 		orr	r2, r2, #524288
 1103 0086 C3F88020 		str	r2, [r3, #128]
 1104              	.LVL90:
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 1105              		.loc 3 324 3 is_stmt 0 view .LVU323
 1106              	.LBE60:
 1107              	.LBE59:
 628:Core/Src/hw_timerserver.c **** 
 629:Core/Src/hw_timerserver.c ****   if(TimerInitMode == hw_ts_InitMode_Full)
 1108              		.loc 1 629 3 is_stmt 1 view .LVU324
 1109              		.loc 1 629 5 is_stmt 0 view .LVU325
 1110 008a 0028     		cmp	r0, #0
 1111 008c 3FD1     		bne	.L72
 630:Core/Src/hw_timerserver.c ****   {
 631:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 1112              		.loc 1 631 5 is_stmt 1 view .LVU326
 1113              		.loc 1 631 27 is_stmt 0 view .LVU327
 1114 008e 2C4B     		ldr	r3, .L78+28
 1115 0090 0122     		movs	r2, #1
 1116 0092 1A70     		strb	r2, [r3]
 632:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 1117              		.loc 1 632 5 is_stmt 1 view .LVU328
 1118              		.loc 1 632 25 is_stmt 0 view .LVU329
 1119 0094 2B4B     		ldr	r3, .L78+32
 1120 0096 4FF0FF32 		mov	r2, #-1
 1121 009a 1A60     		str	r2, [r3]
 633:Core/Src/hw_timerserver.c **** 
 634:Core/Src/hw_timerserver.c ****     /**
 635:Core/Src/hw_timerserver.c ****      * Initialize the timer server
 636:Core/Src/hw_timerserver.c ****      */
 637:Core/Src/hw_timerserver.c ****     for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 1122              		.loc 1 637 5 is_stmt 1 view .LVU330
 1123              	.LVL91:
 1124              		.loc 1 637 5 is_stmt 0 view .LVU331
 1125 009c 0EE0     		b	.L73
 1126              	.LVL92:
 1127              	.L76:
 1128              	.LBB61:
 1129              	.LBB56:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1130              		.loc 2 1091 12 view .LVU332
 1131 009e 2021     		movs	r1, #32
 1132              	.LVL93:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1133              		.loc 2 1091 12 view .LVU333
 1134 00a0 CDE7     		b	.L69
 1135              	.LVL94:
 1136              	.L70:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 71


 1137              		.loc 2 1091 12 view .LVU334
 1138              	.LBE56:
 1139              	.LBE61:
 620:Core/Src/hw_timerserver.c ****   }
 1140              		.loc 1 620 5 is_stmt 1 view .LVU335
 620:Core/Src/hw_timerserver.c ****   }
 1141              		.loc 1 620 27 is_stmt 0 view .LVU336
 1142 00a2 9BB2     		uxth	r3, r3
 1143              	.LVL95:
 620:Core/Src/hw_timerserver.c ****   }
 1144              		.loc 1 620 25 view .LVU337
 1145 00a4 244A     		ldr	r2, .L78+20
 1146 00a6 1380     		strh	r3, [r2]	@ movhi
 1147 00a8 E4E7     		b	.L71
 1148              	.LVL96:
 1149              	.L74:
 638:Core/Src/hw_timerserver.c ****     {
 639:Core/Src/hw_timerserver.c ****       aTimerContext[loop].TimerIDStatus = TimerID_Free;
 1150              		.loc 1 639 7 is_stmt 1 view .LVU338
 1151              		.loc 1 639 41 is_stmt 0 view .LVU339
 1152 00aa 00EB4002 		add	r2, r0, r0, lsl #1
 1153 00ae 264B     		ldr	r3, .L78+36
 1154 00b0 03EBC203 		add	r3, r3, r2, lsl #3
 1155 00b4 0022     		movs	r2, #0
 1156 00b6 1A73     		strb	r2, [r3, #12]
 637:Core/Src/hw_timerserver.c ****     {
 1157              		.loc 1 637 66 is_stmt 1 discriminator 3 view .LVU340
 1158 00b8 0130     		adds	r0, r0, #1
 1159              	.LVL97:
 637:Core/Src/hw_timerserver.c ****     {
 1160              		.loc 1 637 66 is_stmt 0 discriminator 3 view .LVU341
 1161 00ba C0B2     		uxtb	r0, r0
 1162              	.LVL98:
 1163              	.L73:
 637:Core/Src/hw_timerserver.c ****     {
 1164              		.loc 1 637 24 is_stmt 1 discriminator 1 view .LVU342
 1165 00bc 0528     		cmp	r0, #5
 1166 00be F4D9     		bls	.L74
 640:Core/Src/hw_timerserver.c ****     }
 641:Core/Src/hw_timerserver.c **** 
 642:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value *
 1167              		.loc 1 642 5 view .LVU343
 1168              		.loc 1 642 27 is_stmt 0 view .LVU344
 1169 00c0 224B     		ldr	r3, .L78+40
 1170 00c2 0622     		movs	r2, #6
 1171 00c4 1A70     		strb	r2, [r3]
 643:Core/Src/hw_timerserver.c **** 
 644:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 1172              		.loc 1 644 5 is_stmt 1 view .LVU345
 1173 00c6 174C     		ldr	r4, .L78
 1174 00c8 2268     		ldr	r2, [r4]
 1175 00ca 9368     		ldr	r3, [r2, #8]
 1176 00cc 23F48063 		bic	r3, r3, #1024
 1177 00d0 9360     		str	r3, [r2, #8]
 645:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 1178              		.loc 1 645 5 view .LVU346
 1179 00d2 D368     		ldr	r3, [r2, #12]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 72


 1180 00d4 DBB2     		uxtb	r3, r3
 1181 00d6 63F49063 		orn	r3, r3, #1152
 1182 00da D360     		str	r3, [r2, #12]
 646:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 1183              		.loc 1 646 5 view .LVU347
 1184 00dc 174B     		ldr	r3, .L78+24
 1185 00de 4FF40022 		mov	r2, #524288
 1186 00e2 DA60     		str	r2, [r3, #12]
 647:Core/Src/hw_timerserver.c ****     HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVI
 1187              		.loc 1 647 5 view .LVU348
 1188 00e4 0320     		movs	r0, #3
 1189              	.LVL99:
 1190              		.loc 1 647 5 is_stmt 0 view .LVU349
 1191 00e6 FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 1192              	.LVL100:
 648:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC modul
 1193              		.loc 1 648 5 is_stmt 1 view .LVU350
 1194 00ea 2268     		ldr	r2, [r4]
 1195 00ec 9368     		ldr	r3, [r2, #8]
 1196 00ee 43F48043 		orr	r3, r3, #16384
 1197 00f2 9360     		str	r3, [r2, #8]
 1198              	.LVL101:
 1199              	.L75:
 649:Core/Src/hw_timerserver.c ****   }
 650:Core/Src/hw_timerserver.c ****   else
 651:Core/Src/hw_timerserver.c ****   {
 652:Core/Src/hw_timerserver.c ****     if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 653:Core/Src/hw_timerserver.c ****     {
 654:Core/Src/hw_timerserver.c ****       /**
 655:Core/Src/hw_timerserver.c ****        * Simulate that the Timer expired
 656:Core/Src/hw_timerserver.c ****        */
 657:Core/Src/hw_timerserver.c ****       HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 658:Core/Src/hw_timerserver.c ****     }
 659:Core/Src/hw_timerserver.c ****   }
 660:Core/Src/hw_timerserver.c **** 
 661:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 662:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 1200              		.loc 1 662 3 view .LVU351
 1201              		.loc 1 662 3 view .LVU352
 1202 00f4 0B4B     		ldr	r3, .L78
 1203 00f6 1B68     		ldr	r3, [r3]
 1204 00f8 FF22     		movs	r2, #255
 1205 00fa 5A62     		str	r2, [r3, #36]
 1206              		.loc 1 662 3 view .LVU353
 663:Core/Src/hw_timerserver.c **** 
 664:Core/Src/hw_timerserver.c ****   HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, C
 1207              		.loc 1 664 3 view .LVU354
 1208 00fc 0022     		movs	r2, #0
 1209 00fe 0321     		movs	r1, #3
 1210 0100 0846     		mov	r0, r1
 1211 0102 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1212              	.LVL102:
 665:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1213              		.loc 1 665 3 view .LVU355
 1214 0106 0320     		movs	r0, #3
 1215 0108 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1216              	.LVL103:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 73


 666:Core/Src/hw_timerserver.c **** 
 667:Core/Src/hw_timerserver.c ****   return;
 1217              		.loc 1 667 3 view .LVU356
 668:Core/Src/hw_timerserver.c **** }
 1218              		.loc 1 668 1 is_stmt 0 view .LVU357
 1219 010c 10BD     		pop	{r4, pc}
 1220              	.LVL104:
 1221              	.L72:
 652:Core/Src/hw_timerserver.c ****     {
 1222              		.loc 1 652 5 is_stmt 1 view .LVU358
 652:Core/Src/hw_timerserver.c ****     {
 1223              		.loc 1 652 8 is_stmt 0 view .LVU359
 1224 010e 054B     		ldr	r3, .L78
 1225 0110 1B68     		ldr	r3, [r3]
 1226 0112 DB68     		ldr	r3, [r3, #12]
 652:Core/Src/hw_timerserver.c ****     {
 1227              		.loc 1 652 7 view .LVU360
 1228 0114 13F4806F 		tst	r3, #1024
 1229 0118 ECD0     		beq	.L75
 657:Core/Src/hw_timerserver.c ****     }
 1230              		.loc 1 657 7 is_stmt 1 view .LVU361
 1231 011a 0320     		movs	r0, #3
 1232              	.LVL105:
 657:Core/Src/hw_timerserver.c ****     }
 1233              		.loc 1 657 7 is_stmt 0 view .LVU362
 1234 011c FFF7FEFF 		bl	HAL_NVIC_SetPendingIRQ
 1235              	.LVL106:
 657:Core/Src/hw_timerserver.c ****     }
 1236              		.loc 1 657 7 view .LVU363
 1237 0120 E8E7     		b	.L75
 1238              	.L79:
 1239 0122 00BF     		.align	2
 1240              	.L78:
 1241 0124 00000000 		.word	hrtc
 1242 0128 00280040 		.word	1073752064
 1243 012c 00000000 		.word	WakeupTimerDivider
 1244 0130 00000000 		.word	AsynchPrescalerUserConfig
 1245 0134 00000000 		.word	SynchPrescalerUserConfig
 1246 0138 00000000 		.word	MaxWakeupTimerSetup
 1247 013c 00080058 		.word	1476397056
 1248 0140 00000000 		.word	WakeupTimerLimitation
 1249 0144 00000000 		.word	SSRValueOnLastSetup
 1250 0148 00000000 		.word	aTimerContext
 1251 014c 00000000 		.word	CurrentRunningTimerID
 1252              		.cfi_endproc
 1253              	.LFE1424:
 1255              		.section	.text.HW_TS_Create,"ax",%progbits
 1256              		.align	1
 1257              		.global	HW_TS_Create
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	HW_TS_Create:
 1263              	.LVL107:
 1264              	.LFB1425:
 669:Core/Src/hw_timerserver.c **** 
 670:Core/Src/hw_timerserver.c **** HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMod
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 74


 671:Core/Src/hw_timerserver.c **** {
 1265              		.loc 1 671 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		.loc 1 671 1 is_stmt 0 view .LVU365
 1270 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1271              		.cfi_def_cfa_offset 20
 1272              		.cfi_offset 4, -20
 1273              		.cfi_offset 5, -16
 1274              		.cfi_offset 6, -12
 1275              		.cfi_offset 7, -8
 1276              		.cfi_offset 14, -4
 672:Core/Src/hw_timerserver.c ****   HW_TS_ReturnStatus_t localreturnstatus;
 1277              		.loc 1 672 3 is_stmt 1 view .LVU366
 673:Core/Src/hw_timerserver.c ****   uint8_t loop = 0;
 1278              		.loc 1 673 3 view .LVU367
 1279              	.LVL108:
 674:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 675:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1280              		.loc 1 675 3 view .LVU368
 676:Core/Src/hw_timerserver.c **** #endif
 677:Core/Src/hw_timerserver.c **** 
 678:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 679:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1281              		.loc 1 679 3 view .LVU369
 1282              	.LBB62:
 1283              	.LBI62:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1284              		.loc 2 449 31 view .LVU370
 1285              	.LBB63:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1286              		.loc 2 451 3 view .LVU371
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1287              		.loc 2 453 3 view .LVU372
 1288              		.syntax unified
 1289              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1290 0002 EFF31085 		MRS r5, primask
 1291              	@ 0 "" 2
 1292              	.LVL109:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1293              		.loc 2 454 3 view .LVU373
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1294              		.loc 2 454 3 is_stmt 0 view .LVU374
 1295              		.thumb
 1296              		.syntax unified
 1297              	.LBE63:
 1298              	.LBE62:
 680:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1299              		.loc 1 680 3 is_stmt 1 view .LVU375
 1300              	.LBB64:
 1301              	.LBI64:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1302              		.loc 2 207 27 view .LVU376
 1303              	.LBB65:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1304              		.loc 2 209 3 view .LVU377
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 75


 1305              		.syntax unified
 1306              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1307 0006 72B6     		cpsid i
 1308              	@ 0 "" 2
 1309              		.thumb
 1310              		.syntax unified
 1311              	.LBE65:
 1312              	.LBE64:
 681:Core/Src/hw_timerserver.c **** #endif
 682:Core/Src/hw_timerserver.c **** 
 683:Core/Src/hw_timerserver.c ****   while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerI
 1313              		.loc 1 683 3 view .LVU378
 673:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 1314              		.loc 1 673 11 is_stmt 0 view .LVU379
 1315 0008 4FF0000C 		mov	ip, #0
 1316              	.LVL110:
 1317              	.L81:
 1318              		.loc 1 683 53 is_stmt 1 view .LVU380
 1319 000c BCF1050F 		cmp	ip, #5
 1320 0010 0CD8     		bhi	.L82
 1321              		.loc 1 683 76 is_stmt 0 discriminator 1 view .LVU381
 1322 0012 0CEB4C0E 		add	lr, ip, ip, lsl #1
 1323 0016 154C     		ldr	r4, .L87
 1324 0018 04EBCE0E 		add	lr, r4, lr, lsl #3
 1325 001c 9EF80C40 		ldrb	r4, [lr, #12]	@ zero_extendqisi2
 1326              		.loc 1 683 53 discriminator 1 view .LVU382
 1327 0020 24B1     		cbz	r4, .L82
 684:Core/Src/hw_timerserver.c ****   {
 685:Core/Src/hw_timerserver.c ****     loop++;
 1328              		.loc 1 685 5 is_stmt 1 view .LVU383
 1329              		.loc 1 685 9 is_stmt 0 view .LVU384
 1330 0022 0CF1010C 		add	ip, ip, #1
 1331              	.LVL111:
 1332              		.loc 1 685 9 view .LVU385
 1333 0026 5FFA8CFC 		uxtb	ip, ip
 1334              	.LVL112:
 1335              		.loc 1 685 9 view .LVU386
 1336 002a EFE7     		b	.L81
 1337              	.L82:
 686:Core/Src/hw_timerserver.c ****   }
 687:Core/Src/hw_timerserver.c **** 
 688:Core/Src/hw_timerserver.c ****   if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 1338              		.loc 1 688 3 is_stmt 1 view .LVU387
 1339              		.loc 1 688 5 is_stmt 0 view .LVU388
 1340 002c BCF1060F 		cmp	ip, #6
 1341 0030 17D0     		beq	.L84
 689:Core/Src/hw_timerserver.c ****   {
 690:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerIDStatus = TimerID_Created;
 1342              		.loc 1 690 5 is_stmt 1 view .LVU389
 1343              		.loc 1 690 39 is_stmt 0 view .LVU390
 1344 0032 0E4E     		ldr	r6, .L87
 1345 0034 4FEA4C04 		lsl	r4, ip, #1
 1346 0038 0CEB4C0E 		add	lr, ip, ip, lsl #1
 1347 003c 06EBCE0E 		add	lr, r6, lr, lsl #3
 1348 0040 0127     		movs	r7, #1
 1349 0042 8EF80C70 		strb	r7, [lr, #12]
 691:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 76


 692:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 693:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1350              		.loc 1 693 5 is_stmt 1 view .LVU391
 1351              	.LBB66:
 1352              	.LBI66:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1353              		.loc 2 479 27 view .LVU392
 1354              	.LBB67:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1355              		.loc 2 481 3 view .LVU393
 1356              		.syntax unified
 1357              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1358 0046 85F31088 		MSR primask, r5
 1359              	@ 0 "" 2
 1360              		.thumb
 1361              		.syntax unified
 1362              	.LBE67:
 1363              	.LBE66:
 694:Core/Src/hw_timerserver.c **** #endif
 695:Core/Src/hw_timerserver.c **** 
 696:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerProcessID = TimerProcessID;
 1364              		.loc 1 696 5 view .LVU394
 1365              		.loc 1 696 40 is_stmt 0 view .LVU395
 1366 004a CEF81000 		str	r0, [lr, #16]
 697:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerMode = TimerMode;
 1367              		.loc 1 697 5 is_stmt 1 view .LVU396
 1368              		.loc 1 697 35 is_stmt 0 view .LVU397
 1369 004e 8EF80D20 		strb	r2, [lr, #13]
 698:Core/Src/hw_timerserver.c ****     aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 1370              		.loc 1 698 5 is_stmt 1 view .LVU398
 1371              		.loc 1 698 40 is_stmt 0 view .LVU399
 1372 0052 04EB0C02 		add	r2, r4, ip
 1373              	.LVL113:
 1374              		.loc 1 698 40 view .LVU400
 1375 0056 D200     		lsls	r2, r2, #3
 1376 0058 B350     		str	r3, [r6, r2]
 1377              	.LVL114:
 699:Core/Src/hw_timerserver.c ****     *pTimerId = loop;
 1378              		.loc 1 699 5 is_stmt 1 view .LVU401
 1379              		.loc 1 699 15 is_stmt 0 view .LVU402
 1380 005a 81F800C0 		strb	ip, [r1]
 700:Core/Src/hw_timerserver.c **** 
 701:Core/Src/hw_timerserver.c ****     localreturnstatus = hw_ts_Successful;
 1381              		.loc 1 701 5 is_stmt 1 view .LVU403
 1382              	.LVL115:
 1383              		.loc 1 701 23 is_stmt 0 view .LVU404
 1384 005e 0020     		movs	r0, #0
 1385              	.LVL116:
 1386              	.L85:
 702:Core/Src/hw_timerserver.c ****   }
 703:Core/Src/hw_timerserver.c ****   else
 704:Core/Src/hw_timerserver.c ****   {
 705:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 706:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 707:Core/Src/hw_timerserver.c **** #endif
 708:Core/Src/hw_timerserver.c **** 
 709:Core/Src/hw_timerserver.c ****     localreturnstatus = hw_ts_Failed;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 77


 710:Core/Src/hw_timerserver.c ****   }
 711:Core/Src/hw_timerserver.c **** 
 712:Core/Src/hw_timerserver.c ****   return(localreturnstatus);
 1387              		.loc 1 712 3 is_stmt 1 view .LVU405
 713:Core/Src/hw_timerserver.c **** }
 1388              		.loc 1 713 1 is_stmt 0 view .LVU406
 1389 0060 F0BD     		pop	{r4, r5, r6, r7, pc}
 1390              	.LVL117:
 1391              	.L84:
 706:Core/Src/hw_timerserver.c **** #endif
 1392              		.loc 1 706 5 is_stmt 1 view .LVU407
 1393              	.LBB68:
 1394              	.LBI68:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1395              		.loc 2 479 27 view .LVU408
 1396              	.LBB69:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1397              		.loc 2 481 3 view .LVU409
 1398              		.syntax unified
 1399              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1400 0062 85F31088 		MSR primask, r5
 1401              	@ 0 "" 2
 1402              		.thumb
 1403              		.syntax unified
 1404              	.LBE69:
 1405              	.LBE68:
 709:Core/Src/hw_timerserver.c ****   }
 1406              		.loc 1 709 5 view .LVU410
 1407              	.LVL118:
 709:Core/Src/hw_timerserver.c ****   }
 1408              		.loc 1 709 23 is_stmt 0 view .LVU411
 1409 0066 0120     		movs	r0, #1
 1410              	.LVL119:
 709:Core/Src/hw_timerserver.c ****   }
 1411              		.loc 1 709 23 view .LVU412
 1412 0068 FAE7     		b	.L85
 1413              	.L88:
 1414 006a 00BF     		.align	2
 1415              	.L87:
 1416 006c 00000000 		.word	aTimerContext
 1417              		.cfi_endproc
 1418              	.LFE1425:
 1420              		.section	.text.HW_TS_Stop,"ax",%progbits
 1421              		.align	1
 1422              		.global	HW_TS_Stop
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1427              	HW_TS_Stop:
 1428              	.LVL120:
 1429              	.LFB1427:
 714:Core/Src/hw_timerserver.c **** 
 715:Core/Src/hw_timerserver.c **** void HW_TS_Delete(uint8_t timer_id)
 716:Core/Src/hw_timerserver.c **** {
 717:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 718:Core/Src/hw_timerserver.c **** 
 719:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].TimerIDStatus = TimerID_Free; /**<  release ID */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 78


 720:Core/Src/hw_timerserver.c **** 
 721:Core/Src/hw_timerserver.c ****   return;
 722:Core/Src/hw_timerserver.c **** }
 723:Core/Src/hw_timerserver.c **** 
 724:Core/Src/hw_timerserver.c **** void HW_TS_Stop(uint8_t timer_id)
 725:Core/Src/hw_timerserver.c **** {
 1430              		.loc 1 725 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		.loc 1 725 1 is_stmt 0 view .LVU414
 1435 0000 38B5     		push	{r3, r4, r5, lr}
 1436              		.cfi_def_cfa_offset 16
 1437              		.cfi_offset 3, -16
 1438              		.cfi_offset 4, -12
 1439              		.cfi_offset 5, -8
 1440              		.cfi_offset 14, -4
 1441 0002 0446     		mov	r4, r0
 726:Core/Src/hw_timerserver.c ****   uint8_t localcurrentrunningtimerid;
 1442              		.loc 1 726 3 is_stmt 1 view .LVU415
 727:Core/Src/hw_timerserver.c **** 
 728:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 729:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1443              		.loc 1 729 3 view .LVU416
 730:Core/Src/hw_timerserver.c **** #endif
 731:Core/Src/hw_timerserver.c **** 
 732:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 733:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1444              		.loc 1 733 3 view .LVU417
 1445              	.LBB70:
 1446              	.LBI70:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1447              		.loc 2 449 31 view .LVU418
 1448              	.LBB71:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1449              		.loc 2 451 3 view .LVU419
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1450              		.loc 2 453 3 view .LVU420
 1451              		.syntax unified
 1452              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1453 0004 EFF31085 		MRS r5, primask
 1454              	@ 0 "" 2
 1455              	.LVL121:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1456              		.loc 2 454 3 view .LVU421
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1457              		.loc 2 454 3 is_stmt 0 view .LVU422
 1458              		.thumb
 1459              		.syntax unified
 1460              	.LBE71:
 1461              	.LBE70:
 734:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1462              		.loc 1 734 3 is_stmt 1 view .LVU423
 1463              	.LBB72:
 1464              	.LBI72:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1465              		.loc 2 207 27 view .LVU424
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 79


 1466              	.LBB73:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1467              		.loc 2 209 3 view .LVU425
 1468              		.syntax unified
 1469              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1470 0008 72B6     		cpsid i
 1471              	@ 0 "" 2
 1472              		.thumb
 1473              		.syntax unified
 1474              	.LBE73:
 1475              	.LBE72:
 735:Core/Src/hw_timerserver.c **** #endif
 736:Core/Src/hw_timerserver.c **** 
 737:Core/Src/hw_timerserver.c ****   HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 1476              		.loc 1 737 3 view .LVU426
 1477 000a 0320     		movs	r0, #3
 1478              	.LVL122:
 1479              		.loc 1 737 3 is_stmt 0 view .LVU427
 1480 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1481              	.LVL123:
 738:Core/Src/hw_timerserver.c **** 
 739:Core/Src/hw_timerserver.c ****   /* Disable the write protection for RTC registers */
 740:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 1482              		.loc 1 740 3 is_stmt 1 view .LVU428
 1483              		.loc 1 740 3 view .LVU429
 1484 0010 254B     		ldr	r3, .L98
 1485 0012 1B68     		ldr	r3, [r3]
 1486 0014 CA22     		movs	r2, #202
 1487 0016 5A62     		str	r2, [r3, #36]
 1488              		.loc 1 740 3 view .LVU430
 1489 0018 5322     		movs	r2, #83
 1490 001a 5A62     		str	r2, [r3, #36]
 1491              		.loc 1 740 3 view .LVU431
 741:Core/Src/hw_timerserver.c **** 
 742:Core/Src/hw_timerserver.c ****   if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 1492              		.loc 1 742 3 view .LVU432
 1493              		.loc 1 742 29 is_stmt 0 view .LVU433
 1494 001c 04EB4402 		add	r2, r4, r4, lsl #1
 1495 0020 224B     		ldr	r3, .L98+4
 1496 0022 03EBC203 		add	r3, r3, r2, lsl #3
 1497 0026 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1498 0028 DBB2     		uxtb	r3, r3
 1499              		.loc 1 742 5 view .LVU434
 1500 002a 022B     		cmp	r3, #2
 1501 002c 09D0     		beq	.L96
 1502              	.L90:
 743:Core/Src/hw_timerserver.c ****   {
 744:Core/Src/hw_timerserver.c ****     UnlinkTimer(timer_id, SSR_Read_Requested);
 745:Core/Src/hw_timerserver.c ****     localcurrentrunningtimerid = CurrentRunningTimerID;
 746:Core/Src/hw_timerserver.c **** 
 747:Core/Src/hw_timerserver.c ****     if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 748:Core/Src/hw_timerserver.c ****     {
 749:Core/Src/hw_timerserver.c ****       /**
 750:Core/Src/hw_timerserver.c ****        * List is empty
 751:Core/Src/hw_timerserver.c ****        */
 752:Core/Src/hw_timerserver.c **** 
 753:Core/Src/hw_timerserver.c ****       /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 80


 754:Core/Src/hw_timerserver.c ****        * Disable the timer
 755:Core/Src/hw_timerserver.c ****        */
 756:Core/Src/hw_timerserver.c ****       if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 757:Core/Src/hw_timerserver.c ****       {
 758:Core/Src/hw_timerserver.c ****         /**
 759:Core/Src/hw_timerserver.c ****          * Wait for the flag to be back to 0 when the wakeup timer is enabled
 760:Core/Src/hw_timerserver.c ****          */
 761:Core/Src/hw_timerserver.c ****         while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 762:Core/Src/hw_timerserver.c ****       }
 763:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 764:Core/Src/hw_timerserver.c **** 
 765:Core/Src/hw_timerserver.c ****       while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 766:Core/Src/hw_timerserver.c **** 
 767:Core/Src/hw_timerserver.c ****       /**
 768:Core/Src/hw_timerserver.c ****        * make sure to clear the flags after checking the WUTWF.
 769:Core/Src/hw_timerserver.c ****        * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 770:Core/Src/hw_timerserver.c ****        * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 771:Core/Src/hw_timerserver.c ****        * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in b
 772:Core/Src/hw_timerserver.c ****        * due to the autoreload feature
 773:Core/Src/hw_timerserver.c ****        */
 774:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 775:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 776:Core/Src/hw_timerserver.c ****       HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC 
 777:Core/Src/hw_timerserver.c ****     }
 778:Core/Src/hw_timerserver.c ****     else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 779:Core/Src/hw_timerserver.c ****     {
 780:Core/Src/hw_timerserver.c ****       RescheduleTimerList();
 781:Core/Src/hw_timerserver.c ****     }
 782:Core/Src/hw_timerserver.c ****   }
 783:Core/Src/hw_timerserver.c **** 
 784:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 785:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 1503              		.loc 1 785 3 is_stmt 1 view .LVU435
 1504              		.loc 1 785 3 view .LVU436
 1505 002e 1E4B     		ldr	r3, .L98
 1506 0030 1B68     		ldr	r3, [r3]
 1507 0032 FF22     		movs	r2, #255
 1508 0034 5A62     		str	r2, [r3, #36]
 1509              		.loc 1 785 3 view .LVU437
 786:Core/Src/hw_timerserver.c **** 
 787:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1510              		.loc 1 787 3 view .LVU438
 1511 0036 0320     		movs	r0, #3
 1512 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1513              	.LVL124:
 788:Core/Src/hw_timerserver.c **** 
 789:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 790:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1514              		.loc 1 790 3 view .LVU439
 1515              	.LBB74:
 1516              	.LBI74:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1517              		.loc 2 479 27 view .LVU440
 1518              	.LBB75:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1519              		.loc 2 481 3 view .LVU441
 1520              		.syntax unified
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 81


 1521              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1522 003c 85F31088 		MSR primask, r5
 1523              	@ 0 "" 2
 1524              		.thumb
 1525              		.syntax unified
 1526              	.LBE75:
 1527              	.LBE74:
 791:Core/Src/hw_timerserver.c **** #endif
 792:Core/Src/hw_timerserver.c **** 
 793:Core/Src/hw_timerserver.c ****   return;
 1528              		.loc 1 793 3 view .LVU442
 794:Core/Src/hw_timerserver.c **** }
 1529              		.loc 1 794 1 is_stmt 0 view .LVU443
 1530 0040 38BD     		pop	{r3, r4, r5, pc}
 1531              	.LVL125:
 1532              	.L96:
 744:Core/Src/hw_timerserver.c ****     localcurrentrunningtimerid = CurrentRunningTimerID;
 1533              		.loc 1 744 5 is_stmt 1 view .LVU444
 1534 0042 0021     		movs	r1, #0
 1535 0044 2046     		mov	r0, r4
 1536 0046 FFF7FEFF 		bl	UnlinkTimer
 1537              	.LVL126:
 745:Core/Src/hw_timerserver.c **** 
 1538              		.loc 1 745 5 view .LVU445
 745:Core/Src/hw_timerserver.c **** 
 1539              		.loc 1 745 32 is_stmt 0 view .LVU446
 1540 004a 194B     		ldr	r3, .L98+8
 1541 004c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1542 004e DBB2     		uxtb	r3, r3
 1543              	.LVL127:
 747:Core/Src/hw_timerserver.c ****     {
 1544              		.loc 1 747 5 is_stmt 1 view .LVU447
 747:Core/Src/hw_timerserver.c ****     {
 1545              		.loc 1 747 7 is_stmt 0 view .LVU448
 1546 0050 062B     		cmp	r3, #6
 1547 0052 07D0     		beq	.L97
 778:Core/Src/hw_timerserver.c ****     {
 1548              		.loc 1 778 10 is_stmt 1 view .LVU449
 778:Core/Src/hw_timerserver.c ****     {
 1549              		.loc 1 778 36 is_stmt 0 view .LVU450
 1550 0054 174A     		ldr	r2, .L98+12
 1551 0056 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1552 0058 D2B2     		uxtb	r2, r2
 778:Core/Src/hw_timerserver.c ****     {
 1553              		.loc 1 778 12 view .LVU451
 1554 005a 9A42     		cmp	r2, r3
 1555 005c E7D0     		beq	.L90
 780:Core/Src/hw_timerserver.c ****     }
 1556              		.loc 1 780 7 is_stmt 1 view .LVU452
 1557 005e FFF7FEFF 		bl	RescheduleTimerList
 1558              	.LVL128:
 780:Core/Src/hw_timerserver.c ****     }
 1559              		.loc 1 780 7 is_stmt 0 view .LVU453
 1560 0062 E4E7     		b	.L90
 1561              	.LVL129:
 1562              	.L97:
 756:Core/Src/hw_timerserver.c ****       {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 82


 1563              		.loc 1 756 7 is_stmt 1 view .LVU454
 756:Core/Src/hw_timerserver.c ****       {
 1564              		.loc 1 756 11 is_stmt 0 view .LVU455
 1565 0064 144B     		ldr	r3, .L98+16
 1566              	.LVL130:
 756:Core/Src/hw_timerserver.c ****       {
 1567              		.loc 1 756 11 view .LVU456
 1568 0066 9B68     		ldr	r3, [r3, #8]
 756:Core/Src/hw_timerserver.c ****       {
 1569              		.loc 1 756 9 view .LVU457
 1570 0068 13F4806F 		tst	r3, #1024
 1571 006c 05D0     		beq	.L92
 1572              	.L93:
 761:Core/Src/hw_timerserver.c ****       }
 1573              		.loc 1 761 69 is_stmt 1 discriminator 1 view .LVU458
 761:Core/Src/hw_timerserver.c ****       }
 1574              		.loc 1 761 15 is_stmt 0 discriminator 1 view .LVU459
 1575 006e 0E4B     		ldr	r3, .L98
 1576 0070 1B68     		ldr	r3, [r3]
 1577 0072 DB68     		ldr	r3, [r3, #12]
 761:Core/Src/hw_timerserver.c ****       }
 1578              		.loc 1 761 69 discriminator 1 view .LVU460
 1579 0074 13F0040F 		tst	r3, #4
 1580 0078 F9D1     		bne	.L93
 1581              	.L92:
 763:Core/Src/hw_timerserver.c **** 
 1582              		.loc 1 763 7 is_stmt 1 view .LVU461
 1583 007a 0B4B     		ldr	r3, .L98
 1584 007c 1A68     		ldr	r2, [r3]
 1585 007e 9368     		ldr	r3, [r2, #8]
 1586 0080 23F48063 		bic	r3, r3, #1024
 1587 0084 9360     		str	r3, [r2, #8]
 765:Core/Src/hw_timerserver.c **** 
 1588              		.loc 1 765 7 view .LVU462
 1589              	.L94:
 765:Core/Src/hw_timerserver.c **** 
 1590              		.loc 1 765 67 discriminator 1 view .LVU463
 765:Core/Src/hw_timerserver.c **** 
 1591              		.loc 1 765 13 is_stmt 0 discriminator 1 view .LVU464
 1592 0086 D368     		ldr	r3, [r2, #12]
 765:Core/Src/hw_timerserver.c **** 
 1593              		.loc 1 765 67 discriminator 1 view .LVU465
 1594 0088 13F0040F 		tst	r3, #4
 1595 008c FBD0     		beq	.L94
 774:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 1596              		.loc 1 774 7 is_stmt 1 view .LVU466
 1597 008e D368     		ldr	r3, [r2, #12]
 1598 0090 DBB2     		uxtb	r3, r3
 1599 0092 63F49063 		orn	r3, r3, #1152
 1600 0096 D360     		str	r3, [r2, #12]
 775:Core/Src/hw_timerserver.c ****       HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC 
 1601              		.loc 1 775 7 view .LVU467
 1602 0098 084B     		ldr	r3, .L98+20
 1603 009a 4FF40022 		mov	r2, #524288
 1604 009e DA60     		str	r2, [r3, #12]
 776:Core/Src/hw_timerserver.c ****     }
 1605              		.loc 1 776 7 view .LVU468
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 83


 1606 00a0 0320     		movs	r0, #3
 1607 00a2 FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 1608              	.LVL131:
 1609 00a6 C2E7     		b	.L90
 1610              	.L99:
 1611              		.align	2
 1612              	.L98:
 1613 00a8 00000000 		.word	hrtc
 1614 00ac 00000000 		.word	aTimerContext
 1615 00b0 00000000 		.word	CurrentRunningTimerID
 1616 00b4 00000000 		.word	PreviousRunningTimerID
 1617 00b8 00280040 		.word	1073752064
 1618 00bc 00080058 		.word	1476397056
 1619              		.cfi_endproc
 1620              	.LFE1427:
 1622              		.section	.text.HW_TS_Delete,"ax",%progbits
 1623              		.align	1
 1624              		.global	HW_TS_Delete
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1629              	HW_TS_Delete:
 1630              	.LVL132:
 1631              	.LFB1426:
 716:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 1632              		.loc 1 716 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 716:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 1636              		.loc 1 716 1 is_stmt 0 view .LVU470
 1637 0000 10B5     		push	{r4, lr}
 1638              		.cfi_def_cfa_offset 8
 1639              		.cfi_offset 4, -8
 1640              		.cfi_offset 14, -4
 1641 0002 0446     		mov	r4, r0
 717:Core/Src/hw_timerserver.c **** 
 1642              		.loc 1 717 3 is_stmt 1 view .LVU471
 1643 0004 FFF7FEFF 		bl	HW_TS_Stop
 1644              	.LVL133:
 719:Core/Src/hw_timerserver.c **** 
 1645              		.loc 1 719 3 view .LVU472
 719:Core/Src/hw_timerserver.c **** 
 1646              		.loc 1 719 41 is_stmt 0 view .LVU473
 1647 0008 04EB4404 		add	r4, r4, r4, lsl #1
 1648              	.LVL134:
 719:Core/Src/hw_timerserver.c **** 
 1649              		.loc 1 719 41 view .LVU474
 1650 000c 024B     		ldr	r3, .L102
 1651 000e 03EBC403 		add	r3, r3, r4, lsl #3
 1652 0012 0022     		movs	r2, #0
 1653 0014 1A73     		strb	r2, [r3, #12]
 721:Core/Src/hw_timerserver.c **** }
 1654              		.loc 1 721 3 is_stmt 1 view .LVU475
 722:Core/Src/hw_timerserver.c **** 
 1655              		.loc 1 722 1 is_stmt 0 view .LVU476
 1656 0016 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 84


 1657              	.L103:
 1658              		.align	2
 1659              	.L102:
 1660 0018 00000000 		.word	aTimerContext
 1661              		.cfi_endproc
 1662              	.LFE1426:
 1664              		.section	.text.HW_TS_Start,"ax",%progbits
 1665              		.align	1
 1666              		.global	HW_TS_Start
 1667              		.syntax unified
 1668              		.thumb
 1669              		.thumb_func
 1671              	HW_TS_Start:
 1672              	.LVL135:
 1673              	.LFB1428:
 795:Core/Src/hw_timerserver.c **** 
 796:Core/Src/hw_timerserver.c **** void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
 797:Core/Src/hw_timerserver.c **** {
 1674              		.loc 1 797 1 is_stmt 1 view -0
 1675              		.cfi_startproc
 1676              		@ args = 0, pretend = 0, frame = 0
 1677              		@ frame_needed = 0, uses_anonymous_args = 0
 1678              		.loc 1 797 1 is_stmt 0 view .LVU478
 1679 0000 70B5     		push	{r4, r5, r6, lr}
 1680              		.cfi_def_cfa_offset 16
 1681              		.cfi_offset 4, -16
 1682              		.cfi_offset 5, -12
 1683              		.cfi_offset 6, -8
 1684              		.cfi_offset 14, -4
 1685 0002 0446     		mov	r4, r0
 1686 0004 0D46     		mov	r5, r1
 798:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 1687              		.loc 1 798 3 is_stmt 1 view .LVU479
 799:Core/Src/hw_timerserver.c ****   uint8_t localcurrentrunningtimerid;
 1688              		.loc 1 799 3 view .LVU480
 800:Core/Src/hw_timerserver.c **** 
 801:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 802:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1689              		.loc 1 802 3 view .LVU481
 803:Core/Src/hw_timerserver.c **** #endif
 804:Core/Src/hw_timerserver.c **** 
 805:Core/Src/hw_timerserver.c ****   if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 1690              		.loc 1 805 3 view .LVU482
 1691              		.loc 1 805 29 is_stmt 0 view .LVU483
 1692 0006 00EB4002 		add	r2, r0, r0, lsl #1
 1693 000a 214B     		ldr	r3, .L111
 1694 000c 03EBC203 		add	r3, r3, r2, lsl #3
 1695 0010 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1696 0012 DBB2     		uxtb	r3, r3
 1697              		.loc 1 805 5 view .LVU484
 1698 0014 022B     		cmp	r3, #2
 1699 0016 35D0     		beq	.L109
 1700              	.LVL136:
 1701              	.L105:
 806:Core/Src/hw_timerserver.c ****   {
 807:Core/Src/hw_timerserver.c ****     HW_TS_Stop( timer_id );
 808:Core/Src/hw_timerserver.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 85


 809:Core/Src/hw_timerserver.c **** 
 810:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 811:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1702              		.loc 1 811 3 is_stmt 1 view .LVU485
 1703              	.LBB76:
 1704              	.LBI76:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1705              		.loc 2 449 31 view .LVU486
 1706              	.LBB77:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1707              		.loc 2 451 3 view .LVU487
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1708              		.loc 2 453 3 view .LVU488
 1709              		.syntax unified
 1710              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1711 0018 EFF31086 		MRS r6, primask
 1712              	@ 0 "" 2
 1713              	.LVL137:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1714              		.loc 2 454 3 view .LVU489
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1715              		.loc 2 454 3 is_stmt 0 view .LVU490
 1716              		.thumb
 1717              		.syntax unified
 1718              	.LBE77:
 1719              	.LBE76:
 812:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1720              		.loc 1 812 3 is_stmt 1 view .LVU491
 1721              	.LBB78:
 1722              	.LBI78:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1723              		.loc 2 207 27 view .LVU492
 1724              	.LBB79:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1725              		.loc 2 209 3 view .LVU493
 1726              		.syntax unified
 1727              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1728 001c 72B6     		cpsid i
 1729              	@ 0 "" 2
 1730              		.thumb
 1731              		.syntax unified
 1732              	.LBE79:
 1733              	.LBE78:
 813:Core/Src/hw_timerserver.c **** #endif
 814:Core/Src/hw_timerserver.c **** 
 815:Core/Src/hw_timerserver.c ****   HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 1734              		.loc 1 815 3 view .LVU494
 1735 001e 0320     		movs	r0, #3
 1736 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1737              	.LVL138:
 816:Core/Src/hw_timerserver.c **** 
 817:Core/Src/hw_timerserver.c ****   /* Disable the write protection for RTC registers */
 818:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 1738              		.loc 1 818 3 view .LVU495
 1739              		.loc 1 818 3 view .LVU496
 1740 0024 1B4B     		ldr	r3, .L111+4
 1741 0026 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 86


 1742 0028 CA22     		movs	r2, #202
 1743 002a 5A62     		str	r2, [r3, #36]
 1744              		.loc 1 818 3 view .LVU497
 1745 002c 5322     		movs	r2, #83
 1746 002e 5A62     		str	r2, [r3, #36]
 1747              		.loc 1 818 3 view .LVU498
 819:Core/Src/hw_timerserver.c **** 
 820:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 1748              		.loc 1 820 3 view .LVU499
 1749              		.loc 1 820 41 is_stmt 0 view .LVU500
 1750 0030 04EB4402 		add	r2, r4, r4, lsl #1
 1751 0034 164B     		ldr	r3, .L111
 1752 0036 03EBC203 		add	r3, r3, r2, lsl #3
 1753 003a 0222     		movs	r2, #2
 1754 003c 1A73     		strb	r2, [r3, #12]
 821:Core/Src/hw_timerserver.c **** 
 822:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].CountLeft = timeout_ticks;
 1755              		.loc 1 822 3 is_stmt 1 view .LVU501
 1756              		.loc 1 822 37 is_stmt 0 view .LVU502
 1757 003e 9D60     		str	r5, [r3, #8]
 823:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].CounterInit = timeout_ticks;
 1758              		.loc 1 823 3 is_stmt 1 view .LVU503
 1759              		.loc 1 823 39 is_stmt 0 view .LVU504
 1760 0040 5D60     		str	r5, [r3, #4]
 824:Core/Src/hw_timerserver.c **** 
 825:Core/Src/hw_timerserver.c ****   time_elapsed =  linkTimer(timer_id);
 1761              		.loc 1 825 3 is_stmt 1 view .LVU505
 1762              		.loc 1 825 19 is_stmt 0 view .LVU506
 1763 0042 2046     		mov	r0, r4
 1764 0044 FFF7FEFF 		bl	linkTimer
 1765              	.LVL139:
 826:Core/Src/hw_timerserver.c **** 
 827:Core/Src/hw_timerserver.c ****   localcurrentrunningtimerid = CurrentRunningTimerID;
 1766              		.loc 1 827 3 is_stmt 1 view .LVU507
 1767              		.loc 1 827 30 is_stmt 0 view .LVU508
 1768 0048 134B     		ldr	r3, .L111+8
 1769 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1770 004c DBB2     		uxtb	r3, r3
 1771              	.LVL140:
 828:Core/Src/hw_timerserver.c **** 
 829:Core/Src/hw_timerserver.c ****   if(PreviousRunningTimerID != localcurrentrunningtimerid)
 1772              		.loc 1 829 3 is_stmt 1 view .LVU509
 1773              		.loc 1 829 29 is_stmt 0 view .LVU510
 1774 004e 134A     		ldr	r2, .L111+12
 1775 0050 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1776 0052 D2B2     		uxtb	r2, r2
 1777              		.loc 1 829 5 view .LVU511
 1778 0054 9A42     		cmp	r2, r3
 1779 0056 18D1     		bne	.L110
 830:Core/Src/hw_timerserver.c ****   {
 831:Core/Src/hw_timerserver.c ****     RescheduleTimerList();
 832:Core/Src/hw_timerserver.c ****   }
 833:Core/Src/hw_timerserver.c ****   else
 834:Core/Src/hw_timerserver.c ****   {
 835:Core/Src/hw_timerserver.c ****     aTimerContext[timer_id].CountLeft -= time_elapsed;
 1780              		.loc 1 835 5 is_stmt 1 view .LVU512
 1781              		.loc 1 835 28 is_stmt 0 view .LVU513
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 87


 1782 0058 0D4B     		ldr	r3, .L111
 1783              	.LVL141:
 1784              		.loc 1 835 28 view .LVU514
 1785 005a 04EB4402 		add	r2, r4, r4, lsl #1
 1786 005e 03EBC202 		add	r2, r3, r2, lsl #3
 1787 0062 9268     		ldr	r2, [r2, #8]
 1788              		.loc 1 835 39 view .LVU515
 1789 0064 121A     		subs	r2, r2, r0
 1790 0066 04EB4404 		add	r4, r4, r4, lsl #1
 1791              	.LVL142:
 1792              		.loc 1 835 39 view .LVU516
 1793 006a 03EBC403 		add	r3, r3, r4, lsl #3
 1794 006e 9A60     		str	r2, [r3, #8]
 1795              	.LVL143:
 1796              	.L107:
 836:Core/Src/hw_timerserver.c ****   }
 837:Core/Src/hw_timerserver.c **** 
 838:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 839:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 1797              		.loc 1 839 3 is_stmt 1 view .LVU517
 1798              		.loc 1 839 3 view .LVU518
 1799 0070 084B     		ldr	r3, .L111+4
 1800 0072 1B68     		ldr	r3, [r3]
 1801 0074 FF22     		movs	r2, #255
 1802 0076 5A62     		str	r2, [r3, #36]
 1803              		.loc 1 839 3 view .LVU519
 840:Core/Src/hw_timerserver.c **** 
 841:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1804              		.loc 1 841 3 view .LVU520
 1805 0078 0320     		movs	r0, #3
 1806 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1807              	.LVL144:
 842:Core/Src/hw_timerserver.c **** 
 843:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 844:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1808              		.loc 1 844 3 view .LVU521
 1809              	.LBB80:
 1810              	.LBI80:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1811              		.loc 2 479 27 view .LVU522
 1812              	.LBB81:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1813              		.loc 2 481 3 view .LVU523
 1814              		.syntax unified
 1815              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1816 007e 86F31088 		MSR primask, r6
 1817              	@ 0 "" 2
 1818              		.thumb
 1819              		.syntax unified
 1820              	.LBE81:
 1821              	.LBE80:
 845:Core/Src/hw_timerserver.c **** #endif
 846:Core/Src/hw_timerserver.c **** 
 847:Core/Src/hw_timerserver.c ****   return;
 1822              		.loc 1 847 3 view .LVU524
 848:Core/Src/hw_timerserver.c **** }
 1823              		.loc 1 848 1 is_stmt 0 view .LVU525
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 88


 1824 0082 70BD     		pop	{r4, r5, r6, pc}
 1825              	.LVL145:
 1826              	.L109:
 807:Core/Src/hw_timerserver.c ****   }
 1827              		.loc 1 807 5 is_stmt 1 view .LVU526
 1828 0084 FFF7FEFF 		bl	HW_TS_Stop
 1829              	.LVL146:
 807:Core/Src/hw_timerserver.c ****   }
 1830              		.loc 1 807 5 is_stmt 0 view .LVU527
 1831 0088 C6E7     		b	.L105
 1832              	.LVL147:
 1833              	.L110:
 831:Core/Src/hw_timerserver.c ****   }
 1834              		.loc 1 831 5 is_stmt 1 view .LVU528
 1835 008a FFF7FEFF 		bl	RescheduleTimerList
 1836              	.LVL148:
 831:Core/Src/hw_timerserver.c ****   }
 1837              		.loc 1 831 5 is_stmt 0 view .LVU529
 1838 008e EFE7     		b	.L107
 1839              	.L112:
 1840              		.align	2
 1841              	.L111:
 1842 0090 00000000 		.word	aTimerContext
 1843 0094 00000000 		.word	hrtc
 1844 0098 00000000 		.word	CurrentRunningTimerID
 1845 009c 00000000 		.word	PreviousRunningTimerID
 1846              		.cfi_endproc
 1847              	.LFE1428:
 1849              		.section	.text.HW_TS_RTC_ReadLeftTicksToCount,"ax",%progbits
 1850              		.align	1
 1851              		.global	HW_TS_RTC_ReadLeftTicksToCount
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1856              	HW_TS_RTC_ReadLeftTicksToCount:
 1857              	.LFB1429:
 849:Core/Src/hw_timerserver.c **** 
 850:Core/Src/hw_timerserver.c **** uint16_t HW_TS_RTC_ReadLeftTicksToCount(void)
 851:Core/Src/hw_timerserver.c **** {
 1858              		.loc 1 851 1 is_stmt 1 view -0
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 0
 1861              		@ frame_needed = 0, uses_anonymous_args = 0
 1862 0000 38B5     		push	{r3, r4, r5, lr}
 1863              		.cfi_def_cfa_offset 16
 1864              		.cfi_offset 3, -16
 1865              		.cfi_offset 4, -12
 1866              		.cfi_offset 5, -8
 1867              		.cfi_offset 14, -4
 852:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1868              		.loc 1 852 3 view .LVU531
 853:Core/Src/hw_timerserver.c ****   uint16_t return_value, auro_reload_value, elapsed_time_value;
 1869              		.loc 1 853 3 view .LVU532
 854:Core/Src/hw_timerserver.c **** 
 855:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1870              		.loc 1 855 3 view .LVU533
 1871              	.LBB82:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 89


 1872              	.LBI82:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1873              		.loc 2 449 31 view .LVU534
 1874              	.LBB83:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1875              		.loc 2 451 3 view .LVU535
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1876              		.loc 2 453 3 view .LVU536
 1877              		.syntax unified
 1878              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1879 0002 EFF31085 		MRS r5, primask
 1880              	@ 0 "" 2
 1881              	.LVL149:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1882              		.loc 2 454 3 view .LVU537
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1883              		.loc 2 454 3 is_stmt 0 view .LVU538
 1884              		.thumb
 1885              		.syntax unified
 1886              	.LBE83:
 1887              	.LBE82:
 856:Core/Src/hw_timerserver.c ****   __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1888              		.loc 1 856 3 is_stmt 1 view .LVU539
 1889              	.LBB84:
 1890              	.LBI84:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1891              		.loc 2 207 27 view .LVU540
 1892              	.LBB85:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1893              		.loc 2 209 3 view .LVU541
 1894              		.syntax unified
 1895              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1896 0006 72B6     		cpsid i
 1897              	@ 0 "" 2
 1898              		.thumb
 1899              		.syntax unified
 1900              	.LBE85:
 1901              	.LBE84:
 857:Core/Src/hw_timerserver.c **** 
 858:Core/Src/hw_timerserver.c ****   if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 1902              		.loc 1 858 3 view .LVU542
 1903              		.loc 1 858 7 is_stmt 0 view .LVU543
 1904 0008 0A4B     		ldr	r3, .L119
 1905 000a 9B68     		ldr	r3, [r3, #8]
 1906              		.loc 1 858 5 view .LVU544
 1907 000c 13F4806F 		tst	r3, #1024
 1908 0010 04D1     		bne	.L118
 859:Core/Src/hw_timerserver.c ****   {
 860:Core/Src/hw_timerserver.c ****     auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT));
 861:Core/Src/hw_timerserver.c **** 
 862:Core/Src/hw_timerserver.c ****     elapsed_time_value = ReturnTimeElapsed();
 863:Core/Src/hw_timerserver.c **** 
 864:Core/Src/hw_timerserver.c ****     if(auro_reload_value > elapsed_time_value)
 865:Core/Src/hw_timerserver.c ****     {
 866:Core/Src/hw_timerserver.c ****       return_value = auro_reload_value - elapsed_time_value;
 867:Core/Src/hw_timerserver.c ****     }
 868:Core/Src/hw_timerserver.c ****     else
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 90


 869:Core/Src/hw_timerserver.c ****     {
 870:Core/Src/hw_timerserver.c ****       return_value = 0;
 871:Core/Src/hw_timerserver.c ****     }
 872:Core/Src/hw_timerserver.c ****   }
 873:Core/Src/hw_timerserver.c ****   else
 874:Core/Src/hw_timerserver.c ****   {
 875:Core/Src/hw_timerserver.c ****     return_value = TIMER_LIST_EMPTY;
 1909              		.loc 1 875 18 view .LVU545
 1910 0012 4FF6FF70 		movw	r0, #65535
 1911              	.L114:
 1912              	.LVL150:
 876:Core/Src/hw_timerserver.c ****   }
 877:Core/Src/hw_timerserver.c **** 
 878:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
 1913              		.loc 1 878 3 is_stmt 1 view .LVU546
 1914              	.LBB86:
 1915              	.LBI86:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1916              		.loc 2 479 27 view .LVU547
 1917              	.LBB87:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1918              		.loc 2 481 3 view .LVU548
 1919              		.syntax unified
 1920              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1921 0016 85F31088 		MSR primask, r5
 1922              	@ 0 "" 2
 1923              		.thumb
 1924              		.syntax unified
 1925              	.LBE87:
 1926              	.LBE86:
 879:Core/Src/hw_timerserver.c **** 
 880:Core/Src/hw_timerserver.c ****   return (return_value);
 1927              		.loc 1 880 3 view .LVU549
 881:Core/Src/hw_timerserver.c **** }
 1928              		.loc 1 881 1 is_stmt 0 view .LVU550
 1929 001a 38BD     		pop	{r3, r4, r5, pc}
 1930              	.LVL151:
 1931              	.L118:
 860:Core/Src/hw_timerserver.c **** 
 1932              		.loc 1 860 5 is_stmt 1 view .LVU551
 860:Core/Src/hw_timerserver.c **** 
 1933              		.loc 1 860 36 is_stmt 0 view .LVU552
 1934 001c 054B     		ldr	r3, .L119
 1935 001e 5C69     		ldr	r4, [r3, #20]
 860:Core/Src/hw_timerserver.c **** 
 1936              		.loc 1 860 23 view .LVU553
 1937 0020 A4B2     		uxth	r4, r4
 1938              	.LVL152:
 862:Core/Src/hw_timerserver.c **** 
 1939              		.loc 1 862 5 is_stmt 1 view .LVU554
 862:Core/Src/hw_timerserver.c **** 
 1940              		.loc 1 862 26 is_stmt 0 view .LVU555
 1941 0022 FFF7FEFF 		bl	ReturnTimeElapsed
 1942              	.LVL153:
 864:Core/Src/hw_timerserver.c ****     {
 1943              		.loc 1 864 5 is_stmt 1 view .LVU556
 864:Core/Src/hw_timerserver.c ****     {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 91


 1944              		.loc 1 864 7 is_stmt 0 view .LVU557
 1945 0026 8442     		cmp	r4, r0
 1946 0028 02D9     		bls	.L116
 866:Core/Src/hw_timerserver.c ****     }
 1947              		.loc 1 866 7 is_stmt 1 view .LVU558
 866:Core/Src/hw_timerserver.c ****     }
 1948              		.loc 1 866 20 is_stmt 0 view .LVU559
 1949 002a 201A     		subs	r0, r4, r0
 1950              	.LVL154:
 866:Core/Src/hw_timerserver.c ****     }
 1951              		.loc 1 866 20 view .LVU560
 1952 002c 80B2     		uxth	r0, r0
 1953              	.LVL155:
 866:Core/Src/hw_timerserver.c ****     }
 1954              		.loc 1 866 20 view .LVU561
 1955 002e F2E7     		b	.L114
 1956              	.LVL156:
 1957              	.L116:
 870:Core/Src/hw_timerserver.c ****     }
 1958              		.loc 1 870 20 view .LVU562
 1959 0030 0020     		movs	r0, #0
 1960              	.LVL157:
 870:Core/Src/hw_timerserver.c ****     }
 1961              		.loc 1 870 20 view .LVU563
 1962 0032 F0E7     		b	.L114
 1963              	.L120:
 1964              		.align	2
 1965              	.L119:
 1966 0034 00280040 		.word	1073752064
 1967              		.cfi_endproc
 1968              	.LFE1429:
 1970              		.section	.text.HW_TS_RTC_Int_AppNot,"ax",%progbits
 1971              		.align	1
 1972              		.weak	HW_TS_RTC_Int_AppNot
 1973              		.syntax unified
 1974              		.thumb
 1975              		.thumb_func
 1977              	HW_TS_RTC_Int_AppNot:
 1978              	.LVL158:
 1979              	.LFB1430:
 882:Core/Src/hw_timerserver.c **** 
 883:Core/Src/hw_timerserver.c **** __weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerC
 884:Core/Src/hw_timerserver.c **** {
 1980              		.loc 1 884 1 is_stmt 1 view -0
 1981              		.cfi_startproc
 1982              		@ args = 0, pretend = 0, frame = 0
 1983              		@ frame_needed = 0, uses_anonymous_args = 0
 1984              		.loc 1 884 1 is_stmt 0 view .LVU565
 1985 0000 08B5     		push	{r3, lr}
 1986              		.cfi_def_cfa_offset 8
 1987              		.cfi_offset 3, -8
 1988              		.cfi_offset 14, -4
 885:Core/Src/hw_timerserver.c ****   pTimerCallBack();
 1989              		.loc 1 885 3 is_stmt 1 view .LVU566
 1990 0002 9047     		blx	r2
 1991              	.LVL159:
 886:Core/Src/hw_timerserver.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 92


 887:Core/Src/hw_timerserver.c ****   return;
 1992              		.loc 1 887 3 view .LVU567
 888:Core/Src/hw_timerserver.c **** }
 1993              		.loc 1 888 1 is_stmt 0 view .LVU568
 1994 0004 08BD     		pop	{r3, pc}
 1995              		.cfi_endproc
 1996              	.LFE1430:
 1998              		.section	.text.HW_TS_RTC_Wakeup_Handler,"ax",%progbits
 1999              		.align	1
 2000              		.global	HW_TS_RTC_Wakeup_Handler
 2001              		.syntax unified
 2002              		.thumb
 2003              		.thumb_func
 2005              	HW_TS_RTC_Wakeup_Handler:
 2006              	.LFB1423:
 488:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t ptimer_callback;
 2007              		.loc 1 488 1 is_stmt 1 view -0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 0
 2010              		@ frame_needed = 0, uses_anonymous_args = 0
 2011 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2012              		.cfi_def_cfa_offset 24
 2013              		.cfi_offset 3, -24
 2014              		.cfi_offset 4, -20
 2015              		.cfi_offset 5, -16
 2016              		.cfi_offset 6, -12
 2017              		.cfi_offset 7, -8
 2018              		.cfi_offset 14, -4
 489:Core/Src/hw_timerserver.c ****   uint32_t timer_process_id;
 2019              		.loc 1 489 3 view .LVU570
 490:Core/Src/hw_timerserver.c ****   uint8_t local_current_running_timer_id;
 2020              		.loc 1 490 3 view .LVU571
 491:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2021              		.loc 1 491 3 view .LVU572
 493:Core/Src/hw_timerserver.c **** #endif
 2022              		.loc 1 493 3 view .LVU573
 497:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 2023              		.loc 1 497 3 view .LVU574
 2024              	.LBB88:
 2025              	.LBI88:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2026              		.loc 2 449 31 view .LVU575
 2027              	.LBB89:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2028              		.loc 2 451 3 view .LVU576
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 2029              		.loc 2 453 3 view .LVU577
 2030              		.syntax unified
 2031              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2032 0002 EFF31085 		MRS r5, primask
 2033              	@ 0 "" 2
 2034              	.LVL160:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2035              		.loc 2 454 3 view .LVU578
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2036              		.loc 2 454 3 is_stmt 0 view .LVU579
 2037              		.thumb
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 93


 2038              		.syntax unified
 2039              	.LBE89:
 2040              	.LBE88:
 498:Core/Src/hw_timerserver.c **** #endif
 2041              		.loc 1 498 3 is_stmt 1 view .LVU580
 2042              	.LBB90:
 2043              	.LBI90:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2044              		.loc 2 207 27 view .LVU581
 2045              	.LBB91:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2046              		.loc 2 209 3 view .LVU582
 2047              		.syntax unified
 2048              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2049 0006 72B6     		cpsid i
 2050              	@ 0 "" 2
 2051              		.thumb
 2052              		.syntax unified
 2053              	.LBE91:
 2054              	.LBE90:
 502:Core/Src/hw_timerserver.c **** 
 2055              		.loc 1 502 3 view .LVU583
 502:Core/Src/hw_timerserver.c **** 
 2056              		.loc 1 502 3 view .LVU584
 2057 0008 314B     		ldr	r3, .L132
 2058 000a 1B68     		ldr	r3, [r3]
 2059 000c CA22     		movs	r2, #202
 2060 000e 5A62     		str	r2, [r3, #36]
 502:Core/Src/hw_timerserver.c **** 
 2061              		.loc 1 502 3 view .LVU585
 2062 0010 5322     		movs	r2, #83
 2063 0012 5A62     		str	r2, [r3, #36]
 502:Core/Src/hw_timerserver.c **** 
 2064              		.loc 1 502 3 view .LVU586
 509:Core/Src/hw_timerserver.c **** 
 2065              		.loc 1 509 3 view .LVU587
 2066 0014 9A68     		ldr	r2, [r3, #8]
 2067 0016 22F48062 		bic	r2, r2, #1024
 2068 001a 9A60     		str	r2, [r3, #8]
 511:Core/Src/hw_timerserver.c **** 
 2069              		.loc 1 511 3 view .LVU588
 511:Core/Src/hw_timerserver.c **** 
 2070              		.loc 1 511 34 is_stmt 0 view .LVU589
 2071 001c 2D4A     		ldr	r2, .L132+4
 2072 001e 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 2073 0020 E4B2     		uxtb	r4, r4
 2074              	.LVL161:
 513:Core/Src/hw_timerserver.c ****   {
 2075              		.loc 1 513 3 is_stmt 1 view .LVU590
 513:Core/Src/hw_timerserver.c ****   {
 2076              		.loc 1 513 51 is_stmt 0 view .LVU591
 2077 0022 04EB4402 		add	r2, r4, r4, lsl #1
 2078 0026 D100     		lsls	r1, r2, #3
 2079 0028 2B4A     		ldr	r2, .L132+8
 2080 002a 0A44     		add	r2, r2, r1
 2081 002c 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2082 002e D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 94


 513:Core/Src/hw_timerserver.c ****   {
 2083              		.loc 1 513 5 view .LVU592
 2084 0030 022A     		cmp	r2, #2
 2085 0032 13D0     		beq	.L130
 2086              	.L124:
 566:Core/Src/hw_timerserver.c **** 
 2087              		.loc 1 566 65 is_stmt 1 discriminator 1 view .LVU593
 566:Core/Src/hw_timerserver.c **** 
 2088              		.loc 1 566 11 is_stmt 0 discriminator 1 view .LVU594
 2089 0034 DA68     		ldr	r2, [r3, #12]
 566:Core/Src/hw_timerserver.c **** 
 2090              		.loc 1 566 65 discriminator 1 view .LVU595
 2091 0036 12F0040F 		tst	r2, #4
 2092 003a FBD0     		beq	.L124
 575:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 2093              		.loc 1 575 5 is_stmt 1 view .LVU596
 2094 003c DA68     		ldr	r2, [r3, #12]
 2095 003e D2B2     		uxtb	r2, r2
 2096 0040 62F49062 		orn	r2, r2, #1152
 2097 0044 DA60     		str	r2, [r3, #12]
 576:Core/Src/hw_timerserver.c **** 
 2098              		.loc 1 576 5 view .LVU597
 2099 0046 254B     		ldr	r3, .L132+12
 2100 0048 4FF40022 		mov	r2, #524288
 2101 004c DA60     		str	r2, [r3, #12]
 579:Core/Src/hw_timerserver.c **** #endif
 2102              		.loc 1 579 5 view .LVU598
 2103              	.LBB92:
 2104              	.LBI92:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2105              		.loc 2 479 27 view .LVU599
 2106              	.LBB93:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2107              		.loc 2 481 3 view .LVU600
 2108              		.syntax unified
 2109              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2110 004e 85F31088 		MSR primask, r5
 2111              	@ 0 "" 2
 2112              		.thumb
 2113              		.syntax unified
 2114              	.L128:
 2115              	.LBE93:
 2116              	.LBE92:
 584:Core/Src/hw_timerserver.c **** 
 2117              		.loc 1 584 3 view .LVU601
 584:Core/Src/hw_timerserver.c **** 
 2118              		.loc 1 584 3 view .LVU602
 2119 0052 1F4B     		ldr	r3, .L132
 2120 0054 1B68     		ldr	r3, [r3]
 2121 0056 FF22     		movs	r2, #255
 2122 0058 5A62     		str	r2, [r3, #36]
 584:Core/Src/hw_timerserver.c **** 
 2123              		.loc 1 584 3 view .LVU603
 586:Core/Src/hw_timerserver.c **** }
 2124              		.loc 1 586 3 view .LVU604
 587:Core/Src/hw_timerserver.c **** 
 2125              		.loc 1 587 1 is_stmt 0 view .LVU605
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 95


 2126 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2127              	.LVL162:
 2128              	.L130:
 515:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 2129              		.loc 1 515 5 is_stmt 1 view .LVU606
 515:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 2130              		.loc 1 515 21 is_stmt 0 view .LVU607
 2131 005c 1E4A     		ldr	r2, .L132+8
 2132 005e 04EB4401 		add	r1, r4, r4, lsl #1
 2133 0062 CB00     		lsls	r3, r1, #3
 2134 0064 D118     		adds	r1, r2, r3
 2135 0066 D758     		ldr	r7, [r2, r3]
 2136              	.LVL163:
 516:Core/Src/hw_timerserver.c **** 
 2137              		.loc 1 516 5 is_stmt 1 view .LVU608
 516:Core/Src/hw_timerserver.c **** 
 2138              		.loc 1 516 22 is_stmt 0 view .LVU609
 2139 0068 0E69     		ldr	r6, [r1, #16]
 2140              	.LVL164:
 525:Core/Src/hw_timerserver.c ****     {
 2141              		.loc 1 525 5 is_stmt 1 view .LVU610
 525:Core/Src/hw_timerserver.c ****     {
 2142              		.loc 1 525 30 is_stmt 0 view .LVU611
 2143 006a 1D4B     		ldr	r3, .L132+16
 2144 006c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 525:Core/Src/hw_timerserver.c ****     {
 2145              		.loc 1 525 7 view .LVU612
 2146 006e 53B3     		cbz	r3, .L125
 527:Core/Src/hw_timerserver.c ****       {
 2147              		.loc 1 527 7 is_stmt 1 view .LVU613
 527:Core/Src/hw_timerserver.c ****       {
 2148              		.loc 1 527 55 is_stmt 0 view .LVU614
 2149 0070 4B7B     		ldrb	r3, [r1, #13]	@ zero_extendqisi2
 2150 0072 DBB2     		uxtb	r3, r3
 527:Core/Src/hw_timerserver.c ****       {
 2151              		.loc 1 527 9 view .LVU615
 2152 0074 012B     		cmp	r3, #1
 2153 0076 10D0     		beq	.L131
 541:Core/Src/hw_timerserver.c **** #endif
 2154              		.loc 1 541 9 is_stmt 1 view .LVU616
 2155              	.LBB94:
 2156              	.LBI94:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2157              		.loc 2 479 27 view .LVU617
 2158              	.LBB95:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2159              		.loc 2 481 3 view .LVU618
 2160              		.syntax unified
 2161              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2162 0078 85F31088 		MSR primask, r5
 2163              	@ 0 "" 2
 2164              		.thumb
 2165              		.syntax unified
 2166              	.LBE95:
 2167              	.LBE94:
 543:Core/Src/hw_timerserver.c **** 
 2168              		.loc 1 543 9 view .LVU619
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 96


 2169 007c 2046     		mov	r0, r4
 2170 007e FFF7FEFF 		bl	HW_TS_Stop
 2171              	.LVL165:
 546:Core/Src/hw_timerserver.c ****         }
 2172              		.loc 1 546 9 view .LVU620
 546:Core/Src/hw_timerserver.c ****         }
 2173              		.loc 1 546 9 view .LVU621
 2174 0082 134B     		ldr	r3, .L132
 2175 0084 1B68     		ldr	r3, [r3]
 2176 0086 CA22     		movs	r2, #202
 2177 0088 5A62     		str	r2, [r3, #36]
 546:Core/Src/hw_timerserver.c ****         }
 2178              		.loc 1 546 9 view .LVU622
 2179 008a 5322     		movs	r2, #83
 2180 008c 5A62     		str	r2, [r3, #36]
 2181              	.L127:
 546:Core/Src/hw_timerserver.c ****         }
 2182              		.loc 1 546 9 discriminator 1 view .LVU623
 549:Core/Src/hw_timerserver.c ****     }
 2183              		.loc 1 549 7 view .LVU624
 2184 008e 3A46     		mov	r2, r7
 2185 0090 2146     		mov	r1, r4
 2186 0092 3046     		mov	r0, r6
 2187 0094 FFF7FEFF 		bl	HW_TS_RTC_Int_AppNot
 2188              	.LVL166:
 2189 0098 DBE7     		b	.L128
 2190              	.L131:
 529:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2191              		.loc 1 529 9 view .LVU625
 2192 009a 0121     		movs	r1, #1
 2193 009c 2046     		mov	r0, r4
 2194 009e FFF7FEFF 		bl	UnlinkTimer
 2195              	.LVL167:
 531:Core/Src/hw_timerserver.c **** #endif
 2196              		.loc 1 531 9 view .LVU626
 2197              	.LBB96:
 2198              	.LBI96:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2199              		.loc 2 479 27 view .LVU627
 2200              	.LBB97:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2201              		.loc 2 481 3 view .LVU628
 2202              		.syntax unified
 2203              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2204 00a2 85F31088 		MSR primask, r5
 2205              	@ 0 "" 2
 2206              		.thumb
 2207              		.syntax unified
 2208              	.LBE97:
 2209              	.LBE96:
 533:Core/Src/hw_timerserver.c **** 
 2210              		.loc 1 533 9 view .LVU629
 533:Core/Src/hw_timerserver.c **** 
 2211              		.loc 1 533 98 is_stmt 0 view .LVU630
 2212 00a6 04EB4403 		add	r3, r4, r4, lsl #1
 2213 00aa DA00     		lsls	r2, r3, #3
 2214 00ac 0A4B     		ldr	r3, .L132+8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 97


 2215 00ae 1344     		add	r3, r3, r2
 2216 00b0 5968     		ldr	r1, [r3, #4]
 533:Core/Src/hw_timerserver.c **** 
 2217              		.loc 1 533 9 view .LVU631
 2218 00b2 2046     		mov	r0, r4
 2219 00b4 FFF7FEFF 		bl	HW_TS_Start
 2220              	.LVL168:
 536:Core/Src/hw_timerserver.c ****         }
 2221              		.loc 1 536 9 is_stmt 1 view .LVU632
 536:Core/Src/hw_timerserver.c ****         }
 2222              		.loc 1 536 9 view .LVU633
 2223 00b8 054B     		ldr	r3, .L132
 2224 00ba 1B68     		ldr	r3, [r3]
 2225 00bc CA22     		movs	r2, #202
 2226 00be 5A62     		str	r2, [r3, #36]
 536:Core/Src/hw_timerserver.c ****         }
 2227              		.loc 1 536 9 view .LVU634
 2228 00c0 5322     		movs	r2, #83
 2229 00c2 5A62     		str	r2, [r3, #36]
 536:Core/Src/hw_timerserver.c ****         }
 2230              		.loc 1 536 9 view .LVU635
 2231 00c4 E3E7     		b	.L127
 2232              	.L125:
 553:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2233              		.loc 1 553 7 view .LVU636
 2234 00c6 FFF7FEFF 		bl	RescheduleTimerList
 2235              	.LVL169:
 555:Core/Src/hw_timerserver.c **** #endif
 2236              		.loc 1 555 7 view .LVU637
 2237              	.LBB98:
 2238              	.LBI98:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2239              		.loc 2 479 27 view .LVU638
 2240              	.LBB99:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2241              		.loc 2 481 3 view .LVU639
 2242              		.syntax unified
 2243              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2244 00ca 85F31088 		MSR primask, r5
 2245              	@ 0 "" 2
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2246              		.loc 2 482 1 is_stmt 0 view .LVU640
 2247              		.thumb
 2248              		.syntax unified
 2249 00ce C0E7     		b	.L128
 2250              	.L133:
 2251              		.align	2
 2252              	.L132:
 2253 00d0 00000000 		.word	hrtc
 2254 00d4 00000000 		.word	CurrentRunningTimerID
 2255 00d8 00000000 		.word	aTimerContext
 2256 00dc 00080058 		.word	1476397056
 2257 00e0 00000000 		.word	WakeupTimerLimitation
 2258              	.LBE99:
 2259              	.LBE98:
 2260              		.cfi_endproc
 2261              	.LFE1423:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 98


 2263              		.section	.bss.MaxWakeupTimerSetup,"aw",%nobits
 2264              		.align	1
 2267              	MaxWakeupTimerSetup:
 2268 0000 0000     		.space	2
 2269              		.section	.bss.SynchPrescalerUserConfig,"aw",%nobits
 2270              		.align	1
 2273              	SynchPrescalerUserConfig:
 2274 0000 0000     		.space	2
 2275              		.section	.bss.AsynchPrescalerUserConfig,"aw",%nobits
 2278              	AsynchPrescalerUserConfig:
 2279 0000 00       		.space	1
 2280              		.section	.bss.WakeupTimerDivider,"aw",%nobits
 2283              	WakeupTimerDivider:
 2284 0000 00       		.space	1
 2285              		.section	.bss.WakeupTimerLimitation,"aw",%nobits
 2288              	WakeupTimerLimitation:
 2289 0000 00       		.space	1
 2290              		.section	.bss.SSRValueOnLastSetup,"aw",%nobits
 2291              		.align	2
 2294              	SSRValueOnLastSetup:
 2295 0000 00000000 		.space	4
 2296              		.section	.bss.PreviousRunningTimerID,"aw",%nobits
 2299              	PreviousRunningTimerID:
 2300 0000 00       		.space	1
 2301              		.section	.bss.CurrentRunningTimerID,"aw",%nobits
 2304              	CurrentRunningTimerID:
 2305 0000 00       		.space	1
 2306              		.section	.bss.aTimerContext,"aw",%nobits
 2307              		.align	2
 2310              	aTimerContext:
 2311 0000 00000000 		.space	144
 2311      00000000 
 2311      00000000 
 2311      00000000 
 2311      00000000 
 2312              		.weak	HW_TS_RTC_CountUpdated_AppNot
 2313              		.text
 2314              	.Letext0:
 2315              		.file 4 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/ma
 2316              		.file 5 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/sy
 2317              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 2318              		.file 7 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wbxx.h"
 2319              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 2320              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h"
 2321              		.file 10 "Core/Inc/hw_if.h"
 2322              		.file 11 "Core/Inc/app_conf.h"
 2323              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 99


DEFINED SYMBOLS
                            *ABS*:00000000 hw_timerserver.c
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:21     .text.ReadRtcSsrValue:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:26     .text.ReadRtcSsrValue:00000000 ReadRtcSsrValue
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:74     .text.ReadRtcSsrValue:0000001c $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:79     .text.LinkTimerAfter:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:84     .text.LinkTimerAfter:00000000 LinkTimerAfter
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:135    .text.LinkTimerAfter:0000003c $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2310   .bss.aTimerContext:00000000 aTimerContext
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:140    .text.LinkTimerBefore:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:145    .text.LinkTimerBefore:00000000 LinkTimerBefore
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:215    .text.LinkTimerBefore:00000060 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2304   .bss.CurrentRunningTimerID:00000000 CurrentRunningTimerID
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:221    .text.UnlinkTimer:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:226    .text.UnlinkTimer:00000000 UnlinkTimer
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:348    .text.UnlinkTimer:00000090 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2299   .bss.PreviousRunningTimerID:00000000 PreviousRunningTimerID
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2294   .bss.SSRValueOnLastSetup:00000000 SSRValueOnLastSetup
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:356    .text.ReturnTimeElapsed:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:361    .text.ReturnTimeElapsed:00000000 ReturnTimeElapsed
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:447    .text.ReturnTimeElapsed:00000044 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2278   .bss.AsynchPrescalerUserConfig:00000000 AsynchPrescalerUserConfig
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2283   .bss.WakeupTimerDivider:00000000 WakeupTimerDivider
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2273   .bss.SynchPrescalerUserConfig:00000000 SynchPrescalerUserConfig
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:455    .text.linkTimer:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:460    .text.linkTimer:00000000 linkTimer
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:635    .text.linkTimer:000000cc $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:643    .text.RestartWakeupCounter:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:648    .text.RestartWakeupCounter:00000000 RestartWakeupCounter
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:750    .text.RestartWakeupCounter:00000074 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:759    .text.RescheduleTimerList:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:764    .text.RescheduleTimerList:00000000 RescheduleTimerList
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:937    .text.RescheduleTimerList:000000bc $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2288   .bss.WakeupTimerLimitation:00000000 WakeupTimerLimitation
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2267   .bss.MaxWakeupTimerSetup:00000000 MaxWakeupTimerSetup
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:947    .text.HW_TS_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:953    .text.HW_TS_Init:00000000 HW_TS_Init
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1241   .text.HW_TS_Init:00000124 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1256   .text.HW_TS_Create:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1262   .text.HW_TS_Create:00000000 HW_TS_Create
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1416   .text.HW_TS_Create:0000006c $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1421   .text.HW_TS_Stop:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1427   .text.HW_TS_Stop:00000000 HW_TS_Stop
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1613   .text.HW_TS_Stop:000000a8 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1623   .text.HW_TS_Delete:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1629   .text.HW_TS_Delete:00000000 HW_TS_Delete
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1660   .text.HW_TS_Delete:00000018 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1665   .text.HW_TS_Start:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1671   .text.HW_TS_Start:00000000 HW_TS_Start
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1842   .text.HW_TS_Start:00000090 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1850   .text.HW_TS_RTC_ReadLeftTicksToCount:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1856   .text.HW_TS_RTC_ReadLeftTicksToCount:00000000 HW_TS_RTC_ReadLeftTicksToCount
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1966   .text.HW_TS_RTC_ReadLeftTicksToCount:00000034 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1971   .text.HW_TS_RTC_Int_AppNot:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1977   .text.HW_TS_RTC_Int_AppNot:00000000 HW_TS_RTC_Int_AppNot
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:1999   .text.HW_TS_RTC_Wakeup_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2005   .text.HW_TS_RTC_Wakeup_Handler:00000000 HW_TS_RTC_Wakeup_Handler
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s 			page 100


C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2253   .text.HW_TS_RTC_Wakeup_Handler:000000d0 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2264   .bss.MaxWakeupTimerSetup:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2270   .bss.SynchPrescalerUserConfig:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2279   .bss.AsynchPrescalerUserConfig:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2284   .bss.WakeupTimerDivider:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2289   .bss.WakeupTimerLimitation:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2291   .bss.SSRValueOnLastSetup:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2300   .bss.PreviousRunningTimerID:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2305   .bss.CurrentRunningTimerID:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccJ1GEjb.s:2307   .bss.aTimerContext:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_ClearPendingIRQ
HW_TS_RTC_CountUpdated_AppNot
HAL_NVIC_SetPendingIRQ
hrtc
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
