# Papers on In-Memory-Computing for AI Acceleration

A collection of In-Memory-Computing papers targeting general-purpose computing and deep learning acceleration.

## Table of Contents

- [Survey Papers](#Survey)  
- [Deep Learning Acceleration](#Deep-Learning)  
	- [Ternary Neural Networks](#Ternary)  
	- [Binary Weight Networks](#Binary)  
	- [Integer Based Networks](#Integer)  
	- [Others](#Others)  

## Survey Papers

[[TCS_2021](https://ieeexplore.ieee.org/abstract/document/9382915)] [__`IMC, SRAM`__] Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices

<details><summary>Bibtex</summary><pre><code>@article{TCS_2021_SRAM-IMC-AI,
  title={Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices},
  author={Jhang, Chuan-Jia and Xue, Cheng-Xin and Hung, Je-Min and Chang, Fu-Chun and Chang, Meng-Fan},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={68},
  number={5},
  pages={1773--1786},
  year={2021},
  publisher={IEEE}
}</code></pre></details>

[[GLVLSI_2020](https://dl.acm.org/doi/abs/10.1145/3386263.3407588)] [__`IMC`__] In-Memory Computing: The Next-Generation AI Computing Paradigm

<details><summary>Bibtex</summary><pre><code>@inproceedings{GLVLSI_2020_IMC-AI,
  title={In-Memory Computing: The Next-Generation AI Computing Paradigm},
  author={Ma, Yufei and Du, Yuan and Du, Li and Lin, Jun and Wang, Zhongfeng},
  booktitle={Proceedings of the 2020 on Great Lakes Symposium on VLSI},
  pages={265--270},
  year={2020}
}</code></pre></details>

[[GLSVLSI_2020](https://dl.acm.org/doi/abs/10.1145/3386263.3407649)] [__`IMC`__] A Review of In-Memory Computing Architectures for Machine Learning Applications

<details><summary>Bibtex</summary><pre><code>@inproceedings{GLSVLSI_2020_IMCML,
  title={A Review of In-Memory Computing Architectures for Machine Learning Applications},
  author={Bavikadi, Sathwika and Sutradhar, Purab Ranjan and Khasawneh, Khaled N and Ganguly, Amlan and Pudukotai Dinakarrao, Sai Manoj},
  booktitle={Proceedings of the 2020 on Great Lakes Symposium on VLSI},
  pages={89--94},
  year={2020}
}
</code></pre></details>

[[Nature_2020](https://scholar.google.com/scholar?hl=zh-CN&as_sdt=0%2C5&q=Memory+devices+and+applications+for+in-memory+computing&btnG=)] [__`IMC`__] Memory devices and applications for in-memory computing

<details><summary>Bibtex</summary><pre><code>@article{Nature_2020_IMC_devices,
  title={Memory devices and applications for in-memory computing},
  author={Sebastian, Abu and Le Gallo, Manuel and Khaddam-Aljameh, Riduan and Eleftheriou, Evangelos},
  journal={Nature nanotechnology},
  volume={15},
  number={7},
  pages={529--544},
  year={2020},
  publisher={Nature Publishing Group}
}</code></pre></details>

[[DATE_2018](https://scholar.google.com/scholar?cluster=1484189601602053588&hl=zh-CN&as_sdt=0,5)] [__`IMC, STT-MRAM`__] Computing-in-Memory with Spintronics

<details><summary>Bibtex</summary><pre><code>@inproceedings{DATE_2018_CIM-Spin,
  title={Computing-in-memory with spintronics},
  author={Jain, Shubham and Sapatnekar, Sachin and Wang, Jian-Ping and Roy, Kaushik and Raghunathan, Anand},
  booktitle={2018 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1640--1645},
  year={2018},
  organization={IEEE}
}</code></pre></details>

[[MM_2019](https://arxiv.org/abs/1908.02640)] [__`NMC`__] Near-Memory Computing: Past, Present, and Future

<details><summary>Bibtex</summary><pre><code>@article{MM_2019_NMC,
  title={Near-memory computing: Past, present, and future},
  author={Singh, Gagandeep and Chelini, Lorenzo and Corda, Stefano and Awan, Ahsan Javed and Stuijk, Sander and Jordans, Roel and Corporaal, Henk and Boonstra, Albert-Jan},
  journal={Microprocessors and Microsystems},
  volume={71},
  pages={102868},
  year={2019},
  publisher={Elsevier}
}</code></pre></details>

[[DSD_2018](https://scholar.google.com/scholar?cluster=8305636141032236425&hl=zh-CN&as_sdt=0,5)] [__`NMC] A Review of Near-Memory Computing Architectures: Opportunities and Challenges

<details><summary>Bibtex</summary><pre><code>@inproceedings{DSD_2018_NMC,
  title={A review of near-memory computing architectures: Opportunities and challenges},
  author={Singh, Gagandeep and Chelini, Lorenzo and Corda, Stefano and Awan, Ahsan Javed and Stuijk, Sander and Jordans, Roel and Corporaal, Henk and Boonstra, Albert-Jan},
  booktitle={2018 21st Euromicro Conference on Digital System Design (DSD)},
  pages={608--617},
  year={2018},
  organization={IEEE}
}</code></pre></details>

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



## Deep-Learning Acceleration

### Ternary Neural Networks

[[DATE_2021](https://ieeexplore.ieee.org/abstract/document/9474022)] [__`SOT-MRAM, TNN`__] SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture

<details><summary>Bibtex</summary><pre><code>@INPROCEEDINGS{DATE_2021_SpinLiM,
  author={Luo, Lichuan and Zhang, He and Bai, Jinyu and Zhang, Youguang and Kang, Wang and Zhao, Weisheng},
  booktitle={2021 Design, Automation and Test in Europe Conference and Exhibition (DATE)}, 
  title={SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture}, 
  year={2021},
  volume={},
  number={},
  pages={1865-1870},
  doi={10.23919/DATE51398.2021.9474022}
}</code></pre></details>

[[CICC_2021](https://ieeexplore.ieee.org/abstract/document/9431398)] [__`SRAM/CMOS, TNN`__] An In-Memory-Computing Charge-Domain Ternary CNN Classifier

<details><summary>Bibtex</summary><pre><code>@inproceedings{CICC_2021_IMC-CD-TNN,
  title={An In-Memory-Computing Charge-Domain Ternary CNN Classifier},
  author={Yang, Xiangxing and Zhu, Keren and Tang, Xiyuan and Wang, Meizhi and Zhan, Mingtao and Lu, Nanshu and Kulkarni, Jaydeep P and Pan, David Z and Liu, Yongpan and Sun, Nan},
  booktitle={2021 IEEE Custom Integrated Circuits Conference (CICC)},
  pages={1--2},
  year={2021},
  organization={IEEE}
}</code></pre></details>

[[OJCAS_2021](https://ieeexplore.ieee.org/abstract/document/9335229)] [__`RRAM, BTN`__] A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications

<details><summary>Bibtex</summary><pre><code>@ARTICLE{JCAS_2021_4T2R-IM-DP,
  author={Chen, Yuzong and Lu, Lu and Kim, Bongjin and Kim, Tony Tae-Hyoung},
  journal={IEEE Open Journal of Circuits and Systems}, 
  title={A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications}, 
  year={2021},
  volume={2},
  number={},
  pages={210-222},
  doi={10.1109/OJCAS.2020.3042550}
}</code></pre></details>

[[ISCAS_2021](https://ieeexplore.ieee.org/abstract/document/9401308)] [__`Mem-Crossbar, Ternary Full Adder`__] Design of Ternary Logic-in-Memory Based on Memristive Dual-Crossbars

<details><summary>Bibtex</summary><pre><code>@INPROCEEDINGS{ISCAS_2021_Ter-LiM,
  author={Liu, Weiyi and Sun, Yanan and He, Weifeng and Wang, Qin},
  booktitle={2021 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
  title={Design of Ternary Logic-in-Memory Based on Memristive Dual-Crossbars}, 
  year={2021},
  volume={},
  number={},
  pages={1-5},
  doi={10.1109/ISCAS51556.2021.9401308}
}</code></pre></details>

[[TVLSI_2020](https://ieeexplore.ieee.org/abstract/document/9097464)] [__`SRAM/CMOS, TNN`__] TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks

<details><summary>Bibtex</summary><pre><code>@article{TVLSI_2020_TiM-DNN,
  title={TiM-DNN: Ternary in-memory accelerator for deep neural networks},
  author={Jain, Shubham and Gupta, Sumeet Kumar and Raghunathan, Anand},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={28},
  number={7},
  pages={1567--1577},
  year={2020},
  publisher={IEEE}
}</code></pre></details>

[[DATE_2020](https://ieeexplore.ieee.org/abstract/document/9116495)] [__`FeRAM, TNN`__] Ternary Compute-Enabled Memory using Ferroelectric Transistors for Accelerating Deep Neural Networks

<details><summary>Bibtex</summary><pre><code>@INPROCEEDINGS{DATE_2020_TeC-Cell,
  author={Thirumala, Sandeep Krishna and Jain, Shubham and Gupta, Sumeet Kumar and Raghunathan, Anand},
  booktitle={2020 Design, Automation   Test in Europe Conference   Exhibition (DATE)}, 
  title={Ternary Compute-Enabled Memory using Ferroelectric Transistors for Accelerating Deep Neural Networks}, 
  year={2020},
  volume={},
  number={},
  pages={31-36},
  doi={10.23919/DATE48585.2020.9116495}
}</code></pre></details>

[[JSSC_2020](https://ieeexplore.ieee.org/abstract/document/8959407)] [__`SRAM, TBN+BNN `__] XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks

<details><summary>Bibtex</summary><pre><code>@article{JSSC_2020_XNOR-SRAM,
  title={XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks},
  author={Yin, Shihui and Jiang, Zhewei and Seo, Jae-Sun and Seok, Mingoo},
  journal={IEEE Journal of Solid-State Circuits},
  volume={55},
  number={6},
  pages={1733--1743},
  year={2020},
  publisher={IEEE}
}</code></pre></details>



### Binary Weight Networks

- Works From Deliang Fan's Group

[[ASP-DAC_2020](https://ieeexplore.ieee.org/abstract/document/9045166)] [__`SOT-MRAM`__] A Flexible Processing-in-Memory Accelerator for Dynamic Channel-Adaptive Deep Neural Networks  [`AND, OR, NAND, NOR, MAJ, MIN, ADD`]

<details><summary>Bibtex</summary><pre><code>@inproceedings{ASP-DAC_2020_CA-DNN-PIM,
  title={A Flexible Processing-in-Memory Accelerator for Dynamic Channel-Adaptive Deep Neural Networks},
  author={Yang, Li and Angizi, Shaahin and Fan, Deliang},
  booktitle={2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={313--318},
  year={2020},
  organization={IEEE}
}</code></pre></details>

[[ASP-DAC_2019](https://dl.acm.org/doi/abs/10.1145/3287624.3287644)] [__`SOT-MRAM`__] ParaPIM: a parallel processing-in-memory accelerator for binary-weight deep neural networks  [`AND, OR, XOR, NAND, NOR, XNOR, MAJ, MIN, ADD`]

<details><summary>Bibtex</summary><pre><code>@inproceedings{ASPDAC_2019_ParaPIM,
  title={{ParaPIM}: A parallel processing-in-memory accelerator for binary-weight deep neural networks},
  author={Angizi, Shaahin and He, Zhezhi and Fan, Deliang},
  booktitle={Proceedings of the 24th Asia and South Pacific Design Automation Conference},
  pages={127--132},
  year={2019}
}</code></pre></details>

[[TCAD_2019]()] [__`STT-MRAM`__] MRIMA: An MRAM-Based In-Memory Accelerator  [`AND, OR, XOR, NAND, NOR, XNOR, MAJ, MIN, ADD`]

<details><summary>Bibtex</summary><pre><code>@article{TCAD_2019_MRIMA,
  title={Mrima: An mram-based in-memory accelerator},
  author={Angizi, Shaahin and He, Zhezhi and Awad, Amro and Fan, Deliang},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={39},
  number={5},
  pages={1123--1136},
  year={2019},
  publisher={IEEE}
}</code></pre></details>

[[DATE_2019](https://ieeexplore.ieee.org/abstract/document/8715270)] [__`SOT-MRAM, Graph Apps`__] GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM  [`AND, OR, NAND, NOR, MAJ, MIN, ADD`]

<details><summary>Bibtex</summary><pre><code>@inproceedings{DATE_2019_GraphS,
  title={GraphS: A graph processing accelerator leveraging SOT-MRAM},
  author={Angizi, Shaahin and Sun, Jiao and Zhang, Wei and Fan, Deliang},
  booktitle={2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={378--383},
  year={2019},
  organization={IEEE}
}</code></pre></details>

[[NanoArch_2019](https://ieeexplore.ieee.org/abstract/document/9073667)] [__`SOT/STT-MRAM`__] Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach  [`AND, OR, NAND, NOR, MAJ, MIN, ADD`]

<details><summary>Bibtex</summary><pre><code>@inproceedings{NanoArc_2019_ParaPIM,
  title={Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach},
  author={Angizi, Shaahin and Fan, Deliang},
  booktitle={2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)},
  pages={1--6},
  year={2019},
  organization={IEEE}
}</code></pre></details>



### Binary Neural Networks 

[[TCS_2019](https://ieeexplore.ieee.org/abstract/document/8787897)] [__`SRAM`__] A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors

<details><summary>Bibtex</summary><pre><code>@article{TCS_2019_SRAM,
  title={A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors},
  author={Si, Xin and Khwa, Win-San and Chen, Jia-Jing and Li, Jia-Fang and Sun, Xiaoyu and Liu, Rui and Yu, Shimeng and Yamauchi, Hiroyuki and Li, Qiang and Chang, Meng-Fan},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={66},
  number={11},
  pages={4172--4185},
  year={2019},
  publisher={IEEE}
}</code></pre></details>

[[ICSICT_2018](https://scholar.google.com/scholar?hl=zh-CN&as_sdt=0%2C5&q=Computing-in-memory+with+SRAM+and+RRAM+for+binary+neural+networks&btnG=)] [__`SRAM, RRAM`__] Computing-in-Memory with SRAM and RRAM for Binary Neural Networks

<details><summary>Bibtex</summary><pre><code>@inproceedings{ICSICT_2018_SRAM-RRAM,
  title={Computing-in-memory with SRAM and RRAM for binary neural networks},
  author={Sun, Xiaoyu and Liu, Rui and Peng, Xiaochen and Yu, Shimeng},
  booktitle={2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)},
  pages={1--4},
  year={2018},
  organization={IEEE}
}</code></pre></details>

[[JETCAS_2019](https://ieeexplore.ieee.org/abstract/document/8681546)] [__`RRAM`__] ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications

<details><summary>Bibtex</summary><pre><code>@ARTICLE{JESTCAS_2019_VR-XNOR-BNN,
  author={Halawani, Yasmin and Mohammad, Baker and Abu Lebdeh, Muath and Al-Qutayri, Mahmoud and Al-Sarawi, Said F.},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems}, 
  title={ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications}, 
  year={2019},
  volume={9},
  number={2},
  pages={388-397},
  doi={10.1109/JETCAS.2019.2909317}
}</code></pre></details>

[[TACO_2019](https://dl.acm.org/doi/abs/10.1145/3357250)] [__`STT-MRAM`__] PIMBALL: Binary Neural Networks in Spintronic Memory

<details><summary>Bibtex</summary><pre><code>@article{TACO_2019_PIMBALL,
  title={Pimball: Binary neural networks in spintronic memory},
  author={Resch, Salonik and Khatamifard, S Karen and Chowdhury, Zamshed Iqbal and Zabihi, Masoud and Zhao, Zhengyang and Wang, Jian-Ping and Sapatnekar, Sachin S and Karpuzcu, Ulya R},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={16},
  number={4},
  pages={1--26},
  year={2019},
  publisher={ACM New York, NY, USA}
}</code></pre></details>

[[ASP-DAC_2018]()] [__`RRAM`__] Fully parallel RRAM synaptic array for implementing binary neural network with (+1, −1) weights and (+1, 0) neurons

<details><summary>Bibtex</summary><pre><code>@inproceedings{ASP-DAC_2018_RRAM-BNN,
  title={Fully parallel RRAM synaptic array for implementing binary neural network with (+ 1,- 1) weights and (+ 1, 0) neurons},
  author={Sun, Xiaoyu and Peng, Xiaochen and Chen, Pai-Yu and Liu, Rui and Seo, Jae-sun and Yu, Shimeng},
  booktitle={2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={574--579},
  year={2018},
  organization={IEEE}
}</code></pre></details>

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



### Integer based Networks

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



### Others

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>





## General-Purpose Computing

### SRAM based

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



### DRAM based

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>@article{TCS_2019_DRAM,
  title={In-memory low-cost bit-serial addition using commodity DRAM technology},
  author={Ali, Mustafa F and Jaiswal, Akhilesh and Roy, Kaushik},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={67},
  number={1},
  pages={155--165},
  year={2019},
  publisher={IEEE}
}</code></pre></details>



### MRAM based

- From Purdue University

[[TNano_2020](https://ieeexplore.ieee.org/abstract/document/9151383)] [__`VSH-MRAM, DVSH-MRAM`__] Valley-Coupled-Spintronic Non-Volatile Memories With Compute-In-Memory Support  [`AND, OR, XOR, NOT, NAND, NOR, ADD`]

<details><summary>Bibtex</summary><pre><code>@article{TN_2020_VCS-CiM,
  title={Valley-Coupled-Spintronic Non-Volatile Memories With Compute-In-Memory Support},
  author={Thirumala, Sandeep Krishna and Hung, Yi-Tse and Jain, Shubham and Raha, Arnab and Thakuria, Niharika and Raghunathan, Vijay and Raghunathan, Anand and Chen, Zhihong and Gupta, Sumeet},
  journal={IEEE Transactions on Nanotechnology},
  volume={19},
  pages={635--647},
  year={2020},
  publisher={IEEE}
}</code></pre></details>

[[ISLPED_2019](https://ieeexplore.ieee.org/abstract/document/8824948)] [__`R-FEFETs`__] Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation [`AND, OR, XOR, NOT, NAND, NOR, ADD`]

<details><summary>Bibtex</summary><pre><code>@inproceedings{ISLPED_2019_FEFET-CiM,
  title={Non-volatile memory utilizing reconfigurable ferroelectric transistors to enable differential read and energy-efficient in-memory computation},
  author={Thirumala, Sandeep Krishna and Jain, Shubham and Raghunathan, Anand and Gupta, Sumeet Kumar},
  booktitle={2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)},
  pages={1--6},
  year={2019},
  organization={IEEE}
}</code></pre></details>

[[TVLSI_2017](https://ieeexplore.ieee.org/abstract/document/8241447)] [__`STT-MRAM`__] Computing in Memory With Spin-Transfer Torque Magnetic RAM [`AND, OR, XOR, NOT, NAND, NOR, ADD, Vector Op`]

<details><summary>Bibtex</summary><pre><code>@article{TVLSI_2017_STT-CiM,
  title={Computing in memory with spin-transfer torque magnetic RAM},
  author={Jain, Shubham and Ranjan, Ashish and Roy, Kaushik and Raghunathan, Anand},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={26},
  number={3},
  pages={470--483},
  year={2017},
  publisher={IEEE}
}</code></pre></details>

- From Other Research Groups

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



### RRAM based

[[ISCAS_2020](https://ieeexplore.ieee.org/abstract/document/9180665/algorithms?tabFilter=media#algorithms)] [__`GP+BNN`__] Reconfigurable 2T2R ReRAM with Split Word-Lines for TCAM Operation and In-Memory Computing   [`AND, NOR, XOR, TCAM, XNOR-popcnt`]

<details><summary>Bibtex</summary><pre><code>@INPROCEEDINGS{ISCAS_2020_2T2R-TCAM-BNN,
  author={Chen, Yuzong and Lu, Lu and Kim, Bongjin and Kim, Tony Tae-Hyoung},
  booktitle={2020 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
  title={Reconfigurable 2T2R ReRAM with Split Word-Lines for TCAM Operation and In-Memory Computing}, 
  year={2020},
  volume={},
  number={},
  pages={1-5},
  doi={10.1109/ISCAS45731.2020.9180665}
}</code></pre></details>

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>



### Others

[[Science_2021](https://www.sciencedirect.com/science/article/pii/S2095927321004606)] [__`FeRAM`__] Logic and in-memory computing achieved in a single ferroelectric semiconductor transistor [`AND, OR, NAND, NOR, IMP`]

<details><summary>Bibtex</summary><pre><code>@article{Science_2021_FeRAM,
  title={Logic and in-memory computing achieved in a single ferroelectric semiconductor transistor},
  author={Wang, Junjun and Wang, Feng and Wang, Zhenxing and Huang, Wenhao and Yao, Yuyu and Wang, Yanrong and Yang, Jia and Li, Ningning and Yin, Lei and Cheng, Ruiqing and others},
  journal={Science Bulletin},
  year={2021},
  publisher={Elsevier}
}</code></pre></details>

[[]()] [__``__]

<details><summary>Bibtex</summary><pre><code>
</code></pre></details>





## Research Groups

- [Tony Tae-Hyoung Kim](https://ieeexplore.ieee.org/author/38067160000)'s group: [Yuzong Chen](https://ieeexplore.ieee.org/author/37088562436), [Lu Lu](https://ieeexplore.ieee.org/author/37085587346) ..., Nanyang Technological University, Singapore
- [Weisheng Zhao]()'s group, Beihang University, China
- [Deliang Fan](https://dfan.engineering.asu.edu/)'s group: [Shaahin  Angizi](https://www.shaahinangizi.com/) ...,  Arizona State University, USA
- [‪Anand Raghunathan‬‬](https://scholar.google.com/citations?hl=en&user=OP7F8jEAAAAJ&view_op=list_works&sortby=pubdate) and [‪Kaushik Roy‬‬](https://scholar.google.com/citations?hl=en&user=to4P8KgAAAAJ&view_op=list_works&sortby=pubdate)'s groups: [‪Shubham Jain‬](https://scholar.google.com/citations?hl=en&user=UXZXKu4AAAAJ&view_op=list_works&sortby=pubdate) and [‪Ashish Ranjan‬‬](https://scholar.google.com/citations?user=y295KHcAAAAJ&hl=zh-CN&oi=ao), Purdue University, USA
- [Zhigang Mao](https://ieeexplore.ieee.org/author/37287023100) and [Weikang Qian](https://ieeexplore.ieee.org/author/37591271800)'s group, Shanghai Jiao Tong University, China

