{
    "UVM_GOLDEN": [
        "UVM_ENV"
    ],
    "RL6903": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1226": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1199": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV",
        "I3C"
    ],
    "VIP": [
        "AudioDataPath",
        "ClockGating",
        "SWI3S",
        "I3C",
        "I2C"
    ],
    "Tools": [
        "卡片盒筆記",
        "audio data path",
        "tcon visio auto gen",
        "man power gantt"
    ],
    "MVP2.0": [
        "con2d",
        "pointwise",
        "depthwise"
    ],
    "RLE1121": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RTS5881": [
        "ISP DV"
    ],
    "ALC1800_RLE1245" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5526_RLE1267" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5682_RL6956" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "DV_Training" : [
        "SV",
        "UVM",
        "LAB",
        "PROJECT",
        "OTHERS"
    ]
}
