--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

Design file:              picoblaze_controller.ncd
Physical constraint file: picoblaze_controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_d
rp_clk_bufg_in         = PERIOD TIMEGRP         
"memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp
_clk_bufg_in"         TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24322 paths analyzed, 1585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.463ns.
--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X2Y82.SR), 129 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.AQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X4Y73.C2       net (fanout=6)        0.832   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.442   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.320ns (2.381ns logic, 5.939ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.279ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.480 - 0.524)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X4Y73.C1       net (fanout=2)        0.847   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.442   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.279ns (2.325ns logic, 5.954ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.215ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.BQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X4Y73.C3       net (fanout=6)        0.727   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.442   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.215ns (2.381ns logic, 5.834ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (SLICE_X2Y82.SR), 129 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.317ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.AQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X4Y73.C2       net (fanout=6)        0.832   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.439   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      8.317ns (2.378ns logic, 5.939ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.276ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.480 - 0.524)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X4Y73.C1       net (fanout=2)        0.847   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.439   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (2.322ns logic, 5.954ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.212ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.BQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X4Y73.C3       net (fanout=6)        0.727   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.439   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (2.378ns logic, 5.834ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (SLICE_X2Y82.SR), 129 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.309ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.AQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X4Y73.C2       net (fanout=6)        0.832   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.431   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (2.370ns logic, 5.939ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.268ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.480 - 0.524)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X4Y73.C1       net (fanout=2)        0.847   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.431   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    -------------------------------------------------  ---------------------------
    Total                                      8.268ns (2.314ns logic, 5.954ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.204ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.480 - 0.519)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y71.BQ       Tcko                  0.447   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X4Y73.C3       net (fanout=6)        0.727   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X4Y73.C        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X4Y73.A1       net (fanout=1)        0.451   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X4Y73.A        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.B5       net (fanout=1)        0.358   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X4Y73.BMUX     Tilo                  0.251   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X5Y74.B3       net (fanout=1)        0.488   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X5Y74.B        Tilo                  0.259   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X5Y74.D2       net (fanout=10)       0.455   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X5Y74.DMUX     Tilo                  0.313   N73
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D4      net (fanout=1)        1.359   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X11Y62.D       Tilo                  0.259   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y82.SR       net (fanout=2)        1.996   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X2Y82.CLK      Tsrck                 0.431   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    -------------------------------------------------  ---------------------------
    Total                                      8.204ns (2.370ns logic, 5.834ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5 (SLICE_X10Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.065 - 0.063)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.198   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CE      net (fanout=16)       0.178   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CLK     Tckce       (-Th)     0.108   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<5>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.090ns logic, 0.178ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (SLICE_X10Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.065 - 0.063)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.198   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CE      net (fanout=16)       0.178   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CLK     Tckce       (-Th)     0.104   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<5>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.094ns logic, 0.178ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2 (SLICE_X10Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.065 - 0.063)
  Source Clock:         memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.198   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CE      net (fanout=16)       0.178   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y55.CLK     Tckce       (-Th)     0.102   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<5>
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.096ns logic, 0.178ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X20Y71.SR
  Clock network: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2
x_180         = PERIOD TIMEGRP         
"memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_
180"         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: memory_interface/RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2
x_0         = PERIOD TIMEGRP         
"memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_
0"         TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: memory_interface/RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_
bufg_in         = PERIOD TIMEGRP         
"memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bu
fg_in"         TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDEN), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/reqRead (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          26.666ns
  Data Path Delay:      4.850ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.570 - 0.624)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/reqRead to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.DMUX     Tshcko                0.461   memory_interface/enableWrite
                                                       memory_interface/reqRead
    SLICE_X8Y55.D1       net (fanout=3)        1.270   memory_interface/reqRead
    SLICE_X8Y55.D        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<1>
                                                       memory_interface/RAMRapper/read_request_write_enable_OR_104_o1
    MCB_X0Y1.P0CMDEN     net (fanout=1)        2.575   memory_interface/RAMRapper/read_request_write_enable_OR_104_o
    MCB_X0Y1.P0CMDCLK    Tmcbdck_CMDEN         0.339   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.005ns logic, 3.845ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/enableWrite (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          26.666ns
  Data Path Delay:      4.708ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.570 - 0.624)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/enableWrite to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.DQ       Tcko                  0.391   memory_interface/enableWrite
                                                       memory_interface/enableWrite
    SLICE_X8Y55.D4       net (fanout=3)        1.198   memory_interface/enableWrite
    SLICE_X8Y55.D        Tilo                  0.205   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<1>
                                                       memory_interface/RAMRapper/read_request_write_enable_OR_104_o1
    MCB_X0Y1.P0CMDEN     net (fanout=1)        2.575   memory_interface/RAMRapper/read_request_write_enable_OR_104_o
    MCB_X0Y1.P0CMDCLK    Tmcbdck_CMDEN         0.339   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.935ns logic, 3.773ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/state_FSM_FFd2 (SLICE_X1Y60.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd2 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT0  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D2       net (fanout=2)        1.444   memory_interface/RAMRapper/c3_p0_rd_count<0>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.322   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd2-In1
                                                       memory_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (2.090ns logic, 2.728ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd2 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT1  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D1       net (fanout=2)        1.395   memory_interface/RAMRapper/c3_p0_rd_count<1>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.322   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd2-In1
                                                       memory_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (2.090ns logic, 2.679ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd2 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT2  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D3       net (fanout=2)        1.249   memory_interface/RAMRapper/c3_p0_rd_count<2>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.322   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd2-In1
                                                       memory_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (2.090ns logic, 2.533ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/state_FSM_FFd1 (SLICE_X1Y60.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd1 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT0  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D2       net (fanout=2)        1.444   memory_interface/RAMRapper/c3_p0_rd_count<0>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.227   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In2
                                                       memory_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.995ns logic, 2.728ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd1 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT1  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D1       net (fanout=2)        1.395   memory_interface/RAMRapper/c3_p0_rd_count<1>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.227   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In2
                                                       memory_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.995ns logic, 2.679ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memory_interface/state_FSM_FFd1 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 26.666ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.223ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memory_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDCOUNT2  Tmcbcko_RDCOUNT       1.250   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D3       net (fanout=2)        1.249   memory_interface/RAMRapper/c3_p0_rd_count<2>
    SLICE_X5Y60.D        Tilo                  0.259   N4
                                                       memory_interface/state_FSM_FFd1-In1_SW0
    SLICE_X1Y60.B3       net (fanout=1)        0.989   N4
    SLICE_X1Y60.B        Tilo                  0.259   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.C4       net (fanout=1)        0.295   memory_interface/state_FSM_FFd1-In1
    SLICE_X1Y60.CLK      Tas                   0.227   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd1-In2
                                                       memory_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (1.995ns logic, 2.533ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RDEN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/ackRead (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/ackRead to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.CQ       Tcko                  0.200   memory_interface/ackRead
                                                       memory_interface/ackRead
    MCB_X0Y1.P0RDEN      net (fanout=2)        0.225   memory_interface/ackRead
    MCB_X0Y1.P0RDCLK     Tmcbckd_RDEN(-Th)    -0.094   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.294ns logic, 0.225ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WREN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/enableWrite (FF)
  Destination:          memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.068 - 0.069)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/enableWrite to memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.DQ       Tcko                  0.198   memory_interface/enableWrite
                                                       memory_interface/enableWrite
    MCB_X0Y1.P0WREN      net (fanout=3)        0.280   memory_interface/enableWrite
    MCB_X0Y1.P0WRCLK     Tmcbckd_WREN(-Th)    -0.094   memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.292ns logic, 0.280ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point memory_interface/ackRead (SLICE_X0Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_interface/state_FSM_FFd3 (FF)
  Destination:          memory_interface/ackRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sysCLK rising at 0.000ns
  Destination Clock:    sysCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_interface/state_FSM_FFd3 to memory_interface/ackRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y60.DQ       Tcko                  0.198   memory_interface/state_FSM_FFd3
                                                       memory_interface/state_FSM_FFd3
    SLICE_X0Y60.C5       net (fanout=4)        0.200   memory_interface/state_FSM_FFd3
    SLICE_X0Y60.CLK      Tah         (-Th)    -0.190   memory_interface/ackRead
                                                       memory_interface/state[3]_GND_2_o_Select_10_o
                                                       memory_interface/ackRead
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.388ns logic, 0.200ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clock_generator/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkfx = PERIOD TIMEGRP 
"clock_generator_clkfx"         
TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_
bufg_in         * 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22767 paths analyzed, 1294 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.525ns.
--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X42Y47.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.280ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y47.A5      net (fanout=1)        1.018   CPU/pblaze_rom/n0013<4>
    SLICE_X43Y47.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X44Y48.C1      net (fanout=7)        0.840   CPU/instruction<4>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.280ns (3.739ns logic, 4.541ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y49.B5      net (fanout=1)        1.152   CPU/pblaze_rom/n0013<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.273ns (3.739ns logic, 4.534ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.219ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X43Y49.B1      net (fanout=1)        1.098   CPU/pblaze_rom/n0017<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.219ns (3.739ns logic, 4.480ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer0_flop (SLICE_X42Y47.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y47.A5      net (fanout=1)        1.018   CPU/pblaze_rom/n0013<4>
    SLICE_X43Y47.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X44Y48.C1      net (fanout=7)        0.840   CPU/instruction<4>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (3.611ns logic, 4.541ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y49.B5      net (fanout=1)        1.152   CPU/pblaze_rom/n0013<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (3.611ns logic, 4.534ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.091ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X43Y49.B1      net (fanout=1)        1.098   CPU/pblaze_rom/n0017<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.D5      net (fanout=5)        0.383   write_to_uart
    SLICE_X42Y47.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X42Y47.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X42Y47.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.091ns (3.611ns logic, 4.480ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer2_flop (SLICE_X42Y47.B1), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer2_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer2_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y47.A5      net (fanout=1)        1.018   CPU/pblaze_rom/n0013<4>
    SLICE_X43Y47.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X44Y48.C1      net (fanout=7)        0.840   CPU/instruction<4>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.B1      net (fanout=5)        0.631   write_to_uart
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer2_lut
                                                       UART/transmitter/pointer2_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (3.488ns logic, 4.415ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer2_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer2_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X43Y49.B5      net (fanout=1)        1.152   CPU/pblaze_rom/n0013<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.B1      net (fanout=5)        0.631   write_to_uart
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer2_lut
                                                       UART/transmitter/pointer2_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (3.488ns logic, 4.408ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer2_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.842ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer2_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X43Y49.B1      net (fanout=1)        1.098   CPU/pblaze_rom/n0017<6>
    SLICE_X43Y49.BMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X44Y48.C3      net (fanout=7)        0.699   CPU/instruction<6>
    SLICE_X44Y48.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X43Y48.A2      net (fanout=2)        0.766   CPU/pblaze_cpu/sy<6>
    SLICE_X43Y48.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X42Y48.D5      net (fanout=2)        1.042   pb_port_id<6>
    SLICE_X42Y48.D       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       pb_read_strobe_pb_port_id[7]_AND_56_o11
    SLICE_X42Y48.C6      net (fanout=1)        0.118   pb_read_strobe_pb_port_id[7]_AND_56_o1
    SLICE_X42Y48.C       Tilo                  0.205   pb_read_strobe_pb_port_id[7]_AND_56_o1
                                                       write_to_uart1
    SLICE_X42Y47.B1      net (fanout=5)        0.631   write_to_uart
    SLICE_X42Y47.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer2_lut
                                                       UART/transmitter/pointer2_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (3.488ns logic, 4.354ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_lh (RAMB16_X2Y28.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[10].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[10].pc_flop to CPU/pblaze_rom/kcpsm6_rom_lh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.CQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[10].pc_flop
    RAMB16_X2Y28.ADDRA13 net (fanout=6)        0.143   CPU/address<10>
    RAMB16_X2Y28.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.134ns logic, 0.143ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_hh (RAMB16_X2Y26.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[2].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[2].pc_flop to CPU/pblaze_rom/kcpsm6_rom_hh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.CQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[2].pc_flop
    RAMB16_X2Y26.ADDRA5  net (fanout=6)        0.181   CPU/address<2>
    RAMB16_X2Y26.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.134ns logic, 0.181ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_hh (RAMB16_X2Y26.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[3].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[3].pc_flop to CPU/pblaze_rom/kcpsm6_rom_hh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.DQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[3].pc_flop
    RAMB16_X2Y26.ADDRA6  net (fanout=6)        0.182   CPU/address<3>
    RAMB16_X2Y26.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.134ns logic, 0.182ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: pb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clock_generator_clkfx *         0.112903226 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.825ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (1.140ns logic, 0.446ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (1.022ns logic, 0.366ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (1.141ns logic, 0.198ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.130ns logic, 0.446ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (1.012ns logic, 0.366ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.131ns logic, 0.198ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.099ns logic, 0.446ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.981ns logic, 0.366ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (1.100ns logic, 0.198ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_7 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_7 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.DQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_7
    SLICE_X26Y124.D6     net (fanout=2)        0.025   audio_interface/ac/lrck_divider<7>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.264   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<7>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.498ns logic, 0.025ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_5 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_5 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_5
    SLICE_X26Y124.B5     net (fanout=1)        0.058   audio_interface/ac/lrck_divider<5>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<5>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y123.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.066   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
                                                       audio_interface/ac/lrck_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_0/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_1/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_2/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP 
"audio_interface_pll_clkout0"         TS_clock_generator_clkfx * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 405 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.838ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/sdat (SLICE_X12Y107.A1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/data_12 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/data_12 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.DQ     Tcko                  0.447   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_12
    SLICE_X12Y106.D3     net (fanout=1)        2.260   audio_interface/av_config/control/data<12>
    SLICE_X12Y106.DMUX   Tilo                  0.251   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0
    SLICE_X22Y105.D5     net (fanout=1)        2.268   N148
    SLICE_X22Y105.CMUX   Topdc                 0.368   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X12Y107.A1     net (fanout=1)        2.662   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X12Y107.CLK    Tas                   0.341   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      8.597ns (1.407ns logic, 7.190ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/data_10 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/data_10 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.BQ     Tcko                  0.447   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_10
    SLICE_X12Y106.D5     net (fanout=1)        2.034   audio_interface/av_config/control/data<10>
    SLICE_X12Y106.DMUX   Tilo                  0.251   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0
    SLICE_X22Y105.D5     net (fanout=1)        2.268   N148
    SLICE_X22Y105.CMUX   Topdc                 0.368   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X12Y107.A1     net (fanout=1)        2.662   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X12Y107.CLK    Tas                   0.341   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      8.371ns (1.407ns logic, 6.964ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.AQ     Tcko                  0.408   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X22Y103.D1     net (fanout=13)       2.468   audio_interface/av_config/control/stage<0>
    SLICE_X22Y103.CMUX   Topdc                 0.368   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X22Y105.C3     net (fanout=1)        0.544   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X22Y105.CMUX   Tilo                  0.361   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X12Y107.A1     net (fanout=1)        2.662   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X12Y107.CLK    Tas                   0.341   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.478ns logic, 5.674ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/lut_index_0 (SLICE_X22Y106.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/lut_index_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/lut_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.AQ     Tcko                  0.408   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X22Y107.C2     net (fanout=13)       2.696   audio_interface/av_config/control/stage<0>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.331   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_0
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (1.407ns logic, 3.871ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/acks_2 (FF)
  Destination:          audio_interface/av_config/lut_index_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/acks_2 to audio_interface/av_config/lut_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.391   audio_interface/av_config/control/acks<1>
                                                       audio_interface/av_config/control/acks_2
    SLICE_X22Y107.C3     net (fanout=3)        2.556   audio_interface/av_config/control/acks<2>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.331   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_0
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.390ns logic, 3.731ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/acks_0 (FF)
  Destination:          audio_interface/av_config/lut_index_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/acks_0 to audio_interface/av_config/lut_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.AQ     Tcko                  0.408   audio_interface/av_config/control/acks<0>
                                                       audio_interface/av_config/control/acks_0
    SLICE_X22Y107.C1     net (fanout=3)        2.508   audio_interface/av_config/control/acks<0>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.331   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_0
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.407ns logic, 3.683ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/lut_index_3 (SLICE_X22Y106.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.AQ     Tcko                  0.408   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X22Y107.C2     net (fanout=13)       2.696   audio_interface/av_config/control/stage<0>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.295   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (1.371ns logic, 3.871ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/acks_2 (FF)
  Destination:          audio_interface/av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/acks_2 to audio_interface/av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.391   audio_interface/av_config/control/acks<1>
                                                       audio_interface/av_config/control/acks_2
    SLICE_X22Y107.C3     net (fanout=3)        2.556   audio_interface/av_config/control/acks<2>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.295   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      5.085ns (1.354ns logic, 3.731ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/acks_0 (FF)
  Destination:          audio_interface/av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/acks_0 to audio_interface/av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.AQ     Tcko                  0.408   audio_interface/av_config/control/acks<0>
                                                       audio_interface/av_config/control/acks_0
    SLICE_X22Y107.C1     net (fanout=3)        2.508   audio_interface/av_config/control/acks<0>
    SLICE_X22Y107.CMUX   Tilo                  0.261   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X22Y107.A2     net (fanout=1)        0.624   N10
    SLICE_X22Y107.A      Tilo                  0.203   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C4     net (fanout=2)        0.433   audio_interface/av_config/control_state_FSM_FFd2-In1
    SLICE_X22Y106.C      Tilo                  0.204   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/_n0068_inv1
    SLICE_X22Y106.CE     net (fanout=1)        0.118   audio_interface/av_config/_n0068_inv
    SLICE_X22Y106.CLK    Tceck                 0.295   audio_interface/av_config/lut_index<3>
                                                       audio_interface/av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (1.371ns logic, 3.683ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/data_12 (SLICE_X22Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/i2c_start (FF)
  Destination:          audio_interface/av_config/control/data_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/i2c_start to audio_interface/av_config/control/data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.DMUX   Tshcko                0.266   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/i2c_start
    SLICE_X22Y105.CE     net (fanout=11)       0.156   audio_interface/av_config/i2c_start
    SLICE_X22Y105.CLK    Tckce       (-Th)     0.108   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_12
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.158ns logic, 0.156ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/data_11 (SLICE_X22Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/i2c_start (FF)
  Destination:          audio_interface/av_config/control/data_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/i2c_start to audio_interface/av_config/control/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.DMUX   Tshcko                0.266   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/i2c_start
    SLICE_X22Y105.CE     net (fanout=11)       0.156   audio_interface/av_config/i2c_start
    SLICE_X22Y105.CLK    Tckce       (-Th)     0.104   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_11
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.162ns logic, 0.156ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/data_10 (SLICE_X22Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/i2c_start (FF)
  Destination:          audio_interface/av_config/control/data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/i2c_start to audio_interface/av_config/control/data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.DMUX   Tshcko                0.266   audio_interface/av_config/control_state_FSM_FFd2
                                                       audio_interface/av_config/i2c_start
    SLICE_X22Y105.CE     net (fanout=11)       0.156   audio_interface/av_config/i2c_start
    SLICE_X22Y105.CLK    Tckce       (-Th)     0.102   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.164ns logic, 0.156ns route)
                                                       (51.3% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: audio_interface/pll/clkout1_buf/I0
  Logical resource: audio_interface/pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: audio_interface/pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/stage<3>/CLK
  Logical resource: audio_interface/av_config/control/stage_0/CK
  Location pin: SLICE_X12Y106.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/stage<3>/CLK
  Logical resource: audio_interface/av_config/control/stage_2/CK
  Location pin: SLICE_X12Y106.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|        47578|
| TS_memory_interface_RAMRapper_|     13.333ns|      8.463ns|          N/A|            0|            0|        24322|            0|
| u_memory_interface_memc3_infra|             |             |             |             |             |             |             |
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_memory_interface_RAMRapper_|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| u_memory_interface_memc3_infra|             |             |             |             |             |             |             |
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_memory_interface_RAMRapper_|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| u_memory_interface_memc3_infra|             |             |             |             |             |             |             |
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_memory_interface_RAMRapper_|     26.667ns|     16.000ns|     22.733ns|            0|            0|           48|        23208|
| u_memory_interface_memc3_infra|             |             |             |             |             |             |             |
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
|  TS_clock_generator_clkfx     |     10.000ns|      8.525ns|      4.419ns|            0|            0|        22767|          441|
|   TS_AUD_XCK_OBUF             |     88.571ns|      1.825ns|          N/A|            0|            0|           36|            0|
|   TS_audio_interface_pll_clkou|     20.000ns|      8.838ns|          N/A|            0|            0|          405|            0|
|   t0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.838|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47578 paths, 0 nets, and 3818 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 04 17:28:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



