/* Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os) */

module mealy_fsm(clk, rst_btn, go_btn, led, done_sig);
  input clk;
  output done_sig;
  input go_btn;
  output [3:0] led;
  input rst_btn;
  wire \$auto_3901 ;
  wire \$auto_3902 ;
  wire \$auto_3903 ;
  wire \$auto_3904 ;
  wire \$auto_3905 ;
  wire \$auto_3906 ;
  wire \$auto_3907 ;
  wire \$auto_3908 ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28" *)
  wire \$auto_3910.clk ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:44.17-44.24" *)
  wire \$auto_3910.div_clk ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  wire \$auto_3910.done_sig ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  wire \$auto_3910.go_btn ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire [3:0] \$auto_3910.led ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  wire \$auto_3910.rst_btn ;
  wire \$clk_buf_$ibuf_clk ;
  wire \$fclk_buf_div_clk ;
  wire \$flatten$auto_3910.$auto_3901 ;
  wire \$flatten$auto_3910.$auto_3902 ;
  wire \$flatten$auto_3910.$auto_3903 ;
  wire \$flatten$auto_3910.$auto_3904 ;
  wire \$flatten$auto_3910.$auto_3905 ;
  wire \$flatten$auto_3910.$auto_3906 ;
  wire \$flatten$auto_3910.$auto_3907 ;
  wire \$flatten$auto_3910.$auto_3908 ;
  wire \$flatten$auto_3910.$clk_buf_$ibuf_clk ;
  wire \$flatten$auto_3910.$fclk_buf_div_clk ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28" *)
  wire \$flatten$auto_3910.$ibuf_clk ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  wire \$flatten$auto_3910.$ibuf_go_btn ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  wire \$flatten$auto_3910.$ibuf_rst_btn ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  wire \$flatten$auto_3910.$obuf_done_sig ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$flatten$auto_3910.$obuf_led[0] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$flatten$auto_3910.$obuf_led[1] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$flatten$auto_3910.$obuf_led[2] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$flatten$auto_3910.$obuf_led[3] ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28" *)
  wire \$ibuf_clk ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  wire \$ibuf_go_btn ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  wire \$ibuf_rst_btn ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  wire \$obuf_done_sig ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[0] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[1] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[2] ;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[3] ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28" *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28" *)
  wire clk;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:44.17-44.24" *)
  wire div_clk;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  wire done_sig;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  wire go_btn;
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  (* keep = 32'sd1 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire [3:0] led;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  wire rst_btn;
  fabric_mealy_fsm \$auto_3909  (
    .\$auto_3901 (\$auto_3901 ),
    .\$auto_3902 (\$auto_3902 ),
    .\$auto_3903 (\$auto_3903 ),
    .\$auto_3904 (\$auto_3904 ),
    .\$auto_3905 (\$auto_3905 ),
    .\$auto_3906 (\$auto_3906 ),
    .\$auto_3907 (\$auto_3907 ),
    .\$auto_3908 (\$auto_3908 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$fclk_buf_div_clk (\$fclk_buf_div_clk ),
    .\$ibuf_go_btn (\$ibuf_go_btn ),
    .\$ibuf_rst_btn (\$ibuf_rst_btn ),
    .\$obuf_done_sig (\$obuf_done_sig ),
    .\$obuf_led[0] (\$obuf_led[0] ),
    .\$obuf_led[1] (\$obuf_led[1] ),
    .\$obuf_led[2] (\$obuf_led[2] ),
    .\$obuf_led[3] (\$obuf_led[3] ),
    .div_clk(div_clk)
  );
  (* keep = 32'sd1 *)
  CLK_BUF \$flatten$auto_3910.$clkbuf$mealy_fsm.$ibuf_clk  (
    .I(\$flatten$auto_3910.$ibuf_clk ),
    .O(\$flatten$auto_3910.$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  FCLK_BUF \$flatten$auto_3910.$clkbuf$mealy_fsm.div_clk  (
    .I(\$auto_3910.div_clk ),
    .O(\$flatten$auto_3910.$fclk_buf_div_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_3910.$ibuf$mealy_fsm.$ibuf_clk  (
    .EN(\$flatten$auto_3910.$auto_3901 ),
    .I(\$auto_3910.clk ),
    .O(\$flatten$auto_3910.$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_3910.$ibuf$mealy_fsm.$ibuf_go_btn  (
    .EN(\$flatten$auto_3910.$auto_3902 ),
    .I(\$auto_3910.go_btn ),
    .O(\$flatten$auto_3910.$ibuf_go_btn )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_3910.$ibuf$mealy_fsm.$ibuf_rst_btn  (
    .EN(\$flatten$auto_3910.$auto_3903 ),
    .I(\$auto_3910.rst_btn ),
    .O(\$flatten$auto_3910.$ibuf_rst_btn )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_3910.$obuf$mealy_fsm.$obuf_done_sig  (
    .I(\$flatten$auto_3910.$obuf_done_sig ),
    .O(\$auto_3910.done_sig ),
    .T(\$flatten$auto_3910.$auto_3904 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_3910.$obuf$mealy_fsm.$obuf_led  (
    .I(\$flatten$auto_3910.$obuf_led[0] ),
    .O(\$auto_3910.led [0]),
    .T(\$flatten$auto_3910.$auto_3905 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_3910.$obuf$mealy_fsm.$obuf_led_1  (
    .I(\$flatten$auto_3910.$obuf_led[1] ),
    .O(\$auto_3910.led [1]),
    .T(\$flatten$auto_3910.$auto_3906 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_3910.$obuf$mealy_fsm.$obuf_led_2  (
    .I(\$flatten$auto_3910.$obuf_led[2] ),
    .O(\$auto_3910.led [2]),
    .T(\$flatten$auto_3910.$auto_3907 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_3910.$obuf$mealy_fsm.$obuf_led_3  (
    .I(\$flatten$auto_3910.$obuf_led[3] ),
    .O(\$auto_3910.led [3]),
    .T(\$flatten$auto_3910.$auto_3908 )
  );
  assign \$flatten$auto_3910.$auto_3908  = \$auto_3908 ;
  assign \$flatten$auto_3910.$auto_3907  = \$auto_3907 ;
  assign \$flatten$auto_3910.$auto_3906  = \$auto_3906 ;
  assign \$flatten$auto_3910.$auto_3905  = \$auto_3905 ;
  assign \$flatten$auto_3910.$auto_3904  = \$auto_3904 ;
  assign \$flatten$auto_3910.$auto_3903  = \$auto_3903 ;
  assign \$flatten$auto_3910.$auto_3902  = \$auto_3902 ;
  assign \$flatten$auto_3910.$auto_3901  = \$auto_3901 ;
  assign \$clk_buf_$ibuf_clk  = \$flatten$auto_3910.$clk_buf_$ibuf_clk ;
  assign \$fclk_buf_div_clk  = \$flatten$auto_3910.$fclk_buf_div_clk ;
  assign \$ibuf_go_btn  = \$flatten$auto_3910.$ibuf_go_btn ;
  assign \$ibuf_rst_btn  = \$flatten$auto_3910.$ibuf_rst_btn ;
  assign \$flatten$auto_3910.$obuf_done_sig  = \$obuf_done_sig ;
  assign \$flatten$auto_3910.$obuf_led[0]  = \$obuf_led[0] ;
  assign \$flatten$auto_3910.$obuf_led[1]  = \$obuf_led[1] ;
  assign \$flatten$auto_3910.$obuf_led[2]  = \$obuf_led[2] ;
  assign \$flatten$auto_3910.$obuf_led[3]  = \$obuf_led[3] ;
  assign \$auto_3910.clk  = clk;
  assign \$auto_3910.div_clk  = div_clk;
  assign done_sig = \$auto_3910.done_sig ;
  assign \$auto_3910.go_btn  = go_btn;
  assign led = \$auto_3910.led ;
  assign \$auto_3910.rst_btn  = rst_btn;
endmodule
