

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_114_3'
================================================================
* Date:           Fri Mar 21 12:03:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_3  |       33|       33|        25|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [../activation.cpp:114]   --->   Operation 28 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_reload"   --->   Operation 29 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln114 = store i4 0, i4 %i_2" [../activation.cpp:114]   --->   Operation 30 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body35"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [../activation.cpp:114]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln114 = icmp_eq  i4 %i, i4 10" [../activation.cpp:114]   --->   Operation 33 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%i_3 = add i4 %i, i4 1" [../activation.cpp:114]   --->   Operation 35 'add' 'i_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.body35.split, void %for.end65.exitStub" [../activation.cpp:114]   --->   Operation 36 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %i" [../activation.cpp:114]   --->   Operation 37 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln114" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:115]   --->   Operation 38 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../activation.cpp:115]   --->   Operation 39 'load' 'agg_result_0_load' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln114 = store i4 %i_3, i4 %i_2" [../activation.cpp:114]   --->   Operation 40 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 41 [1/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../activation.cpp:115]   --->   Operation 41 'load' 'agg_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 42 [22/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 42 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 43 [21/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 43 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 44 [20/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 44 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.28>
ST_6 : Operation 45 [19/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 45 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 46 [18/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 46 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 47 [17/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 47 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 48 [16/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 48 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 49 [15/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 49 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 50 [14/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 50 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 51 [13/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 51 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 52 [12/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 52 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 53 [11/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 53 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 54 [10/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 54 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 55 [9/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 55 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 56 [8/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 56 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 57 [7/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 57 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 58 [6/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 58 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 59 [5/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 59 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 60 [4/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 60 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 61 [3/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 61 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 62 [2/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 62 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 63 [1/22] (7.28ns)   --->   "%p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read" [../activation.cpp:115]   --->   Operation 63 'ddiv' 'p_x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 68 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.48>

State 25 <SV = 24> <Delay = 0.79>
ST_25 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:114]   --->   Operation 64 'specpipeline' 'specpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../activation.cpp:114]   --->   Operation 65 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 66 [1/1] (0.79ns)   --->   "%store_ln115 = store i64 %p_x_assign, i4 %agg_result_0_addr" [../activation.cpp:115]   --->   Operation 66 'store' 'store_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body35" [../activation.cpp:114]   --->   Operation 67 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln114', ../activation.cpp:114) of constant 0 on local variable 'i', ../activation.cpp:114 [5]  (0.489 ns)
	'load' operation 4 bit ('i', ../activation.cpp:114) on local variable 'i', ../activation.cpp:114 [8]  (0.000 ns)
	'add' operation 4 bit ('i', ../activation.cpp:114) [11]  (0.868 ns)
	'store' operation 0 bit ('store_ln114', ../activation.cpp:114) of variable 'i', ../activation.cpp:114 on local variable 'i', ../activation.cpp:114 [21]  (0.489 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('agg_result_0_load', ../activation.cpp:115) on array 'agg_result_0' [18]  (0.790 ns)

 <State 3>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 4>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 5>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 6>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 7>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 8>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 9>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 10>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 11>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 12>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 13>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 14>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 15>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 16>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 17>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 18>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 19>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 20>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 21>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 22>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 23>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 24>: 7.288ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('__x', ../activation.cpp:115) [19]  (7.288 ns)

 <State 25>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln115', ../activation.cpp:115) of variable '__x', ../activation.cpp:115 on array 'agg_result_0' [20]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
