//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0
// _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0E19total_shared_memory has been demoted

.visible .entry Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0(
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_0,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_1,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_2,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_3,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_4,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_5,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_6
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<69>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<32>;
	// demoted variable
	.shared .align 1 .b8 _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0E19total_shared_memory[32];

	ld.param.u64 	%rd5, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_3];
	ld.param.u64 	%rd10, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_4];
	ld.param.u64 	%rd9, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_5];
	ld.param.u64 	%rd11, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0_param_6];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 6144;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_6;
	bra.uni 	BB0_1;

BB0_6:
	setp.gt.s32	%p5, %r2, 7;
	@%p5 bra 	BB0_8;

	shl.b32 	%r23, %r1, 3;
	add.s32 	%r24, %r23, %r2;
	cvta.to.global.u64 	%rd18, %rd5;
	mul.wide.s32 	%rd19, %r24, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f129, [%rd20];
	shl.b32 	%r25, %r2, 2;
	mov.u32 	%r26, _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0E19total_shared_memory;
	add.s32 	%r27, %r26, %r25;
	st.shared.f32 	[%r27], %f129;

BB0_8:
	bar.sync 	0;
	shl.b32 	%r28, %r1, 12;
	add.s32 	%r29, %r2, %r28;
	shr.s32 	%r30, %r2, 31;
	shr.u32 	%r31, %r30, 23;
	add.s32 	%r32, %r2, %r31;
	and.b32  	%r33, %r32, -512;
	sub.s32 	%r34, %r2, %r33;
	cvta.to.global.u64 	%rd21, %rd8;
	mul.wide.s32 	%rd22, %r34, 4;
	add.s64 	%rd23, %rd21, %rd22;
	cvta.to.global.u64 	%rd24, %rd7;
	add.s64 	%rd25, %rd24, %rd22;
	cvta.to.global.u64 	%rd26, %rd6;
	mul.wide.s32 	%rd27, %r29, 4;
	add.s64 	%rd28, %rd26, %rd27;
	shr.s32 	%r35, %r32, 9;
	shl.b32 	%r36, %r35, 2;
	mov.u32 	%r37, _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10034034401174602663_kernel0E19total_shared_memory;
	add.s32 	%r38, %r37, %r36;
	ld.shared.f32 	%f134, [%r38];
	fma.rn.f32 	%f135, %f134, 0f3B000000, 0f33D6BF95;
	sqrt.rn.f32 	%f136, %f135;
	rcp.rn.f32 	%f137, %f136;
	ld.global.nc.f32 	%f138, [%rd28];
	mul.f32 	%f139, %f138, %f137;
	ld.global.nc.f32 	%f140, [%rd23];
	ld.global.nc.f32 	%f141, [%rd25];
	fma.rn.f32 	%f130, %f139, %f140, %f141;
	// inline asm
	{  cvt.rn.f16.f32 %rs65, %f130;}

	// inline asm
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.s32 	%rd30, %r29, 2;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.u16 	[%rd31], %rs65;
	ld.shared.f32 	%f142, [%r38+8];
	fma.rn.f32 	%f143, %f142, 0f3B000000, 0f33D6BF95;
	sqrt.rn.f32 	%f144, %f143;
	rcp.rn.f32 	%f145, %f144;
	ld.global.nc.f32 	%f146, [%rd28+4096];
	mul.f32 	%f147, %f146, %f145;
	fma.rn.f32 	%f131, %f147, %f140, %f141;
	// inline asm
	{  cvt.rn.f16.f32 %rs66, %f131;}

	// inline asm
	st.global.u16 	[%rd31+2048], %rs66;
	ld.shared.f32 	%f148, [%r38+16];
	fma.rn.f32 	%f149, %f148, 0f3B000000, 0f33D6BF95;
	sqrt.rn.f32 	%f150, %f149;
	rcp.rn.f32 	%f151, %f150;
	ld.global.nc.f32 	%f152, [%rd28+8192];
	mul.f32 	%f153, %f152, %f151;
	fma.rn.f32 	%f132, %f153, %f140, %f141;
	// inline asm
	{  cvt.rn.f16.f32 %rs67, %f132;}

	// inline asm
	st.global.u16 	[%rd31+4096], %rs67;
	ld.shared.f32 	%f154, [%r38+24];
	fma.rn.f32 	%f155, %f154, 0f3B000000, 0f33D6BF95;
	sqrt.rn.f32 	%f156, %f155;
	rcp.rn.f32 	%f157, %f156;
	ld.global.nc.f32 	%f158, [%rd28+12288];
	mul.f32 	%f159, %f158, %f157;
	fma.rn.f32 	%f133, %f159, %f140, %f141;
	// inline asm
	{  cvt.rn.f16.f32 %rs68, %f133;}

	// inline asm
	st.global.u16 	[%rd31+6144], %rs68;
	bar.sync 	0;
	bra.uni 	BB0_9;

BB0_1:
	setp.gt.s32	%p2, %r2, 511;
	@%p2 bra 	BB0_9;

	setp.lt.s32	%p3, %r1, 7433;
	shl.b32 	%r3, %r2, 2;
	shr.s32 	%r5, %r2, 31;
	shr.u32 	%r6, %r5, 23;
	add.s32 	%r7, %r2, %r6;
	and.b32  	%r8, %r7, 1073741312;
	sub.s32 	%r9, %r2, %r8;
	shl.b32 	%r4, %r9, 2;
	@%p3 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_5:
	add.s32 	%r11, %r1, -6144;
	mul.hi.s32 	%r12, %r11, 1704669191;
	shr.u32 	%r13, %r12, 31;
	shr.u32 	%r14, %r12, 9;
	add.s32 	%r15, %r14, %r13;
	mul.lo.s32 	%r16, %r15, 1290;
	sub.s32 	%r17, %r11, %r16;
	shl.b32 	%r18, %r17, 14;
	shl.b32 	%r19, %r1, 14;
	add.s32 	%r20, %r19, %r3;
	add.s32 	%r21, %r20, -100663296;
	mul.wide.s32 	%rd14, %r21, 4;
	add.s64 	%rd15, %rd2, %rd14;
	ld.global.nc.v4.f32 	{%f97, %f98, %f99, %f100}, [%rd15];
	add.s32 	%r22, %r18, %r4;
	mul.wide.s32 	%rd16, %r22, 2;
	add.s64 	%rd17, %rd1, %rd16;
	// inline asm
	{  cvt.rn.f16.f32 %rs36, %f100;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs35, %f99;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs34, %f98;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f97;}

	// inline asm
	st.global.v4.u16 	[%rd17], {%rs33, %rs34, %rs35, %rs36};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd15+8192];
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f104;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f103;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs38, %f102;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs37, %f101;}

	// inline asm
	st.global.v4.u16 	[%rd17+4096], {%rs37, %rs38, %rs39, %rs40};
	ld.global.nc.v4.f32 	{%f105, %f106, %f107, %f108}, [%rd15+16384];
	// inline asm
	{  cvt.rn.f16.f32 %rs44, %f108;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs43, %f107;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs42, %f106;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f105;}

	// inline asm
	st.global.v4.u16 	[%rd17+8192], {%rs41, %rs42, %rs43, %rs44};
	ld.global.nc.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd15+24576];
	// inline asm
	{  cvt.rn.f16.f32 %rs48, %f112;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f111;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f110;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs45, %f109;}

	// inline asm
	st.global.v4.u16 	[%rd17+12288], {%rs45, %rs46, %rs47, %rs48};
	ld.global.nc.v4.f32 	{%f113, %f114, %f115, %f116}, [%rd15+32768];
	// inline asm
	{  cvt.rn.f16.f32 %rs52, %f116;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs51, %f115;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs50, %f114;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs49, %f113;}

	// inline asm
	st.global.v4.u16 	[%rd17+16384], {%rs49, %rs50, %rs51, %rs52};
	ld.global.nc.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd15+40960];
	// inline asm
	{  cvt.rn.f16.f32 %rs56, %f120;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs55, %f119;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs54, %f118;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs53, %f117;}

	// inline asm
	st.global.v4.u16 	[%rd17+20480], {%rs53, %rs54, %rs55, %rs56};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd15+49152];
	// inline asm
	{  cvt.rn.f16.f32 %rs60, %f124;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs59, %f123;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs58, %f122;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs57, %f121;}

	// inline asm
	st.global.v4.u16 	[%rd17+24576], {%rs57, %rs58, %rs59, %rs60};
	ld.global.nc.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd15+57344];
	// inline asm
	{  cvt.rn.f16.f32 %rs64, %f128;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs63, %f127;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs62, %f126;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs61, %f125;}

	// inline asm
	st.global.v4.u16 	[%rd17+28672], {%rs61, %rs62, %rs63, %rs64};
	bra.uni 	BB0_9;

BB0_3:
	mul.wide.s32 	%rd12, %r3, 4;
	add.s64 	%rd3, %rd2, %rd12;
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd3+84475904];
	add.s32 	%r10, %r4, 21118976;
	mul.wide.s32 	%rd13, %r10, 2;
	add.s64 	%rd4, %rd1, %rd13;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f32;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f30;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f29;}

	// inline asm
	st.global.v4.u16 	[%rd4], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f33, %f34, %f35, %f36}, [%rd3+84484096];
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f36;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f35;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f34;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f33;}

	// inline asm
	st.global.v4.u16 	[%rd4+4096], {%rs5, %rs6, %rs7, %rs8};
	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd3+84492288];
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd4+8192], {%rs9, %rs10, %rs11, %rs12};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd3+84500480];
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f44;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f42;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f41;}

	// inline asm
	st.global.v4.u16 	[%rd4+12288], {%rs13, %rs14, %rs15, %rs16};
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd3+84508672];
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f48;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f46;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f45;}

	// inline asm
	st.global.v4.u16 	[%rd4+16384], {%rs17, %rs18, %rs19, %rs20};
	ld.global.nc.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd3+84516864];
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f52;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f51;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f50;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f49;}

	// inline asm
	st.global.v4.u16 	[%rd4+20480], {%rs21, %rs22, %rs23, %rs24};
	ld.global.nc.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd3+84525056];
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f56;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f55;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f54;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f53;}

	// inline asm
	st.global.v4.u16 	[%rd4+24576], {%rs25, %rs26, %rs27, %rs28};
	setp.gt.s32	%p4, %r2, 383;
	@%p4 bra 	BB0_9;

	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd3+84533248];
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f64;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f63;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f62;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f61;}

	// inline asm
	st.global.v4.u16 	[%rd4+28672], {%rs29, %rs30, %rs31, %rs32};

BB0_9:
	ret;
}


