Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 23 16:12:00 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.774       -7.446                      6                  188        0.138        0.000                      0                  188        3.000        0.000                       0                   107  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                18.873        0.000                      0                   70        0.138        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          3.337        0.000                      0                  118        0.188        0.000                      0                  118        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -1.774       -7.446                      6                    6        1.883        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.873ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.769ns  (logic 2.053ns (9.885%)  route 18.716ns (90.115%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           2.511    22.572    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.658    41.661    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.086    41.747    
                         clock uncertainty           -0.098    41.650    
    SLICE_X64Y176        FDRE (Setup_fdre_C_CE)      -0.205    41.445    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                         -22.572    
  -------------------------------------------------------------------
                         slack                                 18.873    

Slack (MET) :             19.267ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.415ns  (logic 2.053ns (10.056%)  route 18.362ns (89.944%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 41.665 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           2.157    22.218    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.662    41.665    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.086    41.751    
                         clock uncertainty           -0.098    41.654    
    SLICE_X66Y180        FDRE (Setup_fdre_C_CE)      -0.169    41.485    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                         -22.218    
  -------------------------------------------------------------------
                         slack                                 19.267    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.379ns  (logic 2.053ns (10.074%)  route 18.326ns (89.926%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           2.121    22.181    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X72Y180        FDRE (Setup_fdre_C_CE)      -0.205    41.499    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                         -22.181    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.459ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.183ns  (logic 2.053ns (10.172%)  route 18.130ns (89.828%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.925    21.986    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.658    41.661    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.086    41.747    
                         clock uncertainty           -0.098    41.650    
    SLICE_X71Y176        FDRE (Setup_fdre_C_CE)      -0.205    41.445    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                         -21.986    
  -------------------------------------------------------------------
                         slack                                 19.459    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 2.053ns (10.374%)  route 17.737ns (89.626%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.532    21.593    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X81Y169        FDRE (Setup_fdre_C_CE)      -0.205    41.499    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             20.359ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.373ns  (logic 2.053ns (10.597%)  route 17.320ns (89.403%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          4.248    13.659    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I1_O)        0.331    13.990 r  VGA_inst/p_m_inst/red[0]_i_196/O
                         net (fo=2, routed)           0.672    14.662    VGA_inst/p_m_inst/red[0]_i_196_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.124    14.786 r  VGA_inst/p_m_inst/red[0]_i_101/O
                         net (fo=1, routed)           0.415    15.201    VGA_inst/p_m_inst/red[0]_i_101_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I1_O)        0.124    15.325 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.000    15.325    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X62Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    15.539 r  VGA_inst/p_m_inst/red_reg[0]_i_11/O
                         net (fo=1, routed)           2.229    17.768    VGA_inst/p_m_inst/red_reg[0]_i_11_n_0
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.325    18.093 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           1.642    19.735    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I0_O)        0.326    20.061 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           1.115    21.176    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X78Y170        FDRE (Setup_fdre_C_CE)      -0.169    41.535    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.535    
                         arrival time                         -21.176    
  -------------------------------------------------------------------
                         slack                                 20.359    

Slack (MET) :             20.911ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.022ns  (logic 1.684ns (8.853%)  route 17.338ns (91.147%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          3.794    13.206    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I4_O)        0.331    13.537 r  VGA_inst/p_m_inst/red[3]_i_405/O
                         net (fo=1, routed)           0.263    13.800    VGA_inst/p_m_inst/red[3]_i_405_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I3_O)        0.124    13.924 r  VGA_inst/p_m_inst/red[3]_i_229/O
                         net (fo=2, routed)           1.242    15.166    VGA_inst/p_m_inst/red[3]_i_229_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  VGA_inst/p_m_inst/red[3]_i_104/O
                         net (fo=1, routed)           0.892    16.182    VGA_inst/p_m_inst/red[3]_i_104_n_0
    SLICE_X62Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.306 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.744    17.050    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X68Y147        LUT5 (Prop_lut5_I2_O)        0.124    17.174 r  VGA_inst/p_m_inst/red[3]_i_9/O
                         net (fo=4, routed)           2.829    20.003    VGA_inst/p_m_inst/red[3]_i_9_n_0
    SLICE_X80Y168        LUT6 (Prop_lut6_I4_O)        0.124    20.127 r  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.573    20.700    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X81Y169        LUT5 (Prop_lut5_I4_O)        0.124    20.824 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    20.824    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X81Y169        FDRE (Setup_fdre_C_D)        0.031    41.735    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.735    
                         arrival time                         -20.824    
  -------------------------------------------------------------------
                         slack                                 20.911    

Slack (MET) :             21.700ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 2.616ns (14.348%)  route 15.617ns (85.652%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          2.724    12.135    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I2_O)        0.331    12.466 r  VGA_inst/p_m_inst/green[2]_i_815/O
                         net (fo=1, routed)           0.844    13.310    VGA_inst/p_m_inst/green[2]_i_815_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I2_O)        0.124    13.434 r  VGA_inst/p_m_inst/green[2]_i_694/O
                         net (fo=1, routed)           0.000    13.434    VGA_inst/p_m_inst/green[2]_i_694_n_0
    SLICE_X73Y147        MUXF7 (Prop_muxf7_I1_O)      0.217    13.651 r  VGA_inst/p_m_inst/green_reg[2]_i_488/O
                         net (fo=1, routed)           0.619    14.270    VGA_inst/p_m_inst/green_reg[2]_i_488_n_0
    SLICE_X74Y148        LUT6 (Prop_lut6_I0_O)        0.299    14.569 r  VGA_inst/p_m_inst/green[2]_i_315/O
                         net (fo=1, routed)           0.000    14.569    VGA_inst/p_m_inst/green[2]_i_315_n_0
    SLICE_X74Y148        MUXF7 (Prop_muxf7_I1_O)      0.247    14.816 r  VGA_inst/p_m_inst/green_reg[2]_i_172/O
                         net (fo=1, routed)           0.000    14.816    VGA_inst/p_m_inst/green_reg[2]_i_172_n_0
    SLICE_X74Y148        MUXF8 (Prop_muxf8_I0_O)      0.098    14.914 r  VGA_inst/p_m_inst/green_reg[2]_i_70/O
                         net (fo=1, routed)           0.671    15.585    VGA_inst/p_m_inst/green_reg[2]_i_70_n_0
    SLICE_X74Y147        LUT5 (Prop_lut5_I0_O)        0.319    15.904 r  VGA_inst/p_m_inst/green[2]_i_24/O
                         net (fo=2, routed)           0.832    16.736    VGA_inst/p_m_inst/green[2]_i_24_n_0
    SLICE_X76Y148        LUT5 (Prop_lut5_I4_O)        0.124    16.860 r  VGA_inst/p_m_inst/green[2]_i_7/O
                         net (fo=2, routed)           2.348    19.208    VGA_inst/p_m_inst/green[2]_i_7_n_0
    SLICE_X72Y181        LUT3 (Prop_lut3_I2_O)        0.124    19.332 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.579    19.911    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X72Y180        LUT5 (Prop_lut5_I0_O)        0.124    20.035 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    20.035    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X72Y180        FDRE (Setup_fdre_C_D)        0.031    41.735    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.735    
                         arrival time                         -20.035    
  -------------------------------------------------------------------
                         slack                                 21.700    

Slack (MET) :             21.768ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 1.684ns (9.298%)  route 16.426ns (90.702%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          3.794    13.206    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I4_O)        0.331    13.537 r  VGA_inst/p_m_inst/red[3]_i_405/O
                         net (fo=1, routed)           0.263    13.800    VGA_inst/p_m_inst/red[3]_i_405_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I3_O)        0.124    13.924 r  VGA_inst/p_m_inst/red[3]_i_229/O
                         net (fo=2, routed)           1.242    15.166    VGA_inst/p_m_inst/red[3]_i_229_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  VGA_inst/p_m_inst/red[3]_i_104/O
                         net (fo=1, routed)           0.892    16.182    VGA_inst/p_m_inst/red[3]_i_104_n_0
    SLICE_X62Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.306 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.744    17.050    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X68Y147        LUT5 (Prop_lut5_I2_O)        0.124    17.174 r  VGA_inst/p_m_inst/red[3]_i_9/O
                         net (fo=4, routed)           1.920    19.094    VGA_inst/p_m_inst/red[3]_i_9_n_0
    SLICE_X70Y177        LUT6 (Prop_lut6_I4_O)        0.124    19.218 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=1, routed)           0.571    19.789    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X71Y176        LUT5 (Prop_lut5_I4_O)        0.124    19.913 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    19.913    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.658    41.661    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.086    41.747    
                         clock uncertainty           -0.098    41.650    
    SLICE_X71Y176        FDRE (Setup_fdre_C_D)        0.031    41.681    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.681    
                         arrival time                         -19.913    
  -------------------------------------------------------------------
                         slack                                 21.768    

Slack (MET) :             22.333ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 2.846ns (16.127%)  route 14.801ns (83.873%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.800     1.802    VGA_inst/clk_25
    SLICE_X61Y152        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=466, routed)         7.000     9.259    VGA_inst/p_m_inst/out[0]
    SLICE_X76Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.412 r  VGA_inst/p_m_inst/red[0]_i_201/O
                         net (fo=29, routed)          2.724    12.135    VGA_inst/p_m_inst/red_reg[0]_0
    SLICE_X73Y146        LUT6 (Prop_lut6_I2_O)        0.331    12.466 r  VGA_inst/p_m_inst/green[2]_i_815/O
                         net (fo=1, routed)           0.844    13.310    VGA_inst/p_m_inst/green[2]_i_815_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I2_O)        0.124    13.434 r  VGA_inst/p_m_inst/green[2]_i_694/O
                         net (fo=1, routed)           0.000    13.434    VGA_inst/p_m_inst/green[2]_i_694_n_0
    SLICE_X73Y147        MUXF7 (Prop_muxf7_I1_O)      0.217    13.651 r  VGA_inst/p_m_inst/green_reg[2]_i_488/O
                         net (fo=1, routed)           0.619    14.270    VGA_inst/p_m_inst/green_reg[2]_i_488_n_0
    SLICE_X74Y148        LUT6 (Prop_lut6_I0_O)        0.299    14.569 r  VGA_inst/p_m_inst/green[2]_i_315/O
                         net (fo=1, routed)           0.000    14.569    VGA_inst/p_m_inst/green[2]_i_315_n_0
    SLICE_X74Y148        MUXF7 (Prop_muxf7_I1_O)      0.247    14.816 r  VGA_inst/p_m_inst/green_reg[2]_i_172/O
                         net (fo=1, routed)           0.000    14.816    VGA_inst/p_m_inst/green_reg[2]_i_172_n_0
    SLICE_X74Y148        MUXF8 (Prop_muxf8_I0_O)      0.098    14.914 r  VGA_inst/p_m_inst/green_reg[2]_i_70/O
                         net (fo=1, routed)           0.671    15.585    VGA_inst/p_m_inst/green_reg[2]_i_70_n_0
    SLICE_X74Y147        LUT5 (Prop_lut5_I0_O)        0.319    15.904 r  VGA_inst/p_m_inst/green[2]_i_24/O
                         net (fo=2, routed)           0.832    16.736    VGA_inst/p_m_inst/green[2]_i_24_n_0
    SLICE_X76Y148        LUT5 (Prop_lut5_I4_O)        0.124    16.860 r  VGA_inst/p_m_inst/green[2]_i_7/O
                         net (fo=2, routed)           1.659    18.520    VGA_inst/p_m_inst/green[2]_i_7_n_0
    SLICE_X78Y170        LUT3 (Prop_lut3_I2_O)        0.150    18.670 r  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.452    19.122    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X78Y170        LUT5 (Prop_lut5_I0_O)        0.328    19.450 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    19.450    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.086    41.801    
                         clock uncertainty           -0.098    41.704    
    SLICE_X78Y170        FDRE (Setup_fdre_C_D)        0.079    41.783    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.783    
                         arrival time                         -19.450    
  -------------------------------------------------------------------
                         slack                                 22.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.006%)  route 0.227ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.647     0.649    VGA_inst/clk_25
    SLICE_X65Y150        FDRE                                         r  VGA_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y150        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  VGA_inst/vcount_reg[4]/Q
                         net (fo=31, routed)          0.227     1.017    VGA_inst/vcount[4]
    SLICE_X67Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.062 r  VGA_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.062    VGA_inst/vcount[5]_i_1_n_0
    SLICE_X67Y149        FDRE                                         r  VGA_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X67Y149        FDRE                                         r  VGA_inst/vcount_reg[5]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X67Y149        FDRE (Hold_fdre_C_D)         0.091     0.925    VGA_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X67Y149        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y149        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=89, routed)          0.113     0.820    VGA_inst/vcount[0]
    SLICE_X66Y149        LUT4 (Prop_lut4_I1_O)        0.045     0.865 r  VGA_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.865    VGA_inst/vcount[3]_i_1_n_0
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism             -0.259     0.580    
    SLICE_X66Y149        FDRE (Hold_fdre_C_D)         0.121     0.701    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.647     0.649    VGA_inst/clk_25
    SLICE_X65Y151        FDRE                                         r  VGA_inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  VGA_inst/hcount_reg[10]/Q
                         net (fo=23, routed)          0.168     0.958    VGA_inst/hcount[10]
    SLICE_X65Y151        LUT3 (Prop_lut3_I2_O)        0.045     1.003 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     1.003    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X65Y151        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.923     0.925    VGA_inst/clk_25
    SLICE_X65Y151        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism             -0.276     0.649    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.091     0.740    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.697%)  route 0.411ns (66.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/vcount_reg[9]/Q
                         net (fo=22, routed)          0.227     0.957    VGA_inst/vcount[9]
    SLICE_X65Y149        LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.185     1.187    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X65Y150        FDRE                                         r  VGA_inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.923     0.925    VGA_inst/clk_25
    SLICE_X65Y150        FDRE                                         r  VGA_inst/vcount_reg[2]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X65Y150        FDRE (Hold_fdre_C_R)        -0.018     0.902    VGA_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.697%)  route 0.411ns (66.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/vcount_reg[9]/Q
                         net (fo=22, routed)          0.227     0.957    VGA_inst/vcount[9]
    SLICE_X65Y149        LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.185     1.187    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X65Y150        FDRE                                         r  VGA_inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.923     0.925    VGA_inst/clk_25
    SLICE_X65Y150        FDRE                                         r  VGA_inst/vcount_reg[4]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X65Y150        FDRE (Hold_fdre_C_R)        -0.018     0.902    VGA_inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.646     0.648    VGA_inst/clk_25
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=77, routed)          0.199     1.011    VGA_inst/hcount[8]
    SLICE_X62Y154        LUT6 (Prop_lut6_I0_O)        0.045     1.056 r  VGA_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    VGA_inst/hcount[9]_i_1_n_0
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.921     0.923    VGA_inst/clk_25
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[9]/C
                         clock pessimism             -0.275     0.648    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.121     0.769    VGA_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.646     0.648    VGA_inst/clk_25
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=77, routed)          0.199     1.011    VGA_inst/hcount[8]
    SLICE_X62Y154        LUT5 (Prop_lut5_I4_O)        0.045     1.056 r  VGA_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.056    VGA_inst/hcount[8]_i_1_n_0
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.921     0.923    VGA_inst/clk_25
    SLICE_X62Y154        FDRE                                         r  VGA_inst/hcount_reg[8]/C
                         clock pessimism             -0.275     0.648    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.120     0.768    VGA_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.150%)  route 0.217ns (53.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.645     0.647    VGA_inst/clk_25
    SLICE_X61Y150        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y150        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=448, routed)         0.217     1.005    VGA_inst/hcount[3]
    SLICE_X59Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.050 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.050    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X59Y150        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.920     0.922    VGA_inst/clk_25
    SLICE_X59Y150        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism             -0.259     0.663    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.092     0.755    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.645     0.647    VGA_inst/clk_25
    SLICE_X59Y150        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y150        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  VGA_inst/hcount_reg[4]/Q
                         net (fo=315, routed)         0.203     0.991    VGA_inst/hcount[4]
    SLICE_X59Y150        LUT5 (Prop_lut5_I4_O)        0.045     1.036 r  VGA_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    VGA_inst/hcount[4]_i_1_n_0
    SLICE_X59Y150        FDRE                                         r  VGA_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.920     0.922    VGA_inst/clk_25
    SLICE_X59Y150        FDRE                                         r  VGA_inst/hcount_reg[4]/C
                         clock pessimism             -0.275     0.647    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.091     0.738    VGA_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/vcount_reg[9]/Q
                         net (fo=22, routed)          0.211     0.941    VGA_inst/vcount[9]
    SLICE_X66Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.986    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X66Y149        FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X66Y149        FDRE (Hold_fdre_C_D)         0.121     0.688    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y147    VGA_inst/hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y169    VGA_inst/p_m_inst/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y154    VGA_inst/p_m_inst/is_display_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y149    VGA_inst/vcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y149    VGA_inst/vcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y148    VGA_inst/vcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y150    VGA_inst/vcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y149    VGA_inst/vcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y169    VGA_inst/p_m_inst/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y154    VGA_inst/p_m_inst/is_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y150    VGA_inst/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y150    VGA_inst/vcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y146    VGA_inst/vcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y146    VGA_inst/vcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y145    VGA_inst/vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y180    VGA_inst/p_m_inst/red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y152    VGA_inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y151    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y147    VGA_inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y169    VGA_inst/p_m_inst/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y149    VGA_inst/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y149    VGA_inst/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y148    VGA_inst/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y150    VGA_inst/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y149    VGA_inst/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y150    VGA_inst/vcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y149    VGA_inst/vcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y149    VGA_inst/vcount_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.673ns (28.301%)  route 4.238ns (71.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.866    11.343    Single_Note_Inst/sel
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[0]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.673ns (28.301%)  route 4.238ns (71.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.866    11.343    Single_Note_Inst/sel
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[1]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.673ns (28.301%)  route 4.238ns (71.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.866    11.343    Single_Note_Inst/sel
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.673ns (28.301%)  route 4.238ns (71.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.866    11.343    Single_Note_Inst/sel
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y179        FDRE                                         r  Single_Note_Inst/sine_count_reg[3]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.673ns (28.987%)  route 4.099ns (71.013%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.727    11.203    Single_Note_Inst/sel
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[4]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y180        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.673ns (28.987%)  route 4.099ns (71.013%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.727    11.203    Single_Note_Inst/sel
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[5]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y180        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.673ns (28.987%)  route 4.099ns (71.013%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.727    11.203    Single_Note_Inst/sel
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[6]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y180        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.673ns (28.987%)  route 4.099ns (71.013%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.727    11.203    Single_Note_Inst/sel
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X65Y180        FDRE                                         r  Single_Note_Inst/sine_count_reg[7]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X65Y180        FDRE (Setup_fdre_C_R)       -0.634    14.680    Single_Note_Inst/sine_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.673ns (29.551%)  route 3.988ns (70.449%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.616    11.093    Single_Note_Inst/sel
    SLICE_X65Y182        FDRE                                         r  Single_Note_Inst/sine_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.662    15.084    Single_Note_Inst/clk_100
    SLICE_X65Y182        FDRE                                         r  Single_Note_Inst/sine_count_reg[12]/C
                         clock pessimism              0.268    15.353    
                         clock uncertainty           -0.035    15.317    
    SLICE_X65Y182        FDRE (Setup_fdre_C_R)       -0.634    14.683    Single_Note_Inst/sine_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.673ns (29.551%)  route 3.988ns (70.449%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829     5.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872     6.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299     7.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          1.559     8.581    keyboard_inst/octave_out[0]
    SLICE_X66Y181        LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.941     9.646    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X64Y181        LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  keyboard_inst/lut_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.770    Single_Note_Inst/S[1]
    SLICE_X64Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.320 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.320    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          0.616    11.093    Single_Note_Inst/sel
    SLICE_X65Y182        FDRE                                         r  Single_Note_Inst/sine_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.662    15.084    Single_Note_Inst/clk_100
    SLICE_X65Y182        FDRE                                         r  Single_Note_Inst/sine_count_reg[13]/C
                         clock pessimism              0.268    15.353    
                         clock uncertainty           -0.035    15.317    
    SLICE_X65Y182        FDRE (Setup_fdre_C_R)       -0.634    14.683    Single_Note_Inst/sine_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  3.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    keyboard_inst/PS2/debounce/clk_100
    SLICE_X82Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyboard_inst/PS2/debounce/cnt1_reg[2]/Q
                         net (fo=5, routed)           0.119     1.778    keyboard_inst/PS2/debounce/cnt1_reg__0[2]
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.048     1.826 r  keyboard_inst/PS2/debounce/cnt1[4]_i_2/O
                         net (fo=1, routed)           0.000     1.826    keyboard_inst/PS2/debounce/p_0_in[4]
    SLICE_X83Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    keyboard_inst/PS2/debounce/clk_100
    SLICE_X83Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107     1.638    keyboard_inst/PS2/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    keyboard_inst/PS2/debounce/clk_100
    SLICE_X82Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyboard_inst/PS2/debounce/cnt1_reg[2]/Q
                         net (fo=5, routed)           0.119     1.778    keyboard_inst/PS2/debounce/cnt1_reg__0[2]
    SLICE_X83Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  keyboard_inst/PS2/debounce/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    keyboard_inst/PS2/debounce/p_0_in[3]
    SLICE_X83Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    keyboard_inst/PS2/debounce/clk_100
    SLICE_X83Y142        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.091     1.622    keyboard_inst/PS2/debounce/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/driver_inst/clk_100
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Single_Note_Inst/driver_inst/count_reg[3]/Q
                         net (fo=10, routed)          0.159     1.859    Single_Note_Inst/driver_inst/count[3]
    SLICE_X66Y186        LUT6 (Prop_lut6_I4_O)        0.045     1.904 r  Single_Note_Inst/driver_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    Single_Note_Inst/driver_inst/count[6]_i_1_n_0
    SLICE_X66Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X66Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[6]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X66Y186        FDRE (Hold_fdre_C_D)         0.121     1.694    Single_Note_Inst/driver_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/driver_inst/clk_100
    SLICE_X64Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y186        FDRE (Prop_fdre_C_Q)         0.128     1.688 r  Single_Note_Inst/driver_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.091     1.779    Single_Note_Inst/driver_inst/count[8]
    SLICE_X64Y186        LUT6 (Prop_lut6_I5_O)        0.099     1.878 r  Single_Note_Inst/driver_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.878    Single_Note_Inst/driver_inst/count[9]_i_1_n_0
    SLICE_X64Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X64Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[9]/C
                         clock pessimism             -0.520     1.560    
    SLICE_X64Y186        FDRE (Hold_fdre_C_D)         0.092     1.652    Single_Note_Inst/driver_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.980%)  route 0.164ns (44.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.601     1.520    keyboard_inst/PS2/debounce/clk_100
    SLICE_X84Y147        FDRE                                         r  keyboard_inst/PS2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  keyboard_inst/PS2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.164     1.849    keyboard_inst/PS2/debounce/Iv0
    SLICE_X84Y148        LUT4 (Prop_lut4_I2_O)        0.045     1.894 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X84Y148        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    keyboard_inst/PS2/debounce/clk_100
    SLICE_X84Y148        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y148        FDRE (Hold_fdre_C_D)         0.120     1.656    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.639     1.559    Single_Note_Inst/clk_100
    SLICE_X66Y183        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y183        FDRE (Prop_fdre_C_Q)         0.148     1.707 r  Single_Note_Inst/lut_addr_reg[4]/Q
                         net (fo=109, routed)         0.115     1.821    Single_Note_Inst/lut_addr_reg__0[4]
    SLICE_X66Y183        LUT6 (Prop_lut6_I4_O)        0.099     1.920 r  Single_Note_Inst/lut_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    Single_Note_Inst/p_0_in[5]
    SLICE_X66Y183        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.913     2.078    Single_Note_Inst/clk_100
    SLICE_X66Y183        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X66Y183        FDRE (Hold_fdre_C_D)         0.121     1.680    Single_Note_Inst/lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.469%)  route 0.151ns (41.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/driver_inst/clk_100
    SLICE_X66Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y186        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Single_Note_Inst/driver_inst/count_reg[2]/Q
                         net (fo=11, routed)          0.151     1.874    Single_Note_Inst/driver_inst/count[2]
    SLICE_X67Y186        LUT5 (Prop_lut5_I1_O)        0.048     1.922 r  Single_Note_Inst/driver_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    Single_Note_Inst/driver_inst/count[4]_i_1_n_0
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[4]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X67Y186        FDRE (Hold_fdre_C_D)         0.107     1.680    Single_Note_Inst/driver_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.008%)  route 0.164ns (43.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/clk_100
    SLICE_X66Y185        FDRE                                         r  Single_Note_Inst/lut_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Single_Note_Inst/lut_addr_reg[6]/Q
                         net (fo=16, routed)          0.164     1.888    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X69Y185        LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.933    Single_Note_Inst/driver_inst/D[0]
    SLICE_X69Y185        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X69Y185        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[0]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X69Y185        FDRE (Hold_fdre_C_D)         0.092     1.689    Single_Note_Inst/driver_inst/compare_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.962%)  route 0.152ns (42.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/driver_inst/clk_100
    SLICE_X66Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y186        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Single_Note_Inst/driver_inst/count_reg[2]/Q
                         net (fo=11, routed)          0.152     1.875    Single_Note_Inst/driver_inst/count[2]
    SLICE_X67Y186        LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  Single_Note_Inst/driver_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    Single_Note_Inst/driver_inst/count[5]_i_1_n_0
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[5]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X67Y186        FDRE (Hold_fdre_C_D)         0.092     1.665    Single_Note_Inst/driver_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.123%)  route 0.151ns (41.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.640     1.560    Single_Note_Inst/driver_inst/clk_100
    SLICE_X66Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y186        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Single_Note_Inst/driver_inst/count_reg[2]/Q
                         net (fo=11, routed)          0.151     1.874    Single_Note_Inst/driver_inst/count[2]
    SLICE_X67Y186        LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  Single_Note_Inst/driver_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    Single_Note_Inst/driver_inst/count[3]_i_1_n_0
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.915     2.080    Single_Note_Inst/driver_inst/clk_100
    SLICE_X67Y186        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[3]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X67Y186        FDRE (Hold_fdre_C_D)         0.091     1.664    Single_Note_Inst/driver_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y186   Single_Note_Inst/driver_inst/pwm_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y143   keyboard_inst/PS2/debounce/O1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y148   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y142   keyboard_inst/PS2/debounce/cnt1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y142   keyboard_inst/PS2/debounce/cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y186   Single_Note_Inst/driver_inst/pwm_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y185   Single_Note_Inst/lut_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y185   Single_Note_Inst/lut_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y185   Single_Note_Inst/lut_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y185   Single_Note_Inst/lut_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y185   Single_Note_Inst/driver_inst/compare_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y185   Single_Note_Inst/driver_inst/compare_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y185   Single_Note_Inst/driver_inst/compare_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y185   Single_Note_Inst/driver_inst/compare_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y185   Single_Note_Inst/driver_inst/compare_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y143   keyboard_inst/PS2/debounce/O1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y148   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148   keyboard_inst/PS2/debounce/cnt0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y181   Single_Note_Inst/sine_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y181   Single_Note_Inst/sine_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y181   Single_Note_Inst/sine_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y181   Single_Note_Inst/sine_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -1.774ns,  Total Violation       -7.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.832ns  (logic 2.287ns (29.201%)  route 5.545ns (70.799%))
  Logic Levels:           11  (LUT2=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.456    35.888 r  keyboard_inst/ena_reg/Q
                         net (fo=131, routed)         0.617    36.504    keyboard_inst/ena_reg_0
    SLICE_X77Y174        LUT2 (Prop_lut2_I0_O)        0.124    36.628 r  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=112, routed)         1.007    37.635    VGA_inst/p_m_inst/note_out[0]
    SLICE_X77Y175        LUT6 (Prop_lut6_I1_O)        0.124    37.759 r  VGA_inst/p_m_inst/red[3]_i_361/O
                         net (fo=7, routed)           0.613    38.373    keyboard_inst/hcount_reg[10]_3
    SLICE_X75Y176        LUT5 (Prop_lut5_I1_O)        0.120    38.493 r  keyboard_inst/red[3]_i_672/O
                         net (fo=1, routed)           0.578    39.070    keyboard_inst/red[3]_i_672_n_0
    SLICE_X75Y176        LUT6 (Prop_lut6_I0_O)        0.327    39.397 r  keyboard_inst/red[3]_i_621/O
                         net (fo=1, routed)           0.434    39.831    keyboard_inst/red[3]_i_621_n_0
    SLICE_X76Y175        LUT6 (Prop_lut6_I5_O)        0.124    39.955 r  keyboard_inst/red[3]_i_510/O
                         net (fo=1, routed)           0.456    40.412    VGA_inst/p_m_inst/hcount_reg[1]_3
    SLICE_X73Y176        LUT5 (Prop_lut5_I4_O)        0.124    40.536 r  VGA_inst/p_m_inst/red[3]_i_316/O
                         net (fo=1, routed)           0.000    40.536    VGA_inst/p_m_inst/red[3]_i_316_n_0
    SLICE_X73Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    40.753 r  VGA_inst/p_m_inst/red_reg[3]_i_157/O
                         net (fo=1, routed)           0.625    41.378    VGA_inst/p_m_inst/red_reg[3]_i_157_n_0
    SLICE_X72Y176        LUT6 (Prop_lut6_I5_O)        0.299    41.677 r  VGA_inst/p_m_inst/red[3]_i_62/O
                         net (fo=1, routed)           0.300    41.977    VGA_inst/p_m_inst/red[3]_i_62_n_0
    SLICE_X72Y177        LUT5 (Prop_lut5_I4_O)        0.124    42.101 r  VGA_inst/p_m_inst/red[3]_i_18/O
                         net (fo=1, routed)           0.625    42.726    VGA_inst/p_m_inst/red[3]_i_18_n_0
    SLICE_X71Y177        LUT5 (Prop_lut5_I4_O)        0.124    42.850 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.290    43.140    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X71Y176        LUT5 (Prop_lut5_I2_O)        0.124    43.264 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    43.264    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.658    41.661    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.661    
                         clock uncertainty           -0.202    41.459    
    SLICE_X71Y176        FDRE (Setup_fdre_C_D)        0.031    41.490    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.490    
                         arrival time                         -43.264    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.847ns  (logic 2.554ns (32.548%)  route 5.293ns (67.452%))
  Logic Levels:           11  (LUT2=2 LUT5=6 LUT6=1 MUXF7=2)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.456    35.888 r  keyboard_inst/ena_reg/Q
                         net (fo=131, routed)         0.675    36.562    keyboard_inst/ena_reg_0
    SLICE_X75Y175        LUT2 (Prop_lut2_I0_O)        0.124    36.686 r  keyboard_inst/red[2]_i_37/O
                         net (fo=80, routed)          0.949    37.635    VGA_inst/p_m_inst/ena_reg_74
    SLICE_X74Y175        LUT5 (Prop_lut5_I1_O)        0.124    37.759 r  VGA_inst/p_m_inst/red[3]_i_483/O
                         net (fo=10, routed)          0.617    38.377    VGA_inst/p_m_inst/red_reg[3]_1
    SLICE_X75Y176        LUT2 (Prop_lut2_I0_O)        0.119    38.496 r  VGA_inst/p_m_inst/red[2]_i_90/O
                         net (fo=9, routed)           0.957    39.453    VGA_inst/p_m_inst/red[2]_i_90_n_0
    SLICE_X74Y181        LUT6 (Prop_lut6_I0_O)        0.332    39.785 r  VGA_inst/p_m_inst/red[2]_i_87/O
                         net (fo=1, routed)           0.306    40.091    VGA_inst/p_m_inst/red[2]_i_87_n_0
    SLICE_X74Y182        LUT5 (Prop_lut5_I2_O)        0.124    40.215 r  VGA_inst/p_m_inst/red[2]_i_57/O
                         net (fo=1, routed)           0.000    40.215    VGA_inst/p_m_inst/red[2]_i_57_n_0
    SLICE_X74Y182        MUXF7 (Prop_muxf7_I1_O)      0.214    40.429 r  VGA_inst/p_m_inst/red_reg[2]_i_29/O
                         net (fo=2, routed)           0.487    40.916    VGA_inst/p_m_inst/red_reg[2]_i_29_n_0
    SLICE_X72Y180        LUT5 (Prop_lut5_I0_O)        0.297    41.213 r  VGA_inst/p_m_inst/red[2]_i_28/O
                         net (fo=1, routed)           0.000    41.213    VGA_inst/p_m_inst/red[2]_i_28_n_0
    SLICE_X72Y180        MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  VGA_inst/p_m_inst/red_reg[2]_i_14/O
                         net (fo=1, routed)           0.659    42.089    VGA_inst/p_m_inst/red_reg[2]_i_14_n_0
    SLICE_X73Y180        LUT5 (Prop_lut5_I0_O)        0.299    42.388 r  VGA_inst/p_m_inst/red[2]_i_8/O
                         net (fo=1, routed)           0.154    42.543    VGA_inst/p_m_inst/red[2]_i_8_n_0
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.124    42.667 r  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.488    43.155    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X72Y180        LUT5 (Prop_lut5_I2_O)        0.124    43.279 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    43.279    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.202    41.513    
    SLICE_X72Y180        FDRE (Setup_fdre_C_D)        0.031    41.544    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -43.279    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.546ns  (logic 1.758ns (23.297%)  route 5.788ns (76.703%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X74Y175        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_fdre_C_Q)         0.518    35.950 r  keyboard_inst/note_reg[1]/Q
                         net (fo=89, routed)          0.516    36.466    keyboard_inst/Q[0]
    SLICE_X76Y175        LUT2 (Prop_lut2_I1_O)        0.124    36.590 r  keyboard_inst/lut_addr0_carry_i_19/O
                         net (fo=152, routed)         1.156    37.745    keyboard_inst/note_out[1]
    SLICE_X76Y171        LUT6 (Prop_lut6_I3_O)        0.124    37.869 r  keyboard_inst/green[2]_i_533/O
                         net (fo=4, routed)           0.523    38.392    VGA_inst/p_m_inst/ena_reg_48
    SLICE_X77Y170        LUT3 (Prop_lut3_I0_O)        0.124    38.516 r  VGA_inst/p_m_inst/green[2]_i_379/O
                         net (fo=3, routed)           0.639    39.155    VGA_inst/p_m_inst/green[2]_i_379_n_0
    SLICE_X78Y170        LUT6 (Prop_lut6_I0_O)        0.124    39.279 r  VGA_inst/p_m_inst/green[2]_i_381/O
                         net (fo=3, routed)           0.333    39.612    VGA_inst/p_m_inst/green[2]_i_381_n_0
    SLICE_X78Y171        LUT6 (Prop_lut6_I5_O)        0.124    39.736 r  VGA_inst/p_m_inst/green[2]_i_222/O
                         net (fo=1, routed)           0.638    40.374    VGA_inst/p_m_inst/green[2]_i_222_n_0
    SLICE_X78Y171        LUT5 (Prop_lut5_I0_O)        0.124    40.498 r  VGA_inst/p_m_inst/green[2]_i_96/O
                         net (fo=1, routed)           0.315    40.813    VGA_inst/p_m_inst/green[2]_i_96_n_0
    SLICE_X78Y169        LUT5 (Prop_lut5_I0_O)        0.124    40.937 r  VGA_inst/p_m_inst/green[2]_i_39/O
                         net (fo=2, routed)           0.790    41.728    VGA_inst/p_m_inst/green[2]_i_39_n_0
    SLICE_X79Y172        LUT6 (Prop_lut6_I5_O)        0.124    41.852 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.573    42.425    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X79Y172        LUT5 (Prop_lut5_I0_O)        0.124    42.549 r  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=1, routed)           0.305    42.854    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X78Y170        LUT5 (Prop_lut5_I2_O)        0.124    42.978 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    42.978    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.202    41.513    
    SLICE_X78Y170        FDRE (Setup_fdre_C_D)        0.079    41.592    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.592    
                         arrival time                         -42.978    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.417ns  (logic 2.341ns (31.561%)  route 5.076ns (68.439%))
  Logic Levels:           11  (LUT2=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.456    35.888 r  keyboard_inst/ena_reg/Q
                         net (fo=131, routed)         0.792    36.680    keyboard_inst/ena_reg_0
    SLICE_X77Y172        LUT2 (Prop_lut2_I0_O)        0.124    36.804 r  keyboard_inst/green[2]_i_143/O
                         net (fo=90, routed)          0.961    37.765    keyboard_inst/green_reg[3]
    SLICE_X74Y171        LUT6 (Prop_lut6_I0_O)        0.124    37.889 r  keyboard_inst/green[2]_i_596/O
                         net (fo=7, routed)           0.493    38.381    keyboard_inst/green_reg[2]_0
    SLICE_X76Y169        LUT6 (Prop_lut6_I0_O)        0.124    38.505 r  keyboard_inst/green[3]_i_141/O
                         net (fo=2, routed)           0.579    39.085    VGA_inst/p_m_inst/hcount_reg[5]_3
    SLICE_X76Y169        LUT6 (Prop_lut6_I1_O)        0.124    39.209 r  VGA_inst/p_m_inst/green[3]_i_125/O
                         net (fo=1, routed)           0.000    39.209    VGA_inst/p_m_inst/green[3]_i_125_n_0
    SLICE_X76Y169        MUXF7 (Prop_muxf7_I0_O)      0.209    39.418 r  VGA_inst/p_m_inst/green_reg[3]_i_96/O
                         net (fo=1, routed)           0.484    39.902    VGA_inst/p_m_inst/green_reg[3]_i_96_n_0
    SLICE_X77Y169        LUT6 (Prop_lut6_I5_O)        0.297    40.199 r  VGA_inst/p_m_inst/green[3]_i_61/O
                         net (fo=1, routed)           0.000    40.199    VGA_inst/p_m_inst/green[3]_i_61_n_0
    SLICE_X77Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    40.411 r  VGA_inst/p_m_inst/green_reg[3]_i_35/O
                         net (fo=2, routed)           0.448    40.858    VGA_inst/p_m_inst/green_reg[3]_i_35_n_0
    SLICE_X77Y169        LUT5 (Prop_lut5_I4_O)        0.299    41.157 r  VGA_inst/p_m_inst/green[3]_i_16/O
                         net (fo=1, routed)           0.593    41.751    VGA_inst/p_m_inst/green[3]_i_16_n_0
    SLICE_X79Y169        LUT5 (Prop_lut5_I0_O)        0.124    41.875 r  VGA_inst/p_m_inst/green[3]_i_8/O
                         net (fo=1, routed)           0.575    42.450    VGA_inst/p_m_inst/green[3]_i_8_n_0
    SLICE_X81Y169        LUT5 (Prop_lut5_I4_O)        0.124    42.574 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.151    42.725    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X81Y169        LUT5 (Prop_lut5_I2_O)        0.124    42.849 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    42.849    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.712    41.715    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.202    41.513    
    SLICE_X81Y169        FDRE (Setup_fdre_C_D)        0.031    41.544    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -42.849    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.876ns  (logic 2.044ns (29.725%)  route 4.832ns (70.275%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 41.665 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.419    35.851 r  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.872    36.723    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X70Y175        LUT2 (Prop_lut2_I1_O)        0.299    37.022 r  keyboard_inst/lut_addr0_carry_i_6/O
                         net (fo=85, routed)          0.983    38.005    keyboard_inst/octave_out[0]
    SLICE_X68Y179        LUT5 (Prop_lut5_I0_O)        0.150    38.155 r  keyboard_inst/red[0]_i_163/O
                         net (fo=5, routed)           0.693    38.847    VGA_inst/p_m_inst/ena_reg_111
    SLICE_X69Y179        LUT6 (Prop_lut6_I3_O)        0.326    39.173 r  VGA_inst/p_m_inst/red[0]_i_243/O
                         net (fo=1, routed)           0.601    39.774    VGA_inst/p_m_inst/red[0]_i_243_n_0
    SLICE_X66Y179        LUT4 (Prop_lut4_I3_O)        0.150    39.924 r  VGA_inst/p_m_inst/red[0]_i_165/O
                         net (fo=1, routed)           0.319    40.243    VGA_inst/p_m_inst/red[0]_i_165_n_0
    SLICE_X69Y180        LUT6 (Prop_lut6_I0_O)        0.328    40.571 r  VGA_inst/p_m_inst/red[0]_i_79/O
                         net (fo=1, routed)           0.465    41.036    VGA_inst/p_m_inst/red[0]_i_79_n_0
    SLICE_X68Y180        LUT6 (Prop_lut6_I1_O)        0.124    41.160 r  VGA_inst/p_m_inst/red[0]_i_29/O
                         net (fo=1, routed)           0.448    41.608    VGA_inst/p_m_inst/red[0]_i_29_n_0
    SLICE_X66Y180        LUT6 (Prop_lut6_I3_O)        0.124    41.732 r  VGA_inst/p_m_inst/red[0]_i_8/O
                         net (fo=1, routed)           0.452    42.184    VGA_inst/p_m_inst/red[0]_i_8_n_0
    SLICE_X66Y180        LUT6 (Prop_lut6_I1_O)        0.124    42.308 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000    42.308    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.662    41.665    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.665    
                         clock uncertainty           -0.202    41.463    
    SLICE_X66Y180        FDRE (Setup_fdre_C_D)        0.077    41.540    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.540    
                         arrival time                         -42.308    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.571ns  (logic 1.914ns (29.129%)  route 4.657ns (70.871%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 35.432 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.829    35.432    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.456    35.888 f  keyboard_inst/ena_reg/Q
                         net (fo=131, routed)         0.617    36.504    keyboard_inst/ena_reg_0
    SLICE_X77Y174        LUT2 (Prop_lut2_I0_O)        0.124    36.628 f  keyboard_inst/lut_addr0_carry_i_20/O
                         net (fo=112, routed)         1.778    38.406    keyboard_inst/note_out[0]
    SLICE_X63Y176        LUT6 (Prop_lut6_I0_O)        0.124    38.530 r  keyboard_inst/green[0]_i_60/O
                         net (fo=4, routed)           0.425    38.955    keyboard_inst/green_reg[0]_0
    SLICE_X63Y176        LUT2 (Prop_lut2_I0_O)        0.124    39.079 r  keyboard_inst/green[0]_i_45/O
                         net (fo=3, routed)           0.631    39.710    VGA_inst/p_m_inst/hcount_reg[4]_4
    SLICE_X66Y179        LUT3 (Prop_lut3_I1_O)        0.124    39.834 r  VGA_inst/p_m_inst/green[0]_i_49/O
                         net (fo=1, routed)           0.894    40.728    VGA_inst/p_m_inst/green[0]_i_49_n_0
    SLICE_X62Y176        LUT6 (Prop_lut6_I3_O)        0.124    40.852 r  VGA_inst/p_m_inst/green[0]_i_30/O
                         net (fo=1, routed)           0.000    40.852    VGA_inst/p_m_inst/green[0]_i_30_n_0
    SLICE_X62Y176        MUXF7 (Prop_muxf7_I1_O)      0.214    41.066 r  VGA_inst/p_m_inst/green_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    41.066    VGA_inst/p_m_inst/green_reg[0]_i_15_n_0
    SLICE_X62Y176        MUXF8 (Prop_muxf8_I1_O)      0.088    41.154 r  VGA_inst/p_m_inst/green_reg[0]_i_6/O
                         net (fo=1, routed)           0.313    41.466    VGA_inst/p_m_inst/green_reg[0]_i_6_n_0
    SLICE_X64Y176        LUT6 (Prop_lut6_I1_O)        0.319    41.785 r  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=1, routed)           0.000    41.785    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X64Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    42.002 r  VGA_inst/p_m_inst/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    42.002    VGA_inst/p_m_inst/green_reg[0]_i_1_n_0
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.658    41.661    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.661    
                         clock uncertainty           -0.202    41.459    
    SLICE_X64Y176        FDRE (Setup_fdre_C_D)        0.064    41.523    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                         -42.002    
  -------------------------------------------------------------------
                         slack                                 -0.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.478ns (30.890%)  route 1.069ns (69.110%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.652     1.572    keyboard_inst/clk_100
    SLICE_X74Y175        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  keyboard_inst/note_reg[1]/Q
                         net (fo=89, routed)          0.660     2.396    keyboard_inst/Q[0]
    SLICE_X68Y179        LUT5 (Prop_lut5_I2_O)        0.045     2.441 r  keyboard_inst/red[0]_i_139/O
                         net (fo=3, routed)           0.218     2.659    VGA_inst/p_m_inst/ena_reg_132
    SLICE_X64Y180        LUT5 (Prop_lut5_I2_O)        0.045     2.704 r  VGA_inst/p_m_inst/red[0]_i_68/O
                         net (fo=1, routed)           0.000     2.704    VGA_inst/p_m_inst/red[0]_i_68_n_0
    SLICE_X64Y180        MUXF7 (Prop_muxf7_I0_O)      0.071     2.775 r  VGA_inst/p_m_inst/red_reg[0]_i_25/O
                         net (fo=1, routed)           0.136     2.910    VGA_inst/p_m_inst/red_reg[0]_i_25_n_0
    SLICE_X66Y180        LUT6 (Prop_lut6_I3_O)        0.108     3.018 r  VGA_inst/p_m_inst/red[0]_i_7/O
                         net (fo=1, routed)           0.056     3.074    VGA_inst/p_m_inst/red[0]_i_7_n_0
    SLICE_X66Y180        LUT6 (Prop_lut6_I0_O)        0.045     3.119 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000     3.119    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.912     0.914    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.202     1.116    
    SLICE_X66Y180        FDRE (Hold_fdre_C_D)         0.120     1.236    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             2.036ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.612ns (36.710%)  route 1.055ns (63.290%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.652     1.572    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  keyboard_inst/octave_reg[0]/Q
                         net (fo=4, routed)           0.160     1.860    keyboard_inst/octave_reg_n_0_[0]
    SLICE_X75Y175        LUT2 (Prop_lut2_I1_O)        0.098     1.958 f  keyboard_inst/red[2]_i_37/O
                         net (fo=80, routed)          0.330     2.287    keyboard_inst/red_reg[3]_0
    SLICE_X76Y177        LUT6 (Prop_lut6_I4_O)        0.045     2.332 r  keyboard_inst/red[3]_i_454/O
                         net (fo=3, routed)           0.167     2.500    VGA_inst/p_m_inst/ena_reg_69
    SLICE_X73Y177        LUT5 (Prop_lut5_I2_O)        0.045     2.545 r  VGA_inst/p_m_inst/red[3]_i_268/O
                         net (fo=1, routed)           0.000     2.545    VGA_inst/p_m_inst/red[3]_i_268_n_0
    SLICE_X73Y177        MUXF7 (Prop_muxf7_I0_O)      0.071     2.616 r  VGA_inst/p_m_inst/red_reg[3]_i_125/O
                         net (fo=1, routed)           0.000     2.616    VGA_inst/p_m_inst/red_reg[3]_i_125_n_0
    SLICE_X73Y177        MUXF8 (Prop_muxf8_I0_O)      0.023     2.639 r  VGA_inst/p_m_inst/red_reg[3]_i_51/O
                         net (fo=2, routed)           0.245     2.884    VGA_inst/p_m_inst/red_reg[3]_i_51_n_0
    SLICE_X71Y177        LUT6 (Prop_lut6_I5_O)        0.112     2.996 r  VGA_inst/p_m_inst/red[3]_i_17/O
                         net (fo=1, routed)           0.050     3.046    VGA_inst/p_m_inst/red[3]_i_17_n_0
    SLICE_X71Y177        LUT5 (Prop_lut5_I2_O)        0.045     3.091 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.103     3.194    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X71Y176        LUT5 (Prop_lut5_I2_O)        0.045     3.239 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     3.239    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.907     0.909    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y176        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.202     1.111    
    SLICE_X71Y176        FDRE (Hold_fdre_C_D)         0.092     1.203    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.045ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.434ns (25.080%)  route 1.296ns (74.920%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.652     1.572    keyboard_inst/clk_100
    SLICE_X74Y175        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  keyboard_inst/note_reg[1]/Q
                         net (fo=89, routed)          0.653     2.389    keyboard_inst/Q[0]
    SLICE_X81Y171        LUT6 (Prop_lut6_I1_O)        0.045     2.434 r  keyboard_inst/green[2]_i_242/O
                         net (fo=1, routed)           0.107     2.541    VGA_inst/p_m_inst/ena_reg_0
    SLICE_X80Y170        LUT5 (Prop_lut5_I2_O)        0.045     2.586 r  VGA_inst/p_m_inst/green[2]_i_115/O
                         net (fo=2, routed)           0.209     2.796    VGA_inst/p_m_inst/green[2]_i_115_n_0
    SLICE_X80Y172        LUT6 (Prop_lut6_I5_O)        0.045     2.841 r  VGA_inst/p_m_inst/green[2]_i_48/O
                         net (fo=1, routed)           0.162     3.003    VGA_inst/p_m_inst/green[2]_i_48_n_0
    SLICE_X79Y172        LUT5 (Prop_lut5_I2_O)        0.045     3.048 r  VGA_inst/p_m_inst/green[2]_i_15/O
                         net (fo=1, routed)           0.050     3.098    VGA_inst/p_m_inst/green[2]_i_15_n_0
    SLICE_X79Y172        LUT5 (Prop_lut5_I4_O)        0.045     3.143 r  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=1, routed)           0.114     3.257    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X78Y170        LUT5 (Prop_lut5_I2_O)        0.045     3.302 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.302    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.932     0.934    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y170        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.202     1.136    
    SLICE_X78Y170        FDRE (Hold_fdre_C_D)         0.121     1.257    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.431ns (25.233%)  route 1.277ns (74.767%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.652     1.572    keyboard_inst/clk_100
    SLICE_X77Y174        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  keyboard_inst/ena_reg/Q
                         net (fo=131, routed)         0.658     2.371    keyboard_inst/ena_reg_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I3_O)        0.045     2.416 r  keyboard_inst/green[0]_i_53/O
                         net (fo=3, routed)           0.163     2.580    keyboard_inst/green[0]_i_53_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.045     2.625 r  keyboard_inst/green[0]_i_41/O
                         net (fo=1, routed)           0.105     2.730    VGA_inst/p_m_inst/hcount_reg[1]_5
    SLICE_X65Y176        LUT6 (Prop_lut6_I5_O)        0.045     2.775 r  VGA_inst/p_m_inst/green[0]_i_22/O
                         net (fo=1, routed)           0.145     2.919    VGA_inst/p_m_inst/green[0]_i_22_n_0
    SLICE_X63Y176        LUT6 (Prop_lut6_I5_O)        0.045     2.964 r  VGA_inst/p_m_inst/green[0]_i_8/O
                         net (fo=1, routed)           0.205     3.170    VGA_inst/p_m_inst/green[0]_i_8_n_0
    SLICE_X64Y176        LUT6 (Prop_lut6_I5_O)        0.045     3.215 r  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=1, routed)           0.000     3.215    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X64Y176        MUXF7 (Prop_muxf7_I1_O)      0.065     3.280 r  VGA_inst/p_m_inst/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.280    VGA_inst/p_m_inst/green_reg[0]_i_1_n_0
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.907     0.909    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y176        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.202     1.111    
    SLICE_X64Y176        FDRE (Hold_fdre_C_D)         0.105     1.216    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.118ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.434ns (24.446%)  route 1.341ns (75.554%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.652     1.572    keyboard_inst/clk_100
    SLICE_X74Y174        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y174        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  keyboard_inst/note_reg[3]/Q
                         net (fo=68, routed)          0.396     2.132    VGA_inst/p_m_inst/Q[1]
    SLICE_X75Y172        LUT4 (Prop_lut4_I1_O)        0.045     2.177 r  VGA_inst/p_m_inst/green[3]_i_43/O
                         net (fo=6, routed)           0.286     2.462    keyboard_inst/note_reg[3]_1
    SLICE_X79Y167        LUT6 (Prop_lut6_I3_O)        0.045     2.507 r  keyboard_inst/green[3]_i_21/O
                         net (fo=4, routed)           0.086     2.594    VGA_inst/p_m_inst/ena_reg_29
    SLICE_X79Y167        LUT5 (Prop_lut5_I0_O)        0.045     2.639 r  VGA_inst/p_m_inst/green[3]_i_10/O
                         net (fo=2, routed)           0.249     2.887    VGA_inst/p_m_inst/green[3]_i_10_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I2_O)        0.045     2.932 r  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=2, routed)           0.185     3.118    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X80Y168        LUT6 (Prop_lut6_I3_O)        0.045     3.163 r  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.139     3.302    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X81Y169        LUT5 (Prop_lut5_I0_O)        0.045     3.347 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.347    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.933     0.935    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y169        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.202     1.137    
    SLICE_X81Y169        FDRE (Hold_fdre_C_D)         0.092     1.229    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.203ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.539%)  route 1.402ns (75.461%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.653     1.573    keyboard_inst/clk_100
    SLICE_X75Y173        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y173        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  keyboard_inst/note_reg[2]/Q
                         net (fo=62, routed)          0.286     2.000    keyboard_inst/note_reg_n_0_[2]
    SLICE_X74Y173        LUT6 (Prop_lut6_I0_O)        0.045     2.045 r  keyboard_inst/red[2]_i_89/O
                         net (fo=2, routed)           0.231     2.276    keyboard_inst/red[2]_i_89_n_0
    SLICE_X75Y171        LUT5 (Prop_lut5_I4_O)        0.045     2.321 r  keyboard_inst/red[2]_i_60/O
                         net (fo=3, routed)           0.286     2.608    VGA_inst/p_m_inst/hcount_reg[10]
    SLICE_X73Y175        LUT6 (Prop_lut6_I5_O)        0.045     2.653 r  VGA_inst/p_m_inst/red[2]_i_31/O
                         net (fo=1, routed)           0.231     2.883    VGA_inst/p_m_inst/red[2]_i_31_n_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I3_O)        0.045     2.928 r  VGA_inst/p_m_inst/red[2]_i_15/O
                         net (fo=1, routed)           0.145     3.073    VGA_inst/p_m_inst/red[2]_i_15_n_0
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.045     3.118 r  VGA_inst/p_m_inst/red[2]_i_8/O
                         net (fo=1, routed)           0.051     3.169    VGA_inst/p_m_inst/red[2]_i_8_n_0
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.045     3.214 r  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.172     3.386    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X72Y180        LUT5 (Prop_lut5_I2_O)        0.045     3.431 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.431    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.932     0.934    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y180        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.202     1.136    
    SLICE_X72Y180        FDRE (Hold_fdre_C_D)         0.092     1.228    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  2.203    





