// Seed: 3760407755
module module_0 #(
    parameter id_3 = 32'd20
) (
    input supply0 id_0,
    input supply0 id_1
);
  wire _id_3;
  wire [id_3 : id_3] id_4;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output logic id_2,
    output uwire id_3,
    input supply1 id_4,
    output supply1 id_5
);
  parameter id_7 = {1 - 1{1}};
  module_0 modCall_1 (
      id_4,
      id_1
  );
  wire id_8;
  ;
  initial begin : LABEL_0
    id_2 = id_1;
  end
  wire id_9;
  logic [1 : 1 'h0] id_10;
  ;
  initial begin : LABEL_1
    id_0 <= id_7;
  end
endmodule
