# üîí –î–æ—Å—Ç—É–ø –æ–≥—Ä–∞–Ω–∏—á–µ–Ω: Tier 5+ (Swarm Node)

## –°–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è ASIC/FPGA

–≠—Ç–∞ —Å—Ç—Ä–∞–Ω–∏—Ü–∞ —Å–æ–¥–µ—Ä–∂–∏—Ç –ø–æ–ª–Ω—É—é —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—é –æ–±–æ—Ä—É–¥–æ–≤–∞–Ω–∏—è –¥–ª—è Decima8.

### –ß—Ç–æ –≤–Ω—É—Ç—Ä–∏

- **ASIC Specification** ‚Äî –ø–æ–ª–Ω–∞—è —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è ASIC
- **FPGA Documentation** ‚Äî –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è –¥–ª—è —Ä–∞–∑–≤—ë—Ä—Ç—ã–≤–∞–Ω–∏—è –Ω–∞ FPGA
- **PCB Proto Guide** ‚Äî —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ –ø–æ —Å–æ–∑–¥–∞–Ω–∏—é –ø—Ä–æ—Ç–æ—Ç–∏–ø–∞ –Ω–∞ PCB
- **Timing Constraints** ‚Äî –≤—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏—è –¥–ª—è –≤—Å–µ—Ö —Ñ–∞–∑

### –≠—Ç–∞–ø—ã —Ñ–∏–Ω–∞–Ω—Å–∏—Ä–æ–≤–∞–Ω–∏—è

| –≠—Ç–∞–ø | –¶–µ–ª—å | –°—É–º–º–∞ | –°—Ç–∞—Ç—É—Å |
|------|------|-------|--------|
| 1 | –ü—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ RTL | $50,000 | üöß –í –ø—Ä–æ—Ü–µ—Å—Å–µ |
| 2 | FPGA –ü—Ä–æ—Ç–æ—Ç–∏–ø | $150,000 | ‚è≥ –û–∂–∏–¥–∞–µ—Ç |
| 3 | ASIC Tape-out | $2,000,000 | ‚è≥ –û–∂–∏–¥–∞–µ—Ç |

### –°–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è FPGA

| –ü–∞—Ä–∞–º–µ—Ç—Ä | –ó–Ω–∞—á–µ–Ω–∏–µ |
|----------|----------|
| Target FPGA | Xilinx Artix-7 / Kintex-7 |
| Logic Cells | ~50,000 |
| Block RAM | 4.5 Mb |
| DSP Slices | 240 |
| Max Frequency | 200 MHz (target) |

### –°–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è ASIC (–ø–ª–∞–Ω)

| –ü–∞—Ä–∞–º–µ—Ç—Ä | –ó–Ω–∞—á–µ–Ω–∏–µ |
|----------|----------|
| Process | TSMC 28nm (target) |
| Tile Count | 256 (16√ó16 array) |
| Power | <1W @ 100 MHz |
| Die Size | ~25 mm¬≤ (est.) |

### –¢—Ä–µ–±–æ–≤–∞–Ω–∏—è –∫ –¥–æ—Å—Ç—É–ø—É

| Tier | –î–æ—Å—Ç—É–ø |
|------|--------|
| Tier 3 (Industrialist) | ‚ùå –ù–µ–¥–æ—Å—Ç—É–ø–Ω–æ |
| Tier 4 (Swarm Founder) | ‚ùå –ù–µ–¥–æ—Å—Ç—É–ø–Ω–æ |
| Tier 5 (Swarm Node) | ‚úÖ –ü–æ–ª–Ω–∞—è —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è + –ª–∏—Ü–µ–Ω–∑–∏—è –Ω–∞ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—é |
| Tier 6 (High Council) | ‚úÖ –ø–æ–ª–Ω—ã–π –¥–æ—Å—Ç—É–ø + –¥–æ–ª—è –≤ IP |

### –õ–∏—Ü–µ–Ω–∑–∏—è –Ω–∞ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—é

**Tier 5** –ø–æ–ª—É—á–∞—é—Ç –ª–∏—Ü–µ–Ω–∑–∏—é –Ω–∞ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—é –ª–æ–≥–∏–∫–∏ Decima8 –≤ –∫–∞—Å—Ç–æ–º–Ω–æ–µ –∫—Ä–µ–º–Ω–∏–µ–≤–æ–µ –æ–±–æ—Ä—É–¥–æ–≤–∞–Ω–∏–µ:

- ‚úÖ –ü—Ä–∞–≤–æ –Ω–∞ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –≤ —Å–æ–±—Å—Ç–≤–µ–Ω–Ω—ã—Ö ASIC/FPGA
- ‚úÖ –ü—Ä–∞–≤–æ –Ω–∞ –º–æ–¥–∏—Ñ–∏–∫–∞—Ü–∏—é –¥–ª—è –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏
- ‚úÖ –ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç–Ω—ã–π –¥–æ—Å—Ç—É–ø –∫ –ø–µ—Ä–≤–æ–π –ø–∞—Ä—Ç–∏–∏ ASIC
- ‚ùå –ó–∞–ø—Ä–µ—â–µ–Ω–∞ –ø–µ—Ä–µ–¥–∞—á–∞ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏ —Ç—Ä–µ—Ç—å–∏–º –ª–∏—Ü–∞–º
- ‚ùå –ó–∞–ø—Ä–µ—â–µ–Ω–æ –∫–ª–æ–Ω–∏—Ä–æ–≤–∞–Ω–∏–µ –±–µ–∑ –ª–∏—Ü–µ–Ω–∑–∏–∏

### –ö–∞–∫ –ø–æ–ª—É—á–∏—Ç—å –¥–æ—Å—Ç—É–ø

1. –°—Ç–∞–Ω—å—Ç–µ —Å–ø–æ–Ω—Å–æ—Ä–æ–º —É—Ä–æ–≤–Ω—è **Tier 5 (Swarm Node)**
2. –ü–æ—Å–ª–µ –ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω–∏—è –æ–ø–ª–∞—Ç—ã –≤—ã –ø–æ–ª—É—á–∏—Ç–µ:
   - –ü–æ–ª–Ω—É—é —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—é ASIC/FPGA
   - –õ–∏—Ü–µ–Ω–∑–∏—é –Ω–∞ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—é
   - –î–æ—Å—Ç—É–ø –∫ –∑–∞–∫—Ä—ã—Ç–æ–º—É —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏—é RTL

---

## –°—Å—ã–ª–∫–∏

- [Boosty: Intent-Garden](https://boosty.to/intentgarden)
- [Intent-Garden Support](https://intent-garden.org/support.html)
- [–ò–µ—Ä–∞—Ä—Ö–∏—è –°–≤–∞—Ä–º–∞](../spec/hierarchy.md)
- [–§–æ–Ω–¥ ASIC](../support/asic_fund.md)

---

**Bake the Future. Build the Substrate.** üõ†Ô∏è‚ö°Ô∏è
