# do soc_system_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib soc_system
# ** Warning: (vlib-34) Library already exists at "soc_system".
# vmap soc_system soc_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap soc_system soc_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/soc_system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:50 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/soc_system.v 
# -- Compiling module soc_system
# 
# Top level modules:
# 	soc_system
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 
# -- Compiling module soc_system_mm_interconnect_0
# 
# Top level modules:
# 	soc_system_mm_interconnect_0
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module soc_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_avalon_st_adapter
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0.v 
# -- Compiling module soc_system_hps_0
# 
# Top level modules:
# 	soc_system_hps_0
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 
# -- Compiling module soc_system_hps_0_hps_io
# 
# Top level modules:
# 	soc_system_hps_0_hps_io
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:40:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:51 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system_top.sv 
# -- Compiling module soc_system_top
# 
# Top level modules:
# 	soc_system_top
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv 
# -- Compiling module soc_system_irq_mapper
# 
# Top level modules:
# 	soc_system_irq_mapper
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:40:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:52 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module soc_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_rsp_mux
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module soc_system_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_rsp_demux
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module soc_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_cmd_mux
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module soc_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_cmd_demux
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:40:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:53 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 
# -- Compiling module soc_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module soc_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_router_002
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 
# -- Compiling module soc_system_mm_interconnect_0_router_default_decode
# -- Compiling module soc_system_mm_interconnect_0_router
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_router
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv 
# -- Compiling module vga_ball
# -- Compiling module clockdiv
# -- Compiling module dosomething
# -- Compiling module chipselect
# -- Compiling module toADC
# -- Compiling module fromADC
# -- Compiling module trackTrig
# -- Compiling module sendData
# -- Compiling module hex7seg
# -- Compiling module hex7edge
# -- Compiling module bin2dec
# -- Compiling module vga_counters
# -- Compiling module mouse
# -- Compiling module plus
# -- Compiling module minus
# -- Compiling module T
# -- Compiling module R
# -- Compiling module zero
# -- Compiling module one
# -- Compiling module two
# -- Compiling module th
# -- Compiling module memory
# 
# Top level modules:
# 	vga_ball
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:40:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:54 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 
# -- Compiling module soc_system_hps_0_hps_io_border
# 
# Top level modules:
# 	soc_system_hps_0_hps_io_border
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -sv -work soc_system "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 
# -- Compiling module soc_system_hps_0_fpga_interfaces
# 
# Top level modules:
# 	soc_system_hps_0_fpga_interfaces
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim {/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:55 on May 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim" /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v 
# -- Compiling module tb14
# 
# Top level modules:
# 	tb14
# End time: 21:40:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L soc_system -voptargs="+acc"  tb14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L soc_system -voptargs=""+acc"" tb14 
# Start time: 21:40:55 on May 14,2019
# Loading work.tb14
# Loading sv_std.std
# Loading soc_system.vga_ball
# Loading soc_system.mouse
# Loading soc_system.plus
# Loading soc_system.minus
# Loading soc_system.T
# Loading soc_system.R
# Loading soc_system.zero
# Loading soc_system.one
# Loading soc_system.th
# Loading soc_system.two
# Loading soc_system.memory
# Loading soc_system.vga_counters
# Loading soc_system.clockdiv
# Loading soc_system.dosomething
# Loading soc_system.chipselect
# Loading soc_system.toADC
# Loading soc_system.fromADC
# Loading soc_system.trackTrig
# Loading soc_system.sendData
# Loading soc_system.bin2dec
# Loading soc_system.hex7seg
# Loading soc_system.hex7edge
# ** Warning: (vsim-3017) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Too few port connections. Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'writedata'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'write'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'chipselect'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'address'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_BLANK_n'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_SYNC_n'.
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(415): [PCDPC] - Port size (4) does not match connection size (12) for port 'in'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h0 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(415): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h0 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(416): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(707).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h1 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(417): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h2 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(418): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h3 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(419): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h4 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(420): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h5 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
#               600000<< Simulation Complete >>
# ** Note: $stop    : /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(54)
#    Time: 600 us  Iteration: 0  Instance: /tb14
# Break in Module tb14 at /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v line 54
add wave -position insertpoint sim:/tb14/Test1/data4mADC/*
add wave -position insertpoint sim:/tb14/Test1/m1/*
add wave -position insertpoint sim:/tb14/Test1/m2/*
add wave -position insertpoint sim:/tb14/Test1/trigSig/*
add wave -position insertpoint sim:/tb14/Test1/send2vga/*
add wave -position insertpoint  \
sim:/tb14/Test1/a_input
add wave -position insertpoint  \
sim:/tb14/Test1/sample
restart -f
# ** Warning: (vsim-3017) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Too few port connections. Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'writedata'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'write'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'chipselect'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'address'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_BLANK_n'.
# ** Warning: (vsim-3722) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(22): [TFMPC] - Missing connection for port 'VGA_SYNC_n'.
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(415): [PCDPC] - Port size (4) does not match connection size (12) for port 'in'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h0 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(415): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h0 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(416): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(707).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h1 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(417): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h2 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(418): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h3 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(419): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h4 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
# ** Warning: (vsim-3015) /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(420): [PCDPC] - Port size (8) does not match connection size (7) for port 'out'. The port definition is at: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv(674).
#    Time: 0 ps  Iteration: 0  Instance: /tb14/Test1/h5 File: /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/soc_system/synthesis/submodules/vga_ball.sv
run -all
#                    0 << Starting Simulation >> 
#               600000<< Simulation Complete >>
# ** Note: $stop    : /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v(54)
#    Time: 600 us  Iteration: 0  Instance: /tb14
# Break in Module tb14 at /homes/user/stud/fall17/ibk2110/scope_mouse/project_hw/simulation/modelsim/tb14.v line 54
