	component Nios_SDRAM_COM is
		port (
			clk_clk                  : in  std_logic                     := 'X';             -- clk
			clock_bridge_out_clk_clk : out std_logic;                                        -- clk
			events_export            : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			input_data_export        : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			output_address_export    : out std_logic_vector(19 downto 0);                    -- export
			reset_reset_n            : in  std_logic                     := 'X'              -- reset_n
		);
	end component Nios_SDRAM_COM;

