Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:641]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.InstMem_rom
Compiling module xil_defaultlib.InstMem_dist_mem_gen_v8_0_13_syn...
Compiling module xil_defaultlib.InstMem_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.RAM128X1D_HD1
Compiling module xil_defaultlib.RAM128X1D_HD2
Compiling module xil_defaultlib.RAM128X1D_HD3
Compiling module xil_defaultlib.RAM128X1D_HD4
Compiling module xil_defaultlib.RAM128X1D_HD5
Compiling module xil_defaultlib.RAM128X1D_HD6
Compiling module xil_defaultlib.RAM128X1D_HD7
Compiling module xil_defaultlib.RAM128X1D_HD8
Compiling module xil_defaultlib.RAM128X1D_HD9
Compiling module xil_defaultlib.RAM128X1D_HD10
Compiling module xil_defaultlib.RAM128X1D_HD11
Compiling module xil_defaultlib.RAM128X1D_HD12
Compiling module xil_defaultlib.RAM128X1D_HD13
Compiling module xil_defaultlib.RAM128X1D_HD14
Compiling module xil_defaultlib.RAM128X1D_HD15
Compiling module xil_defaultlib.RAM128X1D_HD16
Compiling module xil_defaultlib.RAM128X1D_HD17
Compiling module xil_defaultlib.RAM128X1D_HD18
Compiling module xil_defaultlib.RAM128X1D_HD19
Compiling module xil_defaultlib.RAM128X1D_HD20
Compiling module xil_defaultlib.RAM128X1D_HD21
Compiling module xil_defaultlib.RAM128X1D_HD22
Compiling module xil_defaultlib.RAM128X1D_HD23
Compiling module xil_defaultlib.RAM128X1D_HD24
Compiling module xil_defaultlib.RAM128X1D_HD25
Compiling module xil_defaultlib.RAM128X1D_HD26
Compiling module xil_defaultlib.RAM128X1D_HD27
Compiling module xil_defaultlib.RAM128X1D_HD28
Compiling module xil_defaultlib.RAM128X1D_HD29
Compiling module xil_defaultlib.RAM128X1D_HD30
Compiling module xil_defaultlib.RAM128X1D_HD31
Compiling module xil_defaultlib.RAM128X1D_HD32
Compiling module xil_defaultlib.RAM128X1D_HD33
Compiling module xil_defaultlib.RAM128X1D_HD34
Compiling module xil_defaultlib.RAM128X1D_HD35
Compiling module xil_defaultlib.RAM128X1D_HD36
Compiling module xil_defaultlib.RAM128X1D_HD37
Compiling module xil_defaultlib.RAM128X1D_HD38
Compiling module xil_defaultlib.RAM128X1D_HD39
Compiling module xil_defaultlib.RAM128X1D_HD40
Compiling module xil_defaultlib.RAM128X1D_HD41
Compiling module xil_defaultlib.RAM128X1D_HD42
Compiling module xil_defaultlib.RAM128X1D_HD43
Compiling module xil_defaultlib.RAM128X1D_HD44
Compiling module xil_defaultlib.RAM128X1D_HD45
Compiling module xil_defaultlib.RAM128X1D_HD46
Compiling module xil_defaultlib.RAM128X1D_HD47
Compiling module xil_defaultlib.RAM128X1D_HD48
Compiling module xil_defaultlib.RAM128X1D_HD49
Compiling module xil_defaultlib.RAM128X1D_HD50
Compiling module xil_defaultlib.RAM128X1D_HD51
Compiling module xil_defaultlib.RAM128X1D_HD52
Compiling module xil_defaultlib.RAM128X1D_HD53
Compiling module xil_defaultlib.RAM128X1D_HD54
Compiling module xil_defaultlib.RAM128X1D_HD55
Compiling module xil_defaultlib.RAM128X1D_HD56
Compiling module xil_defaultlib.RAM128X1D_HD57
Compiling module xil_defaultlib.RAM128X1D_HD58
Compiling module xil_defaultlib.RAM128X1D_HD59
Compiling module xil_defaultlib.RAM128X1D_HD60
Compiling module xil_defaultlib.RAM128X1D_HD61
Compiling module xil_defaultlib.RAM128X1D_HD62
Compiling module xil_defaultlib.RAM128X1D_HD63
Compiling module xil_defaultlib.DataMem_dpram
Compiling module xil_defaultlib.DataMem_dist_mem_gen_v8_0_13_syn...
Compiling module xil_defaultlib.DataMem_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_time_synth
