

================================================================
== Vitis HLS Report for 'xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:24 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.133 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2089092|  2089092| 13.928 ms | 13.928 ms |  2089092|  2089092|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363  |ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s  |     1925|     1925| 12.834 us | 12.834 us |  1925|  1925|   none   |
        |grp_xFFindMaxRad1_ap_int_32_s_fu_400                    |xFFindMaxRad1_ap_int_32_s                    |        0|        0|    0 ns   |    0 ns   |     1|     1| function |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_first_Row  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop         |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        |- Clear_Row_Loop   |     1920|     1920|         1|          1|          1|  1920|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     514|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     540|     733|    -|
|Memory           |       12|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     518|    -|
|Register         |        -|     -|     543|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    1083|    1765|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363  |ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s  |        0|   0|  540|  647|    0|
    |grp_xFFindMaxRad1_ap_int_32_s_fu_400                    |xFFindMaxRad1_ap_int_32_s                    |        0|   0|    0|   86|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   0|  540|  733|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_0_V_U  |xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |buf_1_V_U  |xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |buf_2_V_U  |xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                              |       12|  0|   0|    0|  5760|   96|     3|       184320|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_5_fu_786_p2             |     +    |   0|  0|  20|          13|           1|
    |add_ln695_6_fu_806_p2             |     +    |   0|  0|  20|          13|           1|
    |add_ln695_7_fu_817_p2             |     +    |   0|  0|  18|          11|           1|
    |add_ln695_fu_489_p2               |     +    |   0|  0|  18|          11|           1|
    |write_index_3_fu_755_p2           |     +    |   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7                   |    and   |   0|  0|   2|           1|           1|
    |grp_fu_427_p2                     |   icmp   |   0|  0|  13|          13|           1|
    |grp_fu_433_p2                     |   icmp   |   0|  0|  13|          13|           1|
    |grp_fu_439_p2                     |   icmp   |   0|  0|  13|          13|           2|
    |icmp_ln167_fu_484_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln205_fu_705_p2              |   icmp   |   0|  0|  13|          13|           1|
    |icmp_ln256_fu_812_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln874_3_fu_792_p2            |   icmp   |   0|  0|  13|          13|           2|
    |icmp_ln882_fu_513_p2              |   icmp   |   0|  0|  13|          13|          13|
    |or_ln1353_1_fu_868_p2             |    or    |   0|  0|   8|           8|           8|
    |or_ln1353_fu_749_p2               |    or    |   0|  0|   8|           8|           8|
    |or_ln183_fu_550_p2                |    or    |   0|  0|   2|           1|           1|
    |or_ln237_fu_603_p2                |    or    |   0|  0|   2|           1|           1|
    |select_ln183_1_fu_556_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln183_2_fu_565_p3          |  select  |   0|  0|   3|           1|           1|
    |select_ln183_3_fu_573_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln183_4_fu_582_p3          |  select  |   0|  0|   2|           1|           1|
    |select_ln183_5_fu_590_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln183_fu_542_p3            |  select  |   0|  0|   3|           1|           3|
    |select_ln191_1_fu_526_p3          |  select  |   0|  0|   2|           1|           1|
    |select_ln191_2_fu_534_p3          |  select  |   0|  0|   3|           1|           3|
    |select_ln191_fu_518_p3            |  select  |   0|  0|   2|           1|           1|
    |select_ln229_fu_798_p3            |  select  |   0|  0|  13|           1|           1|
    |select_ln237_1_fu_617_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln237_2_fu_625_p3          |  select  |   0|  0|   3|           1|           1|
    |select_ln237_3_fu_633_p3          |  select  |   0|  0|   2|           1|           1|
    |select_ln237_4_fu_641_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln237_5_fu_649_p3          |  select  |   0|  0|   2|           1|           1|
    |select_ln237_6_fu_657_p3          |  select  |   0|  0|   3|           1|           3|
    |select_ln237_7_fu_665_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln237_fu_609_p3            |  select  |   0|  0|   3|           1|           3|
    |select_ln304_fu_711_p3            |  select  |   0|  0|   2|           1|           2|
    |select_ln550_1_fu_846_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln550_fu_727_p3            |  select  |   0|  0|   8|           1|           8|
    |shl_ln785_1_fu_858_p2             |    shl   |   0|  0|  97|          32|          32|
    |shl_ln785_fu_739_p2               |    shl   |   0|  0|  97|          32|          32|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 514|         258|         216|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                                | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Array_V_0_1_fu_118                                                  |   9|          2|    8|         16|
    |P0_V_1_reg_339                                                      |   9|          2|    8|         16|
    |ap_NS_fsm                                                           |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                                             |  15|          3|    1|          3|
    |buf_0_V_address1                                                    |  21|          4|   11|         44|
    |buf_0_V_ce0                                                         |   9|          2|    1|          2|
    |buf_0_V_ce1                                                         |  15|          3|    1|          3|
    |buf_0_V_d1                                                          |  15|          3|   32|         96|
    |buf_0_V_we1                                                         |  15|          3|    1|          3|
    |buf_1_V_address1                                                    |  21|          4|   11|         44|
    |buf_1_V_ce0                                                         |   9|          2|    1|          2|
    |buf_1_V_ce1                                                         |  15|          3|    1|          3|
    |buf_1_V_d1                                                          |  21|          4|   32|        128|
    |buf_1_V_we1                                                         |  15|          3|    1|          3|
    |buf_2_V_address1                                                    |  15|          3|   11|         33|
    |buf_2_V_ce0                                                         |   9|          2|    1|          2|
    |buf_2_V_ce1                                                         |  15|          3|    1|          3|
    |buf_2_V_d1                                                          |  15|          3|   32|         96|
    |buf_2_V_we1                                                         |  15|          3|    1|          3|
    |empty_63_reg_352                                                    |   9|          2|   11|         22|
    |empty_reg_282                                                       |   9|          2|   13|         26|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom       |  15|          3|    2|          6|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset  |  15|          3|    1|          3|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid          |  15|          3|    2|          6|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10     |  15|          3|    8|         24|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp           |  15|          3|    2|          6|
    |out_harris_mat_420_blk_n                                            |   9|          2|    1|          2|
    |out_harris_mat_420_din                                              |  15|          3|    8|         24|
    |out_harris_mat_420_write                                            |  15|          3|    1|          3|
    |read_index_0_reg_272                                                |   9|          2|   32|         64|
    |read_index_reg_213                                                  |   9|          2|   11|         22|
    |row_ind_V_reg_294                                                   |   9|          2|   13|         26|
    |shift_0_fu_110                                                      |   9|          2|   16|         32|
    |thresh_48_blk_n                                                     |   9|          2|    1|          2|
    |thresh_48_read                                                      |  15|          3|    1|          3|
    |write_index_2_fu_114                                                |  15|          3|   32|         96|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                               | 518|        107|  311|        879|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Array_V_0_1_fu_118                                                   |   8|   0|    8|          0|
    |P0_V_0_reg_260                                                       |   8|   0|    8|          0|
    |P0_V_1_reg_339                                                       |   8|   0|    8|          0|
    |add_ln695_6_reg_1013                                                 |  13|   0|   13|          0|
    |ap_CS_fsm                                                            |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                              |   1|   0|    1|          0|
    |bottom_V_reg_328                                                     |   2|   0|    2|          0|
    |conv3_i_i325_reg_886                                                 |  11|   0|   32|         21|
    |empty_63_reg_352                                                     |  11|   0|   11|          0|
    |empty_reg_282                                                        |  13|   0|   13|          0|
    |grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln167_reg_891                                                   |   1|   0|    1|          0|
    |icmp_ln205_reg_999                                                   |   1|   0|    1|          0|
    |l00_buf_V_2_0_reg_248                                                |  32|   0|   32|          0|
    |l00_buf_V_2_reg_984                                                  |  32|   0|   32|          0|
    |l10_buf_V_2_0_reg_236                                                |  32|   0|   32|          0|
    |l10_buf_V_2_reg_989                                                  |  32|   0|   32|          0|
    |l20_buf_V_2_0_reg_224                                                |  32|   0|   32|          0|
    |l20_buf_V_2_reg_994                                                  |  32|   0|   32|          0|
    |mid_V_reg_317                                                        |   2|   0|    2|          0|
    |or_ln1353_1_reg_1026                                                 |   8|   0|    8|          0|
    |or_ln1353_reg_1003                                                   |   8|   0|    8|          0|
    |read_index_0_reg_272                                                 |  32|   0|   32|          0|
    |read_index_1_reg_979                                                 |  32|   0|   32|          0|
    |read_index_reg_213                                                   |  11|   0|   11|          0|
    |reg_465                                                              |  16|   0|   16|          0|
    |reg_470                                                              |  32|   0|   32|          0|
    |reg_475                                                              |   8|   0|    8|          0|
    |row_ind_V_reg_294                                                    |  13|   0|   13|          0|
    |select_ln183_1_reg_941                                               |   2|   0|    2|          0|
    |select_ln183_3_reg_947                                               |   2|   0|    2|          0|
    |select_ln183_5_reg_953                                               |   2|   0|    2|          0|
    |select_ln229_reg_1008                                                |  13|   0|   13|          0|
    |select_ln237_1_reg_959                                               |   2|   0|    2|          0|
    |select_ln237_4_reg_964                                               |   2|   0|    2|          0|
    |select_ln237_7_reg_969                                               |   2|   0|    2|          0|
    |shift_0_fu_110                                                       |  16|   0|   16|          0|
    |tp_V_reg_306                                                         |   2|   0|    2|          0|
    |trunc_ln882_reg_932                                                  |   2|   0|    2|          0|
    |write_index_2_fu_114                                                 |  32|   0|   32|          0|
    |zext_ln178_reg_927                                                   |  11|   0|   13|          2|
    |zext_ln538_reg_900                                                   |  11|   0|   64|         53|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 543|   0|  619|         76|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> | return value |
|thresh_48_dout             |  in |   32|   ap_fifo  |                           thresh_48                          |    pointer   |
|thresh_48_empty_n          |  in |    1|   ap_fifo  |                           thresh_48                          |    pointer   |
|thresh_48_read             | out |    1|   ap_fifo  |                           thresh_48                          |    pointer   |
|out_harris_mat_420_din     | out |    8|   ap_fifo  |                      out_harris_mat_420                      |    pointer   |
|out_harris_mat_420_full_n  |  in |    1|   ap_fifo  |                      out_harris_mat_420                      |    pointer   |
|out_harris_mat_420_write   | out |    1|   ap_fifo  |                      out_harris_mat_420                      |    pointer   |
|img_height                 |  in |   11|   ap_none  |                          img_height                          |    scalar    |
|img_width                  |  in |   11|   ap_none  |                           img_width                          |    scalar    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 9 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 15 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height"   --->   Operation 16 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%buf_0_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 17 'alloca' 'buf_0_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%buf_1_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 18 'alloca' 'buf_1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%buf_2_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 19 'alloca' 'buf_2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln160 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 20 'specmemcore' 'specmemcore_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i_i325 = zext i11 %img_width_read"   --->   Operation 21 'zext' 'conv3_i_i325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%br_ln167 = br void %bb402" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 22 'br' 'br_ln167' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%read_index = phi i11, void %arrayctor.loop, i11 %add_ln695, void %bb402.split"   --->   Operation 23 'phi' 'read_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.94ns)   --->   "%icmp_ln167 = icmp_eq  i11 %read_index, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 24 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %read_index, i11"   --->   Operation 25 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %bb402.split, void %._crit_edge307.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 26 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %read_index"   --->   Operation 27 'zext' 'zext_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i32 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 28 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_0_V_addr"   --->   Operation 29 'store' 'store_ln324' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln538 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18"   --->   Operation 30 'specpipeline' 'specpipeline_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln538 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 32 'specloopname' 'specloopname_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.83ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %thresh_48" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_V' <Predicate = (!icmp_ln167)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i32 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 34 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 35 'store' 'store_ln324' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb402"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.67>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shift_0 = alloca i32"   --->   Operation 37 'alloca' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%write_index_2 = alloca i32"   --->   Operation 38 'alloca' 'write_index_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%Array_V_0_1 = alloca i32"   --->   Operation 39 'alloca' 'Array_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 40 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln178 = store i32, i32 %write_index_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 41 'store' 'store_ln178' <Predicate = true> <Delay = 0.67>
ST_4 : Operation 42 [1/1] (0.65ns)   --->   "%store_ln178 = store i16, i16 %shift_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 42 'store' 'store_ln178' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%br_ln178 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 43 'br' 'br_ln178' <Predicate = true> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.78>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%l20_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l20_buf_V_2, void %bb401._crit_edge"   --->   Operation 44 'phi' 'l20_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%l10_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l10_buf_V_2, void %bb401._crit_edge"   --->   Operation 45 'phi' 'l10_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%l00_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l00_buf_V_2, void %bb401._crit_edge"   --->   Operation 46 'phi' 'l00_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%P0_V_0 = phi i8, void %._crit_edge307.loopexit, i8 %P0_V_1, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 47 'phi' 'P0_V_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%read_index_0 = phi i32 %conv3_i_i325, void %._crit_edge307.loopexit, i32 %read_index_1, void %bb401._crit_edge"   --->   Operation 48 'phi' 'read_index_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty = phi i13, void %._crit_edge307.loopexit, i13 %add_ln695_6, void %bb401._crit_edge"   --->   Operation 49 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13, void %._crit_edge307.loopexit, i13 %select_ln229, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229]   --->   Operation 50 'phi' 'row_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tp_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_5, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 51 'phi' 'tp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%mid_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_3, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 52 'phi' 'mid_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bottom_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_1, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 53 'phi' 'bottom_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln882 = trunc i13 %row_ind_V"   --->   Operation 54 'trunc' 'trunc_ln882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.00ns)   --->   "%icmp_ln882 = icmp_ult  i13 %empty, i13 %zext_ln178"   --->   Operation 55 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln882, void %._crit_edge221.loopexit_ifconv, void %.split_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 56 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shift_0_load_1 = load i16 %shift_0, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 57 'load' 'shift_0_load_1' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%write_index_2_load = load i32 %write_index_2, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 58 'load' 'write_index_2_load' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%Array_V_0_1_load = load i8 %Array_V_0_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 59 'load' 'Array_V_0_1_load' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.00ns)   --->   "%icmp_ln874 = icmp_eq  i13 %row_ind_V, i13"   --->   Operation 60 'icmp' 'icmp_ln874' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_1)   --->   "%select_ln191 = select i1 %icmp_ln874, i2, i2 %bottom_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 61 'select' 'select_ln191' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln191_1 = select i1 %icmp_ln874, i2, i2 %mid_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 62 'select' 'select_ln191_1' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_5)   --->   "%select_ln191_2 = select i1 %icmp_ln874, i2, i2 %tp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 63 'select' 'select_ln191_2' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.00ns)   --->   "%icmp_ln183 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 64 'icmp' 'icmp_ln183' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.00ns)   --->   "%icmp_ln183_1 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 65 'icmp' 'icmp_ln183_1' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_1)   --->   "%select_ln183 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 66 'select' 'select_ln183' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.28ns)   --->   "%or_ln183 = or i1 %icmp_ln183_1, i1 %icmp_ln183" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 67 'or' 'or_ln183' <Predicate = (icmp_ln882)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_1 = select i1 %or_ln183, i2 %select_ln183, i2 %select_ln191" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 68 'select' 'select_ln183_1' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln183_2 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 69 'select' 'select_ln183_2' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_3 = select i1 %or_ln183, i2 %select_ln183_2, i2 %select_ln191_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 70 'select' 'select_ln183_3' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_5)   --->   "%select_ln183_4 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 71 'select' 'select_ln183_4' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_5 = select i1 %or_ln183, i2 %select_ln183_4, i2 %select_ln191_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 72 'select' 'select_ln183_5' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (1.31ns)   --->   "%call_ret = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load, i8, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load_1, i2 %select_ln183_5, i2 %select_ln183_3, i2 %select_ln183_1, i1, i32 %read_index_0, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 73 'call' 'call_ret' <Predicate = (icmp_ln882)> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (1.00ns)   --->   "%icmp_ln237 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 74 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.00ns)   --->   "%icmp_ln237_1 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 75 'icmp' 'icmp_ln237_1' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln237_2 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 76 'icmp' 'icmp_ln237_2' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_1)   --->   "%zext_ln237 = zext i1 %icmp_ln237_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 77 'zext' 'zext_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.28ns)   --->   "%or_ln237 = or i1 %icmp_ln237_2, i1 %icmp_ln237_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 78 'or' 'or_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_1)   --->   "%select_ln237 = select i1 %icmp_ln237, i2, i2 %mid_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 79 'select' 'select_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_1 = select i1 %or_ln237, i2 %zext_ln237, i2 %select_ln237" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 80 'select' 'select_ln237_1' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_4)   --->   "%select_ln237_2 = select i1 %icmp_ln237_2, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 81 'select' 'select_ln237_2' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_4)   --->   "%select_ln237_3 = select i1 %icmp_ln237, i2, i2 %tp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 82 'select' 'select_ln237_3' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_4 = select i1 %or_ln237, i2 %select_ln237_2, i2 %select_ln237_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 83 'select' 'select_ln237_4' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_7)   --->   "%select_ln237_5 = select i1 %icmp_ln237, i2, i2 %bottom_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 84 'select' 'select_ln237_5' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_7)   --->   "%select_ln237_6 = select i1 %icmp_ln237_2, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 85 'select' 'select_ln237_6' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_7 = select i1 %or_ln237, i2 %select_ln237_6, i2 %select_ln237_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 86 'select' 'select_ln237_7' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.65ns)   --->   "%br_ln256 = br void %bb399" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 87 'br' 'br_ln256' <Predicate = (!icmp_ln882)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 3.22>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 89 'specloopname' 'specloopname_ln1620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "%call_ret = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load, i8, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load_1, i2 %select_ln183_5, i2 %select_ln183_3, i2 %select_ln183_1, i1, i32 %read_index_0, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%P0_V = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 91 'extractvalue' 'P0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%shift_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 92 'extractvalue' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%read_index_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 93 'extractvalue' 'read_index_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%write_index = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 94 'extractvalue' 'write_index' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%l00_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 95 'extractvalue' 'l00_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%l10_buf_V_0 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 96 'extractvalue' 'l10_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%l10_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 97 'extractvalue' 'l10_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%l20_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 98 'extractvalue' 'l20_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%l00_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 99 'extractvalue' 'l00_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%l10_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 100 'extractvalue' 'l10_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%l20_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 101 'extractvalue' 'l20_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%Array_V_0 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 102 'extractvalue' 'Array_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.00ns)   --->   "%icmp_ln205 = icmp_eq  i13 %empty, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 103 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit315314, void %.split_ifconv.bb401._crit_edge_crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 104 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.93ns)   --->   "%Max_2 = call i1 @xFFindMaxRad1<ap_int<32> >, i32 %l00_buf_V_1, i32 %l10_buf_V_0, i32 %l10_buf_V_1, i32, i32 %l20_buf_V_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:214]   --->   Operation 105 'call' 'Max_2' <Predicate = (!icmp_ln205)> <Delay = 1.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [1/1] (0.17ns)   --->   "%select_ln304 = select i1 %Max_2, i8, i8"   --->   Operation 106 'select' 'select_ln304' <Predicate = (!icmp_ln205)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %shift_1, i3"   --->   Operation 107 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%select_ln550 = select i1 %Max_2, i32, i32"   --->   Operation 108 'select' 'select_ln550' <Predicate = (!icmp_ln205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i19 %shl_ln"   --->   Operation 109 'zext' 'zext_ln550' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %select_ln550, i32 %zext_ln550"   --->   Operation 110 'shl' 'shl_ln785' <Predicate = (!icmp_ln205)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%trunc_ln785 = trunc i32 %shl_ln785"   --->   Operation 111 'trunc' 'trunc_ln785' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353 = or i8 %trunc_ln785, i8 %P0_V"   --->   Operation 112 'or' 'or_ln1353' <Predicate = (!icmp_ln205)> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.01ns)   --->   "%write_index_3 = add i32, i32 %write_index" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:224]   --->   Operation 113 'add' 'write_index_3' <Predicate = (!icmp_ln205)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.65ns)   --->   "%store_ln227 = store i8 %select_ln304, i8 %Array_V_0_1, i8 %Array_V_0_1_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 114 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln227 = store i32 %write_index_3, i32 %write_index_2, void %store_ln178, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 115 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.67>
ST_6 : Operation 116 [1/1] (0.65ns)   --->   "%store_ln205 = store i8 %Array_V_0, i8 %Array_V_0_1, i8 %Array_V_0_1_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 116 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln205 = store i32 %write_index, i32 %write_index_2, void %store_ln178, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 117 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.67>
ST_6 : Operation 118 [1/1] (0.65ns)   --->   "%store_ln205 = store i16 %shift_1, i16 %shift_0, void %store_ln178, i16 %shift_0_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 118 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 119 [1/1] (0.65ns)   --->   "%br_ln205 = br void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 119 'br' 'br_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>

State 7 <SV = 5> <Delay = 2.13>
ST_7 : Operation 120 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353, i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 120 'write' 'write_ln167' <Predicate = (!icmp_ln205)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (0.65ns)   --->   "%store_ln227 = store i16, i16 %shift_0, void %store_ln178, i16 %shift_0_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 121 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_7 : Operation 122 [1/1] (0.65ns)   --->   "%br_ln227 = br void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 122 'br' 'br_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_7 : Operation 123 [1/1] (0.82ns)   --->   "%add_ln695_5 = add i13 %row_ind_V, i13"   --->   Operation 123 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.00ns)   --->   "%icmp_ln874_3 = icmp_eq  i13 %add_ln695_5, i13"   --->   Operation 124 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.30ns)   --->   "%select_ln229 = select i1 %icmp_ln874_3, i13, i13 %add_ln695_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229]   --->   Operation 125 'select' 'select_ln229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.82ns)   --->   "%add_ln695_6 = add i13 %empty, i13"   --->   Operation 126 'add' 'add_ln695_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%P0_V_1 = phi i8 %P0_V, void %.split_ifconv.bb401._crit_edge_crit_edge, i8, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit315314"   --->   Operation 127 'phi' 'P0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.46>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_63 = phi i11, void %._crit_edge221.loopexit_ifconv, i11 %add_ln695_7, void %bb399.split86"   --->   Operation 129 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.94ns)   --->   "%icmp_ln256 = icmp_eq  i11 %empty_63, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 130 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.79ns)   --->   "%add_ln695_7 = add i11 %empty_63, i11"   --->   Operation 131 'add' 'add_ln695_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %bb399.split, void %._crit_edge.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 132 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln538 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18"   --->   Operation 133 'specpipeline' 'specpipeline_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln538 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 135 'specloopname' 'specloopname_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i11 %empty_63"   --->   Operation 136 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i32 %buf_0_V, i64, i64 %zext_ln538_2"   --->   Operation 137 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i32 %buf_1_V, i64, i64 %zext_ln538_2"   --->   Operation 138 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i32 %buf_2_V, i64, i64 %zext_ln538_2"   --->   Operation 139 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %select_ln237_7, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 140 'switch' 'switch_ln324' <Predicate = (!icmp_ln256)> <Delay = 0.58>
ST_9 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_1_V_addr_2"   --->   Operation 141 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 142 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 1)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_0_V_addr_2"   --->   Operation 143 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 144 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 0)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_2_V_addr"   --->   Operation 145 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 != 0 & select_ln237_7 != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 146 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 != 0 & select_ln237_7 != 1)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb399"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.31>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%shift_0_load = load i16 %shift_0, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 148 'load' 'shift_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%write_index_2_load_1 = load i32 %write_index_2, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 149 'load' 'write_index_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%Array_V_0_1_load_1 = load i8 %Array_V_0_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 150 'load' 'Array_V_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (1.31ns)   --->   "%call_ret1 = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load_1, i8 %P0_V_0, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load, i2 %select_ln237_4, i2 %select_ln237_1, i2 %select_ln237_7, i1, i32 %read_index_0, i32 %write_index_2_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 151 'call' 'call_ret1' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 3.14>
ST_11 : Operation 152 [1/2] (0.00ns)   --->   "%call_ret1 = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load_1, i8 %P0_V_0, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load, i2 %select_ln237_4, i2 %select_ln237_1, i2 %select_ln237_7, i1, i32 %read_index_0, i32 %write_index_2_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 152 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%P0_V_2 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 153 'extractvalue' 'P0_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shift = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 154 'extractvalue' 'shift' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%l00_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 155 'extractvalue' 'l00_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%l10_buf_V_0_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 156 'extractvalue' 'l10_buf_V_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%l10_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 157 'extractvalue' 'l10_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%l20_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 158 'extractvalue' 'l20_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.93ns)   --->   "%Max = call i1 @xFFindMaxRad1<ap_int<32> >, i32 %l00_buf_V_1_1, i32 %l10_buf_V_0_1, i32 %l10_buf_V_1_1, i32, i32 %l20_buf_V_1_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:276]   --->   Operation 159 'call' 'Max' <Predicate = true> <Delay = 1.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shl_ln1349_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %shift, i3"   --->   Operation 160 'bitconcatenate' 'shl_ln1349_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%select_ln550_1 = select i1 %Max, i32, i32"   --->   Operation 161 'select' 'select_ln550_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%zext_ln550_1 = zext i19 %shl_ln1349_1"   --->   Operation 162 'zext' 'zext_ln550_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shl_ln785_1 = shl i32 %select_ln550_1, i32 %zext_ln550_1"   --->   Operation 163 'shl' 'shl_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%trunc_ln785_1 = trunc i32 %shl_ln785_1"   --->   Operation 164 'trunc' 'trunc_ln785_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353_1 = or i8 %trunc_ln785_1, i8 %P0_V_2"   --->   Operation 165 'or' 'or_ln1353_1' <Predicate = true> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 1.83>
ST_12 : Operation 166 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353_1, i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 166 'write' 'write_ln167' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln285 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:285]   --->   Operation 167 'ret' 'ret_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ thresh_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_harris_mat_420]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
img_width_read           (read             ) [ 0011111111110]
img_height_read          (read             ) [ 0011100000000]
buf_0_V                  (alloca           ) [ 0011111111110]
buf_1_V                  (alloca           ) [ 0011111111110]
buf_2_V                  (alloca           ) [ 0011111111110]
specmemcore_ln160        (specmemcore      ) [ 0000000000000]
conv3_i_i325             (zext             ) [ 0011111110000]
br_ln167                 (br               ) [ 0111000000000]
read_index               (phi              ) [ 0010000000000]
icmp_ln167               (icmp             ) [ 0011000000000]
add_ln695                (add              ) [ 0111000000000]
br_ln167                 (br               ) [ 0000000000000]
zext_ln538               (zext             ) [ 0011000000000]
buf_0_V_addr             (getelementptr    ) [ 0000000000000]
store_ln324              (store            ) [ 0000000000000]
specpipeline_ln538       (specpipeline     ) [ 0000000000000]
speclooptripcount_ln538  (speclooptripcount) [ 0000000000000]
specloopname_ln538       (specloopname     ) [ 0000000000000]
tmp_V                    (read             ) [ 0000000000000]
buf_1_V_addr             (getelementptr    ) [ 0000000000000]
store_ln324              (store            ) [ 0000000000000]
br_ln0                   (br               ) [ 0111000000000]
shift_0                  (alloca           ) [ 0000111111100]
write_index_2            (alloca           ) [ 0000111111100]
Array_V_0_1              (alloca           ) [ 0000011111100]
zext_ln178               (zext             ) [ 0000011110000]
store_ln178              (store            ) [ 0000000000000]
store_ln178              (store            ) [ 0000000000000]
br_ln178                 (br               ) [ 0000111110000]
l20_buf_V_2_0            (phi              ) [ 0000011001110]
l10_buf_V_2_0            (phi              ) [ 0000011001110]
l00_buf_V_2_0            (phi              ) [ 0000011001110]
P0_V_0                   (phi              ) [ 0000010001110]
read_index_0             (phi              ) [ 0000011001110]
empty                    (phi              ) [ 0000011100000]
row_ind_V                (phi              ) [ 0000011100000]
tp_V                     (phi              ) [ 0000010000000]
mid_V                    (phi              ) [ 0000010000000]
bottom_V                 (phi              ) [ 0000010000000]
trunc_ln882              (trunc            ) [ 0000001001110]
icmp_ln882               (icmp             ) [ 0000011111000]
br_ln178                 (br               ) [ 0000000000000]
shift_0_load_1           (load             ) [ 0000001000000]
write_index_2_load       (load             ) [ 0000001000000]
Array_V_0_1_load         (load             ) [ 0000001000000]
icmp_ln874               (icmp             ) [ 0000000000000]
select_ln191             (select           ) [ 0000000000000]
select_ln191_1           (select           ) [ 0000000000000]
select_ln191_2           (select           ) [ 0000000000000]
icmp_ln183               (icmp             ) [ 0000000000000]
icmp_ln183_1             (icmp             ) [ 0000000000000]
select_ln183             (select           ) [ 0000000000000]
or_ln183                 (or               ) [ 0000000000000]
select_ln183_1           (select           ) [ 0000111110000]
select_ln183_2           (select           ) [ 0000000000000]
select_ln183_3           (select           ) [ 0000111110000]
select_ln183_4           (select           ) [ 0000000000000]
select_ln183_5           (select           ) [ 0000111110000]
icmp_ln237               (icmp             ) [ 0000000000000]
icmp_ln237_1             (icmp             ) [ 0000000000000]
icmp_ln237_2             (icmp             ) [ 0000000000000]
zext_ln237               (zext             ) [ 0000000000000]
or_ln237                 (or               ) [ 0000000000000]
select_ln237             (select           ) [ 0000000000000]
select_ln237_1           (select           ) [ 0000000001110]
select_ln237_2           (select           ) [ 0000000000000]
select_ln237_3           (select           ) [ 0000000000000]
select_ln237_4           (select           ) [ 0000000001110]
select_ln237_5           (select           ) [ 0000000000000]
select_ln237_6           (select           ) [ 0000000000000]
select_ln237_7           (select           ) [ 0000000001110]
br_ln256                 (br               ) [ 0000011111000]
speclooptripcount_ln1620 (speclooptripcount) [ 0000000000000]
specloopname_ln1620      (specloopname     ) [ 0000000000000]
call_ret                 (call             ) [ 0000000000000]
P0_V                     (extractvalue     ) [ 0000011110000]
shift_1                  (extractvalue     ) [ 0000000000000]
read_index_1             (extractvalue     ) [ 0000110110000]
write_index              (extractvalue     ) [ 0000000000000]
l00_buf_V_1              (extractvalue     ) [ 0000000000000]
l10_buf_V_0              (extractvalue     ) [ 0000000000000]
l10_buf_V_1              (extractvalue     ) [ 0000000000000]
l20_buf_V_1              (extractvalue     ) [ 0000000000000]
l00_buf_V_2              (extractvalue     ) [ 0000110110000]
l10_buf_V_2              (extractvalue     ) [ 0000110110000]
l20_buf_V_2              (extractvalue     ) [ 0000110110000]
Array_V_0                (extractvalue     ) [ 0000000000000]
icmp_ln205               (icmp             ) [ 0000011110000]
br_ln205                 (br               ) [ 0000000000000]
Max_2                    (call             ) [ 0000000000000]
select_ln304             (select           ) [ 0000000000000]
shl_ln                   (bitconcatenate   ) [ 0000000000000]
select_ln550             (select           ) [ 0000000000000]
zext_ln550               (zext             ) [ 0000000000000]
shl_ln785                (shl              ) [ 0000000000000]
trunc_ln785              (trunc            ) [ 0000000000000]
or_ln1353                (or               ) [ 0000000100000]
write_index_3            (add              ) [ 0000000000000]
store_ln227              (store            ) [ 0000000000000]
store_ln227              (store            ) [ 0000000000000]
store_ln205              (store            ) [ 0000000000000]
store_ln205              (store            ) [ 0000000000000]
store_ln205              (store            ) [ 0000000000000]
br_ln205                 (br               ) [ 0000011110000]
write_ln167              (write            ) [ 0000000000000]
store_ln227              (store            ) [ 0000000000000]
br_ln227                 (br               ) [ 0000011110000]
add_ln695_5              (add              ) [ 0000000000000]
icmp_ln874_3             (icmp             ) [ 0000000000000]
select_ln229             (select           ) [ 0000110010000]
add_ln695_6              (add              ) [ 0000110010000]
P0_V_1                   (phi              ) [ 0000110010000]
br_ln0                   (br               ) [ 0000111110000]
empty_63                 (phi              ) [ 0000000001000]
icmp_ln256               (icmp             ) [ 0000000001000]
add_ln695_7              (add              ) [ 0000010001000]
br_ln256                 (br               ) [ 0000000000000]
specpipeline_ln538       (specpipeline     ) [ 0000000000000]
speclooptripcount_ln538  (speclooptripcount) [ 0000000000000]
specloopname_ln538       (specloopname     ) [ 0000000000000]
zext_ln538_2             (zext             ) [ 0000000000000]
buf_0_V_addr_2           (getelementptr    ) [ 0000000000000]
buf_1_V_addr_2           (getelementptr    ) [ 0000000000000]
buf_2_V_addr             (getelementptr    ) [ 0000000000000]
switch_ln324             (switch           ) [ 0000000000000]
store_ln324              (store            ) [ 0000000000000]
br_ln324                 (br               ) [ 0000000000000]
store_ln324              (store            ) [ 0000000000000]
br_ln324                 (br               ) [ 0000000000000]
store_ln324              (store            ) [ 0000000000000]
br_ln324                 (br               ) [ 0000000000000]
br_ln0                   (br               ) [ 0000010001000]
shift_0_load             (load             ) [ 0000000000010]
write_index_2_load_1     (load             ) [ 0000000000010]
Array_V_0_1_load_1       (load             ) [ 0000000000010]
call_ret1                (call             ) [ 0000000000000]
P0_V_2                   (extractvalue     ) [ 0000000000000]
shift                    (extractvalue     ) [ 0000000000000]
l00_buf_V_1_1            (extractvalue     ) [ 0000000000000]
l10_buf_V_0_1            (extractvalue     ) [ 0000000000000]
l10_buf_V_1_1            (extractvalue     ) [ 0000000000000]
l20_buf_V_1_1            (extractvalue     ) [ 0000000000000]
Max                      (call             ) [ 0000000000000]
shl_ln1349_1             (bitconcatenate   ) [ 0000000000000]
select_ln550_1           (select           ) [ 0000000000000]
zext_ln550_1             (zext             ) [ 0000000000000]
shl_ln785_1              (shl              ) [ 0000000000000]
trunc_ln785_1            (trunc            ) [ 0000000000000]
or_ln1353_1              (or               ) [ 0000000000001]
write_ln167              (write            ) [ 0000000000000]
ret_ln285                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="thresh_48">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_48"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_harris_mat_420">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_harris_mat_420"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFindMaxRad1<ap_int<32> >"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="buf_0_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_1_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shift_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_0/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_index_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_index_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Array_V_0_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Array_V_0_1/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_width_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_height_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/7 write_ln167/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_0_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="11" slack="0"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 store_ln324/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buf_1_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="1"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="11" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/3 store_ln324/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_0_V_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buf_1_V_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="11" slack="0"/>
<pin id="191" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_2/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf_2_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln324_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="11" slack="0"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/9 "/>
</bind>
</comp>

<comp id="213" class="1005" name="read_index_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="1"/>
<pin id="215" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="read_index (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="read_index_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="l20_buf_V_2_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l20_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="l20_buf_V_2_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l20_buf_V_2_0/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="l10_buf_V_2_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l10_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="l10_buf_V_2_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l10_buf_V_2_0/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="l00_buf_V_2_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l00_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="l00_buf_V_2_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l00_buf_V_2_0/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="P0_V_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="P0_V_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="P0_V_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="8" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P0_V_0/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="read_index_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="read_index_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="read_index_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="3"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_0/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="1"/>
<pin id="284" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="empty_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="13" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="row_ind_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="row_ind_V_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="13" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V/5 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tp_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="1"/>
<pin id="308" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tp_V (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="tp_V_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tp_V/5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="mid_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="1"/>
<pin id="319" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mid_V (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="mid_V_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="2" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mid_V/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="bottom_V_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="1"/>
<pin id="330" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bottom_V (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="bottom_V_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="2" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bottom_V/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="P0_V_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="P0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="P0_V_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P0_V_1/8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="empty_63_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="1"/>
<pin id="354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_63_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="11" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_63/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="320" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="32" slack="0"/>
<pin id="371" dir="0" index="7" bw="32" slack="0"/>
<pin id="372" dir="0" index="8" bw="32" slack="0"/>
<pin id="373" dir="0" index="9" bw="8" slack="0"/>
<pin id="374" dir="0" index="10" bw="8" slack="0"/>
<pin id="375" dir="0" index="11" bw="11" slack="3"/>
<pin id="376" dir="0" index="12" bw="2" slack="0"/>
<pin id="377" dir="0" index="13" bw="16" slack="0"/>
<pin id="378" dir="0" index="14" bw="2" slack="0"/>
<pin id="379" dir="0" index="15" bw="2" slack="0"/>
<pin id="380" dir="0" index="16" bw="2" slack="0"/>
<pin id="381" dir="0" index="17" bw="1" slack="0"/>
<pin id="382" dir="0" index="18" bw="32" slack="0"/>
<pin id="383" dir="0" index="19" bw="32" slack="0"/>
<pin id="384" dir="1" index="20" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 call_ret1/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_xFFindMaxRad1_ap_int_32_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="0" index="3" bw="32" slack="0"/>
<pin id="405" dir="0" index="4" bw="1" slack="0"/>
<pin id="406" dir="0" index="5" bw="32" slack="0"/>
<pin id="407" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="Max_2/6 Max/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/4 store_ln227/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_0_load_1/5 shift_0_load/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_index_2_load/5 write_index_2_load_1/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Array_V_0_1_load/5 Array_V_0_1_load_1/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="13" slack="0"/>
<pin id="429" dir="0" index="1" bw="13" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/5 icmp_ln237_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/5 icmp_ln237/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="0" index="1" bw="13" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183_1/5 icmp_ln237_2/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="320" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l00_buf_V_1/6 l00_buf_V_1_1/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="320" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l10_buf_V_0/6 l10_buf_V_0_1/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="320" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l10_buf_V_1/6 l10_buf_V_1_1/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="320" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l20_buf_V_1/6 l20_buf_V_1_1/11 "/>
</bind>
</comp>

<comp id="465" class="1005" name="reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_0_load_1 shift_0_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="write_index_2_load write_index_2_load_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Array_V_0_1_load Array_V_0_1_load_1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="conv3_i_i325_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i_i325/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln167_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln695_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln538_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln178_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="2"/>
<pin id="502" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln178_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln882_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln882/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln882_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln191_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="0"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln191/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln191_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln191_1/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln191_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln191_2/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln183_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln183_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln183_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_1/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln183_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="0" index="2" bw="2" slack="0"/>
<pin id="569" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_2/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln183_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="2" slack="0"/>
<pin id="576" dir="0" index="2" bw="2" slack="0"/>
<pin id="577" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_3/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln183_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_4/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln183_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="0"/>
<pin id="594" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_5/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln237_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln237_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln237/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln237_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="0" index="2" bw="2" slack="0"/>
<pin id="613" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln237_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="0" index="2" bw="2" slack="0"/>
<pin id="621" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_1/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln237_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="0" index="2" bw="2" slack="0"/>
<pin id="629" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_2/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln237_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="2" slack="0"/>
<pin id="636" dir="0" index="2" bw="2" slack="0"/>
<pin id="637" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_3/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln237_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="0" index="2" bw="2" slack="0"/>
<pin id="645" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_4/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln237_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="0" index="2" bw="2" slack="0"/>
<pin id="653" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_5/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln237_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="0" index="2" bw="2" slack="0"/>
<pin id="661" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_6/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln237_7_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="0" index="2" bw="2" slack="0"/>
<pin id="669" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_7/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="P0_V_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="320" slack="0"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P0_V/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="shift_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="320" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="shift_1/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="read_index_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="320" slack="0"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="read_index_1/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="write_index_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="320" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="write_index/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="l00_buf_V_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="320" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l00_buf_V_2/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="l10_buf_V_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="320" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l10_buf_V_2/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="l20_buf_V_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="320" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="l20_buf_V_2/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="Array_V_0_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="320" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="Array_V_0/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln205_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="1"/>
<pin id="707" dir="0" index="1" bw="13" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln304_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shl_ln_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="19" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln550_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln550/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln550_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="19" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln550/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln785_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="19" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln785_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln785/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln1353_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="write_index_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_index_3/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln227_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="2"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln227_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="2"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="store_ln205_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="2"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln205_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="2"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="store_ln205_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="2"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln695_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="13" slack="2"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_5/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln874_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="13" slack="0"/>
<pin id="794" dir="0" index="1" bw="13" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_3/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln229_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="0" index="2" bw="13" slack="0"/>
<pin id="802" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln695_6_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="13" slack="2"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_6/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="icmp_ln256_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="0"/>
<pin id="814" dir="0" index="1" bw="11" slack="4"/>
<pin id="815" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln695_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_7/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln538_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="P0_V_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="320" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P0_V_2/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="shift_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="320" slack="0"/>
<pin id="836" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="shift/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="shl_ln1349_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="19" slack="0"/>
<pin id="840" dir="0" index="1" bw="16" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1349_1/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="select_ln550_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="32" slack="0"/>
<pin id="850" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln550_1/11 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln550_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="19" slack="0"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln550_1/11 "/>
</bind>
</comp>

<comp id="858" class="1004" name="shl_ln785_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="19" slack="0"/>
<pin id="861" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785_1/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln785_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln785_1/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="or_ln1353_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353_1/11 "/>
</bind>
</comp>

<comp id="874" class="1005" name="img_width_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="img_height_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="2"/>
<pin id="883" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="conv3_i_i325_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="3"/>
<pin id="888" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv3_i_i325 "/>
</bind>
</comp>

<comp id="891" class="1005" name="icmp_ln167_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="895" class="1005" name="add_ln695_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="0"/>
<pin id="897" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="900" class="1005" name="zext_ln538_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="64" slack="1"/>
<pin id="902" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln538 "/>
</bind>
</comp>

<comp id="905" class="1005" name="shift_0_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="shift_0 "/>
</bind>
</comp>

<comp id="912" class="1005" name="write_index_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="write_index_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="Array_V_0_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Array_V_0_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="zext_ln178_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="13" slack="1"/>
<pin id="929" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="932" class="1005" name="trunc_ln882_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="2" slack="1"/>
<pin id="934" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln882 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln882_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="941" class="1005" name="select_ln183_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="2" slack="0"/>
<pin id="943" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln183_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln183_3_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="2" slack="0"/>
<pin id="949" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln183_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="select_ln183_5_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="0"/>
<pin id="955" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln183_5 "/>
</bind>
</comp>

<comp id="959" class="1005" name="select_ln237_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="2"/>
<pin id="961" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln237_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln237_4_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="2"/>
<pin id="966" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln237_4 "/>
</bind>
</comp>

<comp id="969" class="1005" name="select_ln237_7_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="1"/>
<pin id="971" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln237_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="P0_V_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="2"/>
<pin id="976" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="P0_V "/>
</bind>
</comp>

<comp id="979" class="1005" name="read_index_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_index_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="l00_buf_V_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l00_buf_V_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="l10_buf_V_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l10_buf_V_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="l20_buf_V_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l20_buf_V_2 "/>
</bind>
</comp>

<comp id="999" class="1005" name="icmp_ln205_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="or_ln1353_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="1"/>
<pin id="1005" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1353 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="select_ln229_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="13" slack="1"/>
<pin id="1010" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln229 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln695_6_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="1"/>
<pin id="1015" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_6 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln695_7_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_7 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="or_ln1353_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="1"/>
<pin id="1028" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1353_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="90" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="179"><net_src comp="134" pin="2"/><net_sink comp="170" pin=4"/></net>

<net id="180"><net_src comp="164" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="201"><net_src comp="181" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="212"><net_src comp="193" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="388"><net_src comp="252" pin="4"/><net_sink comp="363" pin=6"/></net>

<net id="389"><net_src comp="240" pin="4"/><net_sink comp="363" pin=7"/></net>

<net id="390"><net_src comp="228" pin="4"/><net_sink comp="363" pin=8"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="363" pin=10"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="363" pin=17"/></net>

<net id="393"><net_src comp="275" pin="4"/><net_sink comp="363" pin=18"/></net>

<net id="394"><net_src comp="248" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="395"><net_src comp="236" pin="1"/><net_sink comp="363" pin=7"/></net>

<net id="396"><net_src comp="224" pin="1"/><net_sink comp="363" pin=8"/></net>

<net id="397"><net_src comp="260" pin="1"/><net_sink comp="363" pin=10"/></net>

<net id="398"><net_src comp="96" pin="0"/><net_sink comp="363" pin=17"/></net>

<net id="399"><net_src comp="272" pin="1"/><net_sink comp="363" pin=18"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="363" pin=13"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="363" pin=19"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="363" pin=9"/></net>

<net id="431"><net_src comp="298" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="298" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="298" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="363" pin="20"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="453"><net_src comp="363" pin="20"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="458"><net_src comp="363" pin="20"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="400" pin=3"/></net>

<net id="463"><net_src comp="363" pin="20"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="400" pin=5"/></net>

<net id="468"><net_src comp="415" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="363" pin=13"/></net>

<net id="473"><net_src comp="419" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="363" pin=19"/></net>

<net id="478"><net_src comp="423" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="363" pin=9"/></net>

<net id="483"><net_src comp="122" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="217" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="217" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="217" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="507"><net_src comp="12" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="298" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="363" pin=12"/></net>

<net id="517"><net_src comp="286" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="427" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="62" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="332" pin="4"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="427" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="321" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="427" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="66" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="310" pin="4"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="439" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="64" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="439" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="433" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="542" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="518" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="556" pin="3"/><net_sink comp="363" pin=16"/></net>

<net id="570"><net_src comp="439" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="62" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="550" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="565" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="526" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="573" pin="3"/><net_sink comp="363" pin=15"/></net>

<net id="587"><net_src comp="439" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="550" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="582" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="534" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="363" pin=14"/></net>

<net id="602"><net_src comp="439" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="439" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="427" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="433" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="66" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="321" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="603" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="599" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="609" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="630"><net_src comp="439" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="64" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="433" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="310" pin="4"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="603" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="625" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="633" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="433" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="64" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="332" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="439" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="66" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="62" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="603" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="657" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="649" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="363" pin="20"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="363" pin="20"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="363" pin="20"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="363" pin="20"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="363" pin="20"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="363" pin="20"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="363" pin="20"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="363" pin="20"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="282" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="68" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="400" pin="6"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="82" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="72" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="84" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="677" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="86" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="732"><net_src comp="400" pin="6"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="88" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="12" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="719" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="727" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="673" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="38" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="685" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="711" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="755" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="701" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="685" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="677" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="294" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="56" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="92" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="68" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="786" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="282" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="56" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="356" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="356" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="30" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="356" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="833"><net_src comp="363" pin="20"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="363" pin="20"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="84" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="86" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="851"><net_src comp="400" pin="6"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="88" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="12" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="838" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="846" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="830" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="122" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="363" pin=11"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="884"><net_src comp="128" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="889"><net_src comp="480" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="894"><net_src comp="484" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="489" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="903"><net_src comp="495" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="908"><net_src comp="110" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="915"><net_src comp="114" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="923"><net_src comp="118" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="930"><net_src comp="500" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="935"><net_src comp="508" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="363" pin=12"/></net>

<net id="940"><net_src comp="513" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="556" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="363" pin=16"/></net>

<net id="950"><net_src comp="573" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="363" pin=15"/></net>

<net id="956"><net_src comp="590" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="363" pin=14"/></net>

<net id="962"><net_src comp="617" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="363" pin=15"/></net>

<net id="967"><net_src comp="641" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="363" pin=14"/></net>

<net id="972"><net_src comp="665" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="363" pin=16"/></net>

<net id="977"><net_src comp="673" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="982"><net_src comp="681" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="987"><net_src comp="689" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="992"><net_src comp="693" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="997"><net_src comp="697" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1002"><net_src comp="705" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="749" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1011"><net_src comp="798" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1016"><net_src comp="806" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1024"><net_src comp="817" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1029"><net_src comp="868" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: thresh_48 | {}
	Port: out_harris_mat_420 | {5 6 7 10 11 12 }
 - Input state : 
	Port: xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : thresh_48 | {3 5 6 10 11 }
	Port: xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : out_harris_mat_420 | {}
	Port: xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : img_height | {1 }
	Port: xFMaxSuppressionRad1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : img_width | {1 }
  - Chain level:
	State 1
		specmemcore_ln160 : 1
	State 2
		icmp_ln167 : 1
		add_ln695 : 1
		br_ln167 : 2
		zext_ln538 : 1
		buf_0_V_addr : 2
		store_ln324 : 3
	State 3
		store_ln324 : 1
	State 4
		store_ln178 : 1
		store_ln178 : 1
	State 5
		trunc_ln882 : 1
		icmp_ln882 : 1
		br_ln178 : 2
		icmp_ln874 : 1
		select_ln191 : 2
		select_ln191_1 : 2
		select_ln191_2 : 2
		icmp_ln183 : 1
		icmp_ln183_1 : 1
		select_ln183 : 2
		or_ln183 : 2
		select_ln183_1 : 2
		select_ln183_2 : 2
		select_ln183_3 : 3
		select_ln183_4 : 2
		select_ln183_5 : 3
		call_ret : 4
		icmp_ln237 : 1
		icmp_ln237_1 : 1
		icmp_ln237_2 : 1
		zext_ln237 : 2
		or_ln237 : 2
		select_ln237 : 2
		select_ln237_1 : 2
		select_ln237_2 : 2
		select_ln237_3 : 2
		select_ln237_4 : 3
		select_ln237_5 : 2
		select_ln237_6 : 2
		select_ln237_7 : 3
	State 6
		P0_V : 1
		shift_1 : 1
		read_index_1 : 1
		write_index : 1
		l00_buf_V_1 : 1
		l10_buf_V_0 : 1
		l10_buf_V_1 : 1
		l20_buf_V_1 : 1
		l00_buf_V_2 : 1
		l10_buf_V_2 : 1
		l20_buf_V_2 : 1
		Array_V_0 : 1
		br_ln205 : 1
		Max_2 : 2
		select_ln304 : 3
		shl_ln : 2
		select_ln550 : 3
		zext_ln550 : 3
		shl_ln785 : 4
		trunc_ln785 : 5
		or_ln1353 : 6
		write_index_3 : 2
		store_ln227 : 4
		store_ln227 : 3
		store_ln205 : 2
		store_ln205 : 2
		store_ln205 : 2
	State 7
		icmp_ln874_3 : 1
		select_ln229 : 2
	State 8
	State 9
		icmp_ln256 : 1
		add_ln695_7 : 1
		br_ln256 : 2
		zext_ln538_2 : 1
		buf_0_V_addr_2 : 2
		buf_1_V_addr_2 : 2
		buf_2_V_addr : 2
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
	State 10
		call_ret1 : 1
	State 11
		P0_V_2 : 1
		shift : 1
		l00_buf_V_1_1 : 1
		l10_buf_V_0_1 : 1
		l10_buf_V_1_1 : 1
		l20_buf_V_1_1 : 1
		Max : 2
		shl_ln1349_1 : 2
		select_ln550_1 : 3
		zext_ln550_1 : 3
		shl_ln785_1 : 4
		trunc_ln785_1 : 5
		or_ln1353_1 : 6
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   | grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |   6.56  |   637   |   439   |
|          |          grp_xFFindMaxRad1_ap_int_32_s_fu_400          |    0    |    0    |    86   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   select_ln191_fu_518                  |    0    |    0    |    2    |
|          |                  select_ln191_1_fu_526                 |    0    |    0    |    2    |
|          |                  select_ln191_2_fu_534                 |    0    |    0    |    2    |
|          |                   select_ln183_fu_542                  |    0    |    0    |    2    |
|          |                  select_ln183_1_fu_556                 |    0    |    0    |    2    |
|          |                  select_ln183_2_fu_565                 |    0    |    0    |    2    |
|          |                  select_ln183_3_fu_573                 |    0    |    0    |    2    |
|          |                  select_ln183_4_fu_582                 |    0    |    0    |    2    |
|          |                  select_ln183_5_fu_590                 |    0    |    0    |    2    |
|          |                   select_ln237_fu_609                  |    0    |    0    |    2    |
|  select  |                  select_ln237_1_fu_617                 |    0    |    0    |    2    |
|          |                  select_ln237_2_fu_625                 |    0    |    0    |    2    |
|          |                  select_ln237_3_fu_633                 |    0    |    0    |    2    |
|          |                  select_ln237_4_fu_641                 |    0    |    0    |    2    |
|          |                  select_ln237_5_fu_649                 |    0    |    0    |    2    |
|          |                  select_ln237_6_fu_657                 |    0    |    0    |    2    |
|          |                  select_ln237_7_fu_665                 |    0    |    0    |    2    |
|          |                   select_ln304_fu_711                  |    0    |    0    |    8    |
|          |                   select_ln550_fu_727                  |    0    |    0    |    32   |
|          |                   select_ln229_fu_798                  |    0    |    0    |    13   |
|          |                  select_ln550_1_fu_846                 |    0    |    0    |    32   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    add_ln695_fu_489                    |    0    |    0    |    18   |
|          |                  write_index_3_fu_755                  |    0    |    0    |    39   |
|    add   |                   add_ln695_5_fu_786                   |    0    |    0    |    20   |
|          |                   add_ln695_6_fu_806                   |    0    |    0    |    20   |
|          |                   add_ln695_7_fu_817                   |    0    |    0    |    18   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    shl   |                    shl_ln785_fu_739                    |    0    |    0    |    54   |
|          |                   shl_ln785_1_fu_858                   |    0    |    0    |    54   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                       grp_fu_427                       |    0    |    0    |    13   |
|          |                       grp_fu_433                       |    0    |    0    |    13   |
|          |                       grp_fu_439                       |    0    |    0    |    13   |
|   icmp   |                    icmp_ln167_fu_484                   |    0    |    0    |    13   |
|          |                    icmp_ln882_fu_513                   |    0    |    0    |    13   |
|          |                    icmp_ln205_fu_705                   |    0    |    0    |    13   |
|          |                   icmp_ln874_3_fu_792                  |    0    |    0    |    13   |
|          |                    icmp_ln256_fu_812                   |    0    |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                     or_ln183_fu_550                    |    0    |    0    |    2    |
|    or    |                     or_ln237_fu_603                    |    0    |    0    |    2    |
|          |                    or_ln1353_fu_749                    |    0    |    0    |    8    |
|          |                   or_ln1353_1_fu_868                   |    0    |    0    |    8    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |               img_width_read_read_fu_122               |    0    |    0    |    0    |
|   read   |               img_height_read_read_fu_128              |    0    |    0    |    0    |
|          |                    tmp_V_read_fu_134                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   write  |                    grp_write_fu_140                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                       grp_fu_445                       |    0    |    0    |    0    |
|          |                       grp_fu_450                       |    0    |    0    |    0    |
|          |                       grp_fu_455                       |    0    |    0    |    0    |
|          |                       grp_fu_460                       |    0    |    0    |    0    |
|          |                       P0_V_fu_673                      |    0    |    0    |    0    |
|          |                     shift_1_fu_677                     |    0    |    0    |    0    |
|extractvalue|                   read_index_1_fu_681                  |    0    |    0    |    0    |
|          |                   write_index_fu_685                   |    0    |    0    |    0    |
|          |                   l00_buf_V_2_fu_689                   |    0    |    0    |    0    |
|          |                   l10_buf_V_2_fu_693                   |    0    |    0    |    0    |
|          |                   l20_buf_V_2_fu_697                   |    0    |    0    |    0    |
|          |                    Array_V_0_fu_701                    |    0    |    0    |    0    |
|          |                      P0_V_2_fu_830                     |    0    |    0    |    0    |
|          |                      shift_fu_834                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   conv3_i_i325_fu_480                  |    0    |    0    |    0    |
|          |                    zext_ln538_fu_495                   |    0    |    0    |    0    |
|          |                    zext_ln178_fu_500                   |    0    |    0    |    0    |
|   zext   |                    zext_ln237_fu_599                   |    0    |    0    |    0    |
|          |                    zext_ln550_fu_735                   |    0    |    0    |    0    |
|          |                   zext_ln538_2_fu_823                  |    0    |    0    |    0    |
|          |                   zext_ln550_1_fu_854                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   trunc_ln882_fu_508                   |    0    |    0    |    0    |
|   trunc  |                   trunc_ln785_fu_745                   |    0    |    0    |    0    |
|          |                  trunc_ln785_1_fu_864                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_719                     |    0    |    0    |    0    |
|          |                   shl_ln1349_1_fu_838                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |   6.56  |   637   |   991   |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    4   |    0   |    0   |
|buf_1_V|    4   |    0   |    0   |
|buf_2_V|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   12   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  Array_V_0_1_reg_920  |    8   |
|     P0_V_0_reg_260    |    8   |
|     P0_V_1_reg_339    |    8   |
|      P0_V_reg_974     |    8   |
|  add_ln695_6_reg_1013 |   13   |
|  add_ln695_7_reg_1021 |   11   |
|   add_ln695_reg_895   |   11   |
|    bottom_V_reg_328   |    2   |
|  conv3_i_i325_reg_886 |   32   |
|    empty_63_reg_352   |   11   |
|     empty_reg_282     |   13   |
|   icmp_ln167_reg_891  |    1   |
|   icmp_ln205_reg_999  |    1   |
|   icmp_ln882_reg_937  |    1   |
|img_height_read_reg_881|   11   |
| img_width_read_reg_874|   11   |
| l00_buf_V_2_0_reg_248 |   32   |
|  l00_buf_V_2_reg_984  |   32   |
| l10_buf_V_2_0_reg_236 |   32   |
|  l10_buf_V_2_reg_989  |   32   |
| l20_buf_V_2_0_reg_224 |   32   |
|  l20_buf_V_2_reg_994  |   32   |
|     mid_V_reg_317     |    2   |
|  or_ln1353_1_reg_1026 |    8   |
|   or_ln1353_reg_1003  |    8   |
|  read_index_0_reg_272 |   32   |
|  read_index_1_reg_979 |   32   |
|   read_index_reg_213  |   11   |
|        reg_465        |   16   |
|        reg_470        |   32   |
|        reg_475        |    8   |
|   row_ind_V_reg_294   |   13   |
| select_ln183_1_reg_941|    2   |
| select_ln183_3_reg_947|    2   |
| select_ln183_5_reg_953|    2   |
| select_ln229_reg_1008 |   13   |
| select_ln237_1_reg_959|    2   |
| select_ln237_4_reg_964|    2   |
| select_ln237_7_reg_969|    2   |
|    shift_0_reg_905    |   16   |
|      tp_V_reg_306     |    2   |
|  trunc_ln882_reg_932  |    2   |
| write_index_2_reg_912 |   32   |
|   zext_ln178_reg_927  |   13   |
|   zext_ln538_reg_900  |   64   |
+-----------------------+--------+
|         Total         |   658  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_write_fu_140                    |  p2  |   2  |   8  |   16   ||    9    |
|                    grp_access_fu_153                   |  p2  |   2  |   0  |    0   ||    9    |
|                    grp_access_fu_170                   |  p2  |   2  |   0  |    0   ||    9    |
|                    grp_access_fu_170                   |  p4  |   2  |  11  |   22   ||    9    |
|                  l20_buf_V_2_0_reg_224                 |  p0  |   2  |  32  |   64   ||    9    |
|                  l10_buf_V_2_0_reg_236                 |  p0  |   2  |  32  |   64   ||    9    |
|                  l00_buf_V_2_0_reg_248                 |  p0  |   2  |  32  |   64   ||    9    |
|                     P0_V_0_reg_260                     |  p0  |   2  |   8  |   16   ||    9    |
|                      empty_reg_282                     |  p0  |   2  |  13  |   26   ||    9    |
|                    row_ind_V_reg_294                   |  p0  |   2  |  13  |   26   ||    9    |
|                     P0_V_1_reg_339                     |  p0  |   2  |   8  |   16   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p6  |   2  |  32  |   64   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p7  |   2  |  32  |   64   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p8  |   2  |  32  |   64   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p9  |   2  |   8  |   16   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p10 |   2  |   8  |   16   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p12 |   2  |   2  |    4   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p13 |   2  |  16  |   32   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p14 |   3  |   2  |    6   ||    15   |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p15 |   3  |   2  |    6   ||    15   |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p16 |   3  |   2  |    6   ||    15   |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p17 |   2  |   1  |    2   |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p18 |   2  |  32  |   64   ||    9    |
| grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 |  p19 |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   722  || 15.8003 ||   225   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   637  |   991  |
|   Memory  |   12   |    -   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   225  |
|  Register |    -   |    -   |   658  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   22   |  1295  |  1216  |
+-----------+--------+--------+--------+--------+
