WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 3400320 heartbeat IPC: 2.941 cumulative IPC: 2.346 (Simulation time: 00 hr 01 min 33 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 2131483 cumulative IPC: 2.346 (Simulation time: 00 hr 01 min 33 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 2131483 cumulative IPC: 2.346 (Simulation time: 00 hr 01 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1212B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.346 instructions: 5000000 cycles: 2131483
CPU 0 Branch Prediction Accuracy: 95.29% MPKI: 8.371 Average ROB Occupancy at Mispredict: 72.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1.37

LLC TOTAL        ACCESS:       6125 HIT:       2029 MISS:       4096
LLC LOAD         ACCESS:       4149 HIT:        138 MISS:       4011
LLC RFO          ACCESS:         53 HIT:          5 MISS:         48
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1865 HIT:       1865 MISS:          0
LLC TRANSLATION  ACCESS:         58 HIT:         21 MISS:         37
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 644.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1256342 HIT:    1228131 MISS:      28211
cpu0_DTLB LOAD         ACCESS:    1256342 HIT:    1228131 MISS:      28211
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.77 cycles
cpu0_ITLB TOTAL        ACCESS:     124201 HIT:     124201 MISS:          0
cpu0_ITLB LOAD         ACCESS:     124201 HIT:     124201 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1712678 HIT:    1574508 MISS:     138170
cpu0_L1D LOAD         ACCESS:     914417 HIT:     858804 MISS:      55613
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     798201 HIT:     715704 MISS:      82497
cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.92 cycles
cpu0_L1I TOTAL        ACCESS:     145157 HIT:     140495 MISS:       4662
cpu0_L1I LOAD         ACCESS:     145157 HIT:     140495 MISS:       4662
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.397 cycles
cpu0_L2C TOTAL        ACCESS:     134152 HIT:     129889 MISS:       4263
cpu0_L2C LOAD         ACCESS:      57301 HIT:      53152 MISS:       4149
cpu0_L2C RFO          ACCESS:      29510 HIT:      29457 MISS:         53
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      47281 HIT:      47278 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          2 MISS:         58
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 640.3 cycles
cpu0_STLB TOTAL        ACCESS:      13070 HIT:      13010 MISS:         60
cpu0_STLB LOAD         ACCESS:      13070 HIT:      13010 MISS:         60
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1190 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1882
  ROW_BUFFER_MISS:       2214
 AVG DBUS CONGESTED CYCLE: 3.809
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
