        -:    0:Source:2923.c
        -:    0:Graph:2923.gcno
        -:    0:Data:2923.gcda
        -:    0:Runs:1
        -:    1:/* { dg-do run } */
        -:    2:/* z14 only because we need msrkc, msc, msgrkc, msgc  */
        -:    3:/* { dg-options "-O3 -march=z14 -mzarch --save-temps" } */
        -:    4:
        -:    5:#include <limits.h>
        -:    6:#include <stddef.h>
        -:    7:
        1:    8:int __attribute__((noinline, noclone)) smul(int a, int b, int *res) {
        1:    9:  return __builtin_smul_overflow(a, b, res);
        -:   10:}
        -:   11:
        1:   12:int __attribute__((noinline, noclone)) smull(long a, long b, long *res) {
        1:   13:  return __builtin_smull_overflow(a, b, res);
        -:   14:}
        -:   15:
        -:   16:int __attribute__((noinline, noclone))
        1:   17:smulll(long long a, long long b, long long *res) {
        1:   18:  return __builtin_smulll_overflow(a, b, res);
        -:   19:}
        -:   20:
        1:   21:int main() {
        1:   22:  int ret = 0;
        -:   23:  int result;
        -:   24:  long lresult;
        -:   25:  long long llresult;
        -:   26:
        1:   27:  ret += !!smul(INT_MAX, 2, &result);
        1:   28:  ret += !!smull(LONG_MAX, 2, &lresult);
        1:   29:  ret += !!smulll(LLONG_MAX, 2, &llresult);
        -:   30:
        1:   31:  if (ret != 3)
    #####:   32:    __builtin_abort();
        -:   33:
        1:   34:  return 0;
        -:   35:}
        -:   36:
        -:   37:/* Check that no compare or bitop instructions are emitted.  */
        -:   38:/* { dg-final { scan-assembler-not "\tcr" } } */
        -:   39:/* { dg-final { scan-assembler-not "\txr" } } */
        -:   40:/* { dg-final { scan-assembler-not "\tnr" } } */
        -:   41:/* { dg-final { scan-assembler-not "\tcgr" } } */
        -:   42:/* { dg-final { scan-assembler-not "\txgr" } } */
        -:   43:/* { dg-final { scan-assembler-not "\tngr" } } */
        -:   44:/* On 31 bit the long long variants use risbgn to merge the 32 bit
        -:   45:   regs into a 64 bit reg.  */
        -:   46:/* { dg-final { scan-assembler-not "\trisbg" { target { lp64 } } } } */
        -:   47:/* Just one for the ret != 3 comparison.  */
        -:   48:/* { dg-final { scan-assembler-times "ci" 1 } } */
        -:   49:/* { dg-final { scan-assembler-times "\tlochio\t" 3 { target { ! lp64 } } } } */
        -:   50:/* { dg-final { scan-assembler-times "\tlocghio\t" 3 { target lp64 } } } */
