Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Oct  3 21:32:59 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/jbowman/Desktop/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.3361%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
select_i0/Q                             |          No required time
select_i1/Q                             |          No required time
select_i3/Q                             |          No required time
select_i2/Q                             |          No required time
osc_i2/PADDO                            |          No required time
osc_i1/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
{MOD3/counter_225_244__i2/SR   MOD3/counter_225_244__i3/SR}                           
                                        |           No arrival time
MOD3/counter_225_244__i1/SR             |           No arrival time
{MOD3/counter_225_244__i4/SR   MOD3/counter_225_244__i5/SR}                           
                                        |           No arrival time
{MOD1/debug_counter__i1/SR   MOD1/debug_counter__i2/SR}                           
                                        |           No arrival time
MOD1/debug_counter__i0/SR               |           No arrival time
{MOD1/debug_counter__i5/SR   MOD1/debug_counter__i6/SR}                           
                                        |           No arrival time
{MOD1/debug_counter__i3/SR   MOD1/debug_counter__i4/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
reset                                   |                     input
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/i151/D                              |99976.444 ns 
MOD1/right__i2/D                         |99987.720 ns 
MOD1/right__i1/D                         |99988.395 ns 
MOD1/right__i3/D                         |99989.095 ns 
{MOD1/right__i3/SR   MOD1/right__i2/SR}  |99990.112 ns 
{MOD1/right__i0/SR   MOD1/right__i1/SR}  |99990.654 ns 
MOD1/right__i0/D                         |99990.827 ns 
{MOD1/debug_counter__i5/SP   MOD1/debug_counter__i6/SP}              
                                         |99991.845 ns 
MOD1/debug_counter__i0/SP                |99991.845 ns 
{MOD1/debug_counter__i1/SP   MOD1/debug_counter__i2/SP}              
                                         |99991.845 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R18C3A)
Path End         : MOD1/i151/D  (SLICE_R16C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 59.8% (route), 40.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.444 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R18C3A        CLK_TO_Q0_DELAY     1.388                  6.887  8       
MOD1/state[7]                                                 NET DELAY           3.186                 10.073  8       
MOD1/i118_4_lut/D->MOD1/i118_4_lut/Z      SLICE_R17C5A        B0_TO_F0_DELAY      0.449                 10.522  4       
MOD1/n234                                                     NET DELAY           2.485                 13.007  4       
MOD1/i121_4_lut/C->MOD1/i121_4_lut/Z      SLICE_R18C5C        B1_TO_F1_DELAY      0.449                 13.456  1       
MOD1/n237                                                     NET DELAY           2.168                 15.624  1       
MOD1/i123_4_lut/A->MOD1/i123_4_lut/Z      SLICE_R17C5B        D0_TO_F0_DELAY      0.476                 16.100  1       
MOD1/n239                                                     NET DELAY           0.304                 16.404  1       
MOD1/i125_4_lut/A->MOD1/i125_4_lut/Z      SLICE_R17C5B        C1_TO_F1_DELAY      0.476                 16.880  1       
MOD1/n241                                                     NET DELAY           0.304                 17.184  1       
MOD1/i127_4_lut/A->MOD1/i127_4_lut/Z      SLICE_R17C5C        C0_TO_F0_DELAY      0.476                 17.660  1       
MOD1/n243                                                     NET DELAY           0.304                 17.964  1       
MOD1/i129_4_lut/A->MOD1/i129_4_lut/Z      SLICE_R17C5C        C1_TO_F1_DELAY      0.476                 18.440  1       
MOD1/n245                                                     NET DELAY           0.304                 18.744  1       
MOD1/i131_4_lut/A->MOD1/i131_4_lut/Z      SLICE_R17C5D        C0_TO_F0_DELAY      0.476                 19.220  1       
MOD1/n247                                                     NET DELAY           0.304                 19.524  1       
MOD1/i133_4_lut/A->MOD1/i133_4_lut/Z      SLICE_R17C5D        C1_TO_F1_DELAY      0.476                 20.000  1       
MOD1/n249                                                     NET DELAY           0.304                 20.304  1       
MOD1/i135_4_lut/A->MOD1/i135_4_lut/Z      SLICE_R17C6A        C0_TO_F0_DELAY      0.476                 20.780  1       
MOD1/n251                                                     NET DELAY           0.304                 21.084  1       
MOD1/i137_4_lut/A->MOD1/i137_4_lut/Z      SLICE_R17C6A        C1_TO_F1_DELAY      0.476                 21.560  1       
MOD1/n253                                                     NET DELAY           0.304                 21.864  1       
MOD1/i139_4_lut/A->MOD1/i139_4_lut/Z      SLICE_R17C6B        C0_TO_F0_DELAY      0.476                 22.340  1       
MOD1/n255                                                     NET DELAY           0.304                 22.644  1       
MOD1/i141_4_lut/A->MOD1/i141_4_lut/Z      SLICE_R17C6B        C1_TO_F1_DELAY      0.476                 23.120  1       
MOD1/n257                                                     NET DELAY           0.304                 23.424  1       
MOD1/i143_4_lut/A->MOD1/i143_4_lut/Z      SLICE_R17C6C        C0_TO_F0_DELAY      0.476                 23.900  1       
MOD1/n259                                                     NET DELAY           0.304                 24.204  1       
MOD1/i145_4_lut/A->MOD1/i145_4_lut/Z      SLICE_R17C6C        C1_TO_F1_DELAY      0.476                 24.680  1       
MOD1/n261                                                     NET DELAY           0.304                 24.984  1       
MOD1/i147_4_lut/A->MOD1/i147_4_lut/Z      SLICE_R17C6D        C0_TO_F0_DELAY      0.476                 25.460  1       
MOD1/n263                                                     NET DELAY           0.304                 25.764  1       
MOD1/i149_4_lut/A->MOD1/i149_4_lut/Z      SLICE_R17C6D        C1_TO_F1_DELAY      0.449                 26.213  1       
MOD1/n265_kb_in                                               NET DELAY           2.168                 28.381  1       
MOD1/i398_2_lut/B->MOD1/i398_2_lut/Z      SLICE_R16C7A        D1_TO_F1_DELAY      0.476                 28.857  1       
MOD1/n586                                                     NET DELAY           0.000                 28.857  1       
MOD1/i151/D                                                   ENDPOINT            0.000                 28.857  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
MOD1/i151/CK                                                  CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(28.857)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99976.444  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R18C3A)
Path End         : MOD1/right__i2/D  (SLICE_R15C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99987.720 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R18C3A        CLK_TO_Q0_DELAY     1.388                  6.887  8       
MOD1/state[7]                                                 NET DELAY           3.609                 10.496  8       
MOD1/i2_3_lut/C->MOD1/i2_3_lut/Z          SLICE_R15C3A        B0_TO_F0_DELAY      0.476                 10.972  2       
MOD1/n922                                                     NET DELAY           0.304                 11.276  2       
i749_3_lut/A->i749_3_lut/Z                SLICE_R15C3A        C1_TO_F1_DELAY      0.449                 11.725  1       
n934                                                          NET DELAY           2.168                 13.893  1       
i750_3_lut/A->i750_3_lut/Z                SLICE_R15C3B        D1_TO_F1_DELAY      0.449                 14.342  1       
MOD1/n935                                                     NET DELAY           2.763                 17.105  1       
MOD1/i1_3_lut/B->MOD1/i1_3_lut/Z          SLICE_R15C4B        D1_TO_F1_DELAY      0.476                 17.581  1       
MOD1/n338[2]                                                  NET DELAY           0.000                 17.581  1       
MOD1/right__i2/D                                              ENDPOINT            0.000                 17.581  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(17.581)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99987.720  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R18C3A)
Path End         : MOD1/right__i1/D  (SLICE_R15C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 71.6% (route), 28.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99988.395 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R18C3A        CLK_TO_Q0_DELAY     1.388                  6.887  8       
MOD1/state[7]                                                 NET DELAY           2.617                  9.504  8       
i1169_2_lut/B->i1169_2_lut/Z              SLICE_R16C3A        C0_TO_F0_DELAY      0.476                  9.980  1       
n1379                                                         NET DELAY           0.304                 10.284  1       
i755_4_lut/A->i755_4_lut/Z                SLICE_R16C3A        C1_TO_F1_DELAY      0.449                 10.733  1       
n940                                                          NET DELAY           2.168                 12.901  1       
i758_4_lut/A->i758_4_lut/Z                SLICE_R16C3B        D1_TO_F1_DELAY      0.449                 13.350  1       
MOD1/n943                                                     NET DELAY           3.080                 16.430  1       
MOD1/i1_4_lut_adj_1/A->MOD1/i1_4_lut_adj_1/Z
                                          SLICE_R15C5A        B1_TO_F1_DELAY      0.476                 16.906  1       
MOD1/n338[1]                                                  NET DELAY           0.000                 16.906  1       
MOD1/right__i1/D                                              ENDPOINT            0.000                 16.906  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(16.906)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99988.395  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R18C3A)
Path End         : MOD1/right__i3/D  (SLICE_R15C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99989.095 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R18C3A        CLK_TO_Q0_DELAY     1.388                  6.887  8       
MOD1/state[7]                                                 NET DELAY           3.609                 10.496  8       
MOD1/i2_3_lut/C->MOD1/i2_3_lut/Z          SLICE_R15C3A        B0_TO_F0_DELAY      0.449                 10.945  2       
MOD1/n922                                                     NET DELAY           2.168                 13.113  2       
MOD1/i22_3_lut/A->MOD1/i22_3_lut/Z        SLICE_R15C3C        D1_TO_F1_DELAY      0.449                 13.562  1       
MOD1/n8                                                       NET DELAY           2.168                 15.730  1       
i21_3_lut_4_lut/D->i21_3_lut_4_lut/Z      SLICE_R15C4B        D0_TO_F0_DELAY      0.476                 16.206  1       
MOD1/n1271                                                    NET DELAY           0.000                 16.206  1       
MOD1/right__i3/D                                              ENDPOINT            0.000                 16.206  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(16.206)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99989.095  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i6/Q  (SLICE_R18C3A)
Path End         : {MOD1/right__i3/SR   MOD1/right__i2/SR}  (SLICE_R15C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.112 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i6/CK->MOD1/state_FSM_i6/Q
                                          SLICE_R18C3A        CLK_TO_Q1_DELAY     1.388                  6.887  12      
MOD1/state[6]                                                 NET DELAY           2.948                  9.835  12      
MOD1/i1129_2_lut/A->MOD1/i1129_2_lut/Z    SLICE_R16C4D        D0_TO_F0_DELAY      0.476                 10.311  1       
MOD1/n1348                                                    NET DELAY           0.304                 10.615  1       
MOD1/i2_4_lut/C->MOD1/i2_4_lut/Z          SLICE_R16C4D        C1_TO_F1_DELAY      0.449                 11.064  2       
MOD1/n394                                                     NET DELAY           3.794                 14.858  2       
{MOD1/right__i3/SR   MOD1/right__i2/SR}                       ENDPOINT            0.000                 14.858  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.858)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.112  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i6/Q  (SLICE_R18C3A)
Path End         : {MOD1/right__i0/SR   MOD1/right__i1/SR}  (SLICE_R15C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.654 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i6/CK->MOD1/state_FSM_i6/Q
                                          SLICE_R18C3A        CLK_TO_Q1_DELAY     1.388                  6.887  12      
MOD1/state[6]                                                 NET DELAY           2.948                  9.835  12      
MOD1/i1129_2_lut/A->MOD1/i1129_2_lut/Z    SLICE_R16C4D        D0_TO_F0_DELAY      0.476                 10.311  1       
MOD1/n1348                                                    NET DELAY           0.304                 10.615  1       
MOD1/i2_4_lut/C->MOD1/i2_4_lut/Z          SLICE_R16C4D        C1_TO_F1_DELAY      0.449                 11.064  2       
MOD1/n394                                                     NET DELAY           3.252                 14.316  2       
{MOD1/right__i0/SR   MOD1/right__i1/SR}                       ENDPOINT            0.000                 14.316  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.316)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.654  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i6/Q  (SLICE_R18C3A)
Path End         : MOD1/right__i0/D  (SLICE_R15C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.827 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i6/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i6/CK->MOD1/state_FSM_i6/Q
                                          SLICE_R18C3A        CLK_TO_Q1_DELAY     1.388                  6.887  12      
MOD1/state[6]                                                 NET DELAY           3.331                 10.218  12      
i732_4_lut/C->i732_4_lut/Z                SLICE_R15C5C        A0_TO_F0_DELAY      0.476                 10.694  1       
n917                                                          NET DELAY           0.304                 10.998  1       
i733_3_lut/A->i733_3_lut/Z                SLICE_R15C5C        C1_TO_F1_DELAY      0.449                 11.447  1       
MOD1/n918                                                     NET DELAY           2.551                 13.998  1       
MOD1/i1_4_lut/A->MOD1/i1_4_lut/Z          SLICE_R15C5A        A0_TO_F0_DELAY      0.476                 14.474  1       
MOD1/n338[0]                                                  NET DELAY           0.000                 14.474  1       
MOD1/right__i0/D                                              ENDPOINT            0.000                 14.474  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.474)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.827  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R18C4D)
Path End         : {MOD1/debug_counter__i5/SP   MOD1/debug_counter__i6/SP}  (SLICE_R18C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 70.9% (route), 29.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R18C4D        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[9]                                                 NET DELAY           3.133                 10.020  9       
MOD1/i1_2_lut/A->MOD1/i1_2_lut/Z          SLICE_R17C7B        C0_TO_F0_DELAY      0.476                 10.496  1       
MOD1/n6_adj_65                                                NET DELAY           0.304                 10.800  1       
MOD1/i4_4_lut/D->MOD1/i4_4_lut/Z          SLICE_R17C7B        C1_TO_F1_DELAY      0.449                 11.249  4       
MOD1/n1155                                                    NET DELAY           2.207                 13.456  4       
{MOD1/debug_counter__i5/SP   MOD1/debug_counter__i6/SP}
                                                              ENDPOINT            0.000                 13.456  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/debug_counter__i5/CK   MOD1/debug_counter__i6/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.456)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.845  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R18C4D)
Path End         : MOD1/debug_counter__i0/SP  (SLICE_R18C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 70.9% (route), 29.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R18C4D        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[9]                                                 NET DELAY           3.133                 10.020  9       
MOD1/i1_2_lut/A->MOD1/i1_2_lut/Z          SLICE_R17C7B        C0_TO_F0_DELAY      0.476                 10.496  1       
MOD1/n6_adj_65                                                NET DELAY           0.304                 10.800  1       
MOD1/i4_4_lut/D->MOD1/i4_4_lut/Z          SLICE_R17C7B        C1_TO_F1_DELAY      0.449                 11.249  4       
MOD1/n1155                                                    NET DELAY           2.207                 13.456  4       
MOD1/debug_counter__i0/SP                                     ENDPOINT            0.000                 13.456  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
MOD1/debug_counter__i0/CK                                     CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.456)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.845  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R18C4D)
Path End         : {MOD1/debug_counter__i1/SP   MOD1/debug_counter__i2/SP}  (SLICE_R18C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 70.9% (route), 29.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  28      
MOD1/clk                                                      NET DELAY           5.499                  5.499  28      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R18C4D        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[9]                                                 NET DELAY           3.133                 10.020  9       
MOD1/i1_2_lut/A->MOD1/i1_2_lut/Z          SLICE_R17C7B        C0_TO_F0_DELAY      0.476                 10.496  1       
MOD1/n6_adj_65                                                NET DELAY           0.304                 10.800  1       
MOD1/i4_4_lut/D->MOD1/i4_4_lut/Z          SLICE_R17C7B        C1_TO_F1_DELAY      0.449                 11.249  4       
MOD1/n1155                                                    NET DELAY           2.207                 13.456  4       
{MOD1/debug_counter__i1/SP   MOD1/debug_counter__i2/SP}
                                                              ENDPOINT            0.000                 13.456  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  28      
MOD1/clk                                                      NET DELAY           5.499             100005.499  28      
{MOD1/debug_counter__i1/CK   MOD1/debug_counter__i2/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.456)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.845  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_FSM_i11/D                     |    1.743 ns 
MOD1/state_FSM_i18/D                     |    1.743 ns 
MOD1/state_FSM_i17/D                     |    1.743 ns 
MOD1/state_FSM_i19/D                     |    1.743 ns 
MOD1/state_FSM_i14/D                     |    1.743 ns 
MOD1/left_i0_i3/D                        |    1.743 ns 
MOD1/state_FSM_i2/D                      |    1.743 ns 
select_i3/D                              |    1.743 ns 
select_i2/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i14/Q  (SLICE_R17C4B)
Path End         : MOD1/state_FSM_i11/D  (SLICE_R17C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i14/CK->MOD1/state_FSM_i14/Q
                                          SLICE_R17C4B        CLK_TO_Q1_DELAY  0.779                  3.863  8       
MOD1/state[1]                                                 NET DELAY        0.712                  4.575  8       
MOD1/i1_2_lut_3_lut_adj_5/C->MOD1/i1_2_lut_3_lut_adj_5/Z
                                          SLICE_R17C4D        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n206                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i11/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i19/Q  (SLICE_R17C4B)
Path End         : MOD1/state_FSM_i18/D  (SLICE_R17C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i19/CK->MOD1/state_FSM_i19/Q
                                          SLICE_R17C4B        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[0]                                                 NET DELAY        0.712                  4.575  4       
MOD1/i1_2_lut_3_lut_adj_8/C->MOD1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R17C3A        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n195                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i18/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i18/Q  (SLICE_R17C3A)
Path End         : MOD1/state_FSM_i17/D  (SLICE_R17C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i18/CK->MOD1/state_FSM_i18/Q
                                          SLICE_R17C3A        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[12]                                                NET DELAY        0.712                  4.575  4       
MOD1.SLICE_26/D1->MOD1.SLICE_26/F1        SLICE_R17C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[12].sig_005.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i17/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i2/Q  (SLICE_R18C4C)
Path End         : MOD1/state_FSM_i19/D  (SLICE_R17C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i2/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i2/CK->MOD1/state_FSM_i2/Q
                                          SLICE_R18C4C        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[19]                                                NET DELAY        0.712                  4.575  4       
MOD1/i1_3_lut_4_lut_adj_9/D->MOD1/i1_3_lut_4_lut_adj_9/Z
                                          SLICE_R17C4B        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n194                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i19/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i17/Q  (SLICE_R17C3A)
Path End         : MOD1/state_FSM_i14/D  (SLICE_R17C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i17/CK->MOD1/state_FSM_i17/Q
                                          SLICE_R17C3A        CLK_TO_Q1_DELAY  0.779                  3.863  5       
MOD1/state[13]                                                NET DELAY        0.712                  4.575  5       
MOD1/reduce_or_86_i1_3_lut_4_lut/D->MOD1/reduce_or_86_i1_3_lut_4_lut/Z
                                          SLICE_R17C4B        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n203                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i14/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/right__i3/Q  (SLICE_R15C4B)
Path End         : MOD1/left_i0_i3/D  (SLICE_R14C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/right__i3/CK->MOD1/right__i3/Q       SLICE_R15C4B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
MOD1/right[3]                                                 NET DELAY        0.712                  4.575  2       
SLICE_18/D0->SLICE_18/F0                  SLICE_R14C4A        D0_TO_F0_DELAY   0.252                  4.827  1       
right[3].sig_002.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
MOD1/left_i0_i3/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i3/Q  (SLICE_R18C4C)
Path End         : MOD1/state_FSM_i2/D  (SLICE_R18C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i2/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i3/CK->MOD1/state_FSM_i3/Q
                                          SLICE_R18C4C        CLK_TO_Q1_DELAY  0.779                  3.863  4       
MOD1/state[18]                                                NET DELAY        0.712                  4.575  4       
MOD1.SLICE_11/D0->MOD1.SLICE_11/F0        SLICE_R18C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.state[18].sig_000.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i2/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/state_FSM_i2/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i3/Q  (SLICE_R14C4A)
Path End         : select_i3/D  (SLICE_R14C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i3/CK->MOD1/left_i0_i3/Q     SLICE_R14C4A        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[3]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i4_3_lut/B->mux_6_i4_3_lut/Z        SLICE_R14C3C        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_6[3]                                              NET DELAY        0.000                  4.827  1       
select_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{select_i3/CK   select_i2/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i2/Q  (SLICE_R14C4A)
Path End         : select_i2/D  (SLICE_R14C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i2/CK->MOD1/left_i0_i2/Q     SLICE_R14C4A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/left[2]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i3_3_lut/B->mux_6_i3_3_lut/Z        SLICE_R14C3C        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[2]                                              NET DELAY        0.000                  4.827  1       
select_i2/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{select_i3/CK   select_i2/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i0/Q  (SLICE_R14C4B)
Path End         : select_i0/D  (SLICE_R14C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i0/CK->MOD1/left_i0_i0/Q     SLICE_R14C4B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[0]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i1_3_lut/B->mux_6_i1_3_lut/Z        SLICE_R14C3D        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_6[0]                                              NET DELAY        0.000                  4.827  1       
select_i0/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  29      
MOD1/clk                                                      NET DELAY        3.084                  3.084  29      
{select_i0/CK   select_i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



