.include "macros.inc"

.section .text

.org 0x8009FE24

.global __ieee754_acos
__ieee754_acos:
/* 8009FE24 0009CD84  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8009FE28 0009CD88  3C 00 3F F0 */	lis r0, 0x3ff0
/* 8009FE2C 0009CD8C  D8 21 00 08 */	stfd f1, 8(r1)
/* 8009FE30 0009CD90  80 81 00 08 */	lwz r4, 8(r1)
/* 8009FE34 0009CD94  54 83 00 7E */	clrlwi r3, r4, 1
/* 8009FE38 0009CD98  7C 03 00 00 */	cmpw r3, r0
/* 8009FE3C 0009CD9C  41 80 00 38 */	blt lbl_8009FE74
/* 8009FE40 0009CDA0  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8009FE44 0009CDA4  3C 63 C0 10 */	addis r3, r3, 0xc010
/* 8009FE48 0009CDA8  7C 60 03 79 */	or. r0, r3, r0
/* 8009FE4C 0009CDAC  40 82 00 1C */	bne lbl_8009FE68
/* 8009FE50 0009CDB0  2C 04 00 00 */	cmpwi r4, 0
/* 8009FE54 0009CDB4  40 81 00 0C */	ble lbl_8009FE60
/* 8009FE58 0009CDB8  C8 22 88 B8 */	lfd f1, @103-_SDA2_BASE_(r2)
/* 8009FE5C 0009CDBC  48 00 02 D0 */	b lbl_800A012C
lbl_8009FE60:
/* 8009FE60 0009CDC0  C8 22 88 C0 */	lfd f1, @104-_SDA2_BASE_(r2)
/* 8009FE64 0009CDC4  48 00 02 C8 */	b lbl_800A012C
lbl_8009FE68:
/* 8009FE68 0009CDC8  3C 60 80 22 */	lis r3, __float_nan@ha
/* 8009FE6C 0009CDCC  C0 23 82 68 */	lfs f1, __float_nan@l(r3)
/* 8009FE70 0009CDD0  48 00 02 BC */	b lbl_800A012C
lbl_8009FE74:
/* 8009FE74 0009CDD4  3C 00 3F E0 */	lis r0, 0x3fe0
/* 8009FE78 0009CDD8  7C 03 00 00 */	cmpw r3, r0
/* 8009FE7C 0009CDDC  40 80 00 8C */	bge lbl_8009FF08
/* 8009FE80 0009CDE0  3C 00 3C 60 */	lis r0, 0x3c60
/* 8009FE84 0009CDE4  7C 03 00 00 */	cmpw r3, r0
/* 8009FE88 0009CDE8  41 81 00 0C */	bgt lbl_8009FE94
/* 8009FE8C 0009CDEC  C8 22 88 C8 */	lfd f1, @105-_SDA2_BASE_(r2)
/* 8009FE90 0009CDF0  48 00 02 9C */	b lbl_800A012C
lbl_8009FE94:
/* 8009FE94 0009CDF4  FD 41 00 72 */	fmul f10, f1, f1
/* 8009FE98 0009CDF8  C8 42 89 00 */	lfd f2, @112-_SDA2_BASE_(r2)
/* 8009FE9C 0009CDFC  C8 02 88 F8 */	lfd f0, @111-_SDA2_BASE_(r2)
/* 8009FEA0 0009CE00  C8 62 88 F0 */	lfd f3, @110-_SDA2_BASE_(r2)
/* 8009FEA4 0009CE04  C9 02 88 E8 */	lfd f8, @109-_SDA2_BASE_(r2)
/* 8009FEA8 0009CE08  FC 82 02 BA */	fmadd f4, f2, f10, f0
/* 8009FEAC 0009CE0C  C8 42 89 28 */	lfd f2, @117-_SDA2_BASE_(r2)
/* 8009FEB0 0009CE10  C8 02 89 20 */	lfd f0, @116-_SDA2_BASE_(r2)
/* 8009FEB4 0009CE14  C8 E2 88 E0 */	lfd f7, @108-_SDA2_BASE_(r2)
/* 8009FEB8 0009CE18  FD 2A 19 3A */	fmadd f9, f10, f4, f3
/* 8009FEBC 0009CE1C  C8 82 89 18 */	lfd f4, @115-_SDA2_BASE_(r2)
/* 8009FEC0 0009CE20  C8 C2 88 D8 */	lfd f6, @107-_SDA2_BASE_(r2)
/* 8009FEC4 0009CE24  FC A2 02 BA */	fmadd f5, f2, f10, f0
/* 8009FEC8 0009CE28  C8 62 89 10 */	lfd f3, @114-_SDA2_BASE_(r2)
/* 8009FECC 0009CE2C  C8 42 89 08 */	lfd f2, @113-_SDA2_BASE_(r2)
/* 8009FED0 0009CE30  FD 0A 42 7A */	fmadd f8, f10, f9, f8
/* 8009FED4 0009CE34  C8 02 88 D0 */	lfd f0, @106-_SDA2_BASE_(r2)
/* 8009FED8 0009CE38  C9 22 88 C8 */	lfd f9, @105-_SDA2_BASE_(r2)
/* 8009FEDC 0009CE3C  FC 8A 21 7A */	fmadd f4, f10, f5, f4
/* 8009FEE0 0009CE40  FC AA 3A 3A */	fmadd f5, f10, f8, f7
/* 8009FEE4 0009CE44  FC 6A 19 3A */	fmadd f3, f10, f4, f3
/* 8009FEE8 0009CE48  FC 8A 31 7A */	fmadd f4, f10, f5, f6
/* 8009FEEC 0009CE4C  FC 4A 10 FA */	fmadd f2, f10, f3, f2
/* 8009FEF0 0009CE50  FC 6A 01 32 */	fmul f3, f10, f4
/* 8009FEF4 0009CE54  FC 43 10 24 */	fdiv f2, f3, f2
/* 8009FEF8 0009CE58  FC 01 00 BC */	fnmsub f0, f1, f2, f0
/* 8009FEFC 0009CE5C  FC 01 00 28 */	fsub f0, f1, f0
/* 8009FF00 0009CE60  FC 29 00 28 */	fsub f1, f9, f0
/* 8009FF04 0009CE64  48 00 02 28 */	b lbl_800A012C
lbl_8009FF08:
/* 8009FF08 0009CE68  2C 04 00 00 */	cmpwi r4, 0
/* 8009FF0C 0009CE6C  40 80 01 08 */	bge lbl_800A0014
/* 8009FF10 0009CE70  C9 42 89 08 */	lfd f10, @113-_SDA2_BASE_(r2)
/* 8009FF14 0009CE74  C8 02 89 30 */	lfd f0, @118-_SDA2_BASE_(r2)
/* 8009FF18 0009CE78  FC 2A 08 2A */	fadd f1, f10, f1
/* 8009FF1C 0009CE7C  C8 A2 89 00 */	lfd f5, @112-_SDA2_BASE_(r2)
/* 8009FF20 0009CE80  C8 82 88 F8 */	lfd f4, @111-_SDA2_BASE_(r2)
/* 8009FF24 0009CE84  C9 02 88 F0 */	lfd f8, @110-_SDA2_BASE_(r2)
/* 8009FF28 0009CE88  FC 20 00 72 */	fmul f1, f0, f1
/* 8009FF2C 0009CE8C  C9 62 88 B8 */	lfd f11, @103-_SDA2_BASE_(r2)
/* 8009FF30 0009CE90  C8 E2 88 E8 */	lfd f7, @109-_SDA2_BASE_(r2)
/* 8009FF34 0009CE94  C8 62 89 28 */	lfd f3, @117-_SDA2_BASE_(r2)
/* 8009FF38 0009CE98  C8 42 89 20 */	lfd f2, @116-_SDA2_BASE_(r2)
/* 8009FF3C 0009CE9C  FD 25 20 7A */	fmadd f9, f5, f1, f4
/* 8009FF40 0009CEA0  C8 C2 88 E0 */	lfd f6, @108-_SDA2_BASE_(r2)
/* 8009FF44 0009CEA4  FC 83 10 7A */	fmadd f4, f3, f1, f2
/* 8009FF48 0009CEA8  C8 62 89 18 */	lfd f3, @115-_SDA2_BASE_(r2)
/* 8009FF4C 0009CEAC  C8 A2 88 D8 */	lfd f5, @107-_SDA2_BASE_(r2)
/* 8009FF50 0009CEB0  FD 01 42 7A */	fmadd f8, f1, f9, f8
/* 8009FF54 0009CEB4  C8 42 89 10 */	lfd f2, @114-_SDA2_BASE_(r2)
/* 8009FF58 0009CEB8  FC 61 19 3A */	fmadd f3, f1, f4, f3
/* 8009FF5C 0009CEBC  FC 81 3A 3A */	fmadd f4, f1, f8, f7
/* 8009FF60 0009CEC0  FC 41 10 FA */	fmadd f2, f1, f3, f2
/* 8009FF64 0009CEC4  FC 61 31 3A */	fmadd f3, f1, f4, f6
/* 8009FF68 0009CEC8  FC C1 50 BA */	fmadd f6, f1, f2, f10
/* 8009FF6C 0009CECC  FC 41 28 FA */	fmadd f2, f1, f3, f5
/* 8009FF70 0009CED0  FC 01 58 40 */	fcmpo cr0, f1, f11
/* 8009FF74 0009CED4  FC A1 00 B2 */	fmul f5, f1, f2
/* 8009FF78 0009CED8  40 81 00 54 */	ble lbl_8009FFCC
/* 8009FF7C 0009CEDC  FC 60 08 34 */	frsqrte f3, f1
/* 8009FF80 0009CEE0  C8 82 89 38 */	lfd f4, @119-_SDA2_BASE_(r2)
/* 8009FF84 0009CEE4  FC 43 00 F2 */	fmul f2, f3, f3
/* 8009FF88 0009CEE8  FC 60 00 F2 */	fmul f3, f0, f3
/* 8009FF8C 0009CEEC  FC 41 20 BC */	fnmsub f2, f1, f2, f4
/* 8009FF90 0009CEF0  FC 63 00 B2 */	fmul f3, f3, f2
/* 8009FF94 0009CEF4  FC 43 00 F2 */	fmul f2, f3, f3
/* 8009FF98 0009CEF8  FC 60 00 F2 */	fmul f3, f0, f3
/* 8009FF9C 0009CEFC  FC 41 20 BC */	fnmsub f2, f1, f2, f4
/* 8009FFA0 0009CF00  FC 63 00 B2 */	fmul f3, f3, f2
/* 8009FFA4 0009CF04  FC 43 00 F2 */	fmul f2, f3, f3
/* 8009FFA8 0009CF08  FC 60 00 F2 */	fmul f3, f0, f3
/* 8009FFAC 0009CF0C  FC 41 20 BC */	fnmsub f2, f1, f2, f4
/* 8009FFB0 0009CF10  FC 63 00 B2 */	fmul f3, f3, f2
/* 8009FFB4 0009CF14  FC 43 00 F2 */	fmul f2, f3, f3
/* 8009FFB8 0009CF18  FC 60 00 F2 */	fmul f3, f0, f3
/* 8009FFBC 0009CF1C  FC 01 20 BC */	fnmsub f0, f1, f2, f4
/* 8009FFC0 0009CF20  FC 03 00 32 */	fmul f0, f3, f0
/* 8009FFC4 0009CF24  FD 61 00 32 */	fmul f11, f1, f0
/* 8009FFC8 0009CF28  48 00 00 2C */	b lbl_8009FFF4
lbl_8009FFCC:
/* 8009FFCC 0009CF2C  FC 0B 08 00 */	fcmpu cr0, f11, f1
/* 8009FFD0 0009CF30  40 82 00 08 */	bne lbl_8009FFD8
/* 8009FFD4 0009CF34  48 00 00 20 */	b lbl_8009FFF4
lbl_8009FFD8:
/* 8009FFD8 0009CF38  FC 01 58 00 */	fcmpu cr0, f1, f11
/* 8009FFDC 0009CF3C  41 82 00 10 */	beq lbl_8009FFEC
/* 8009FFE0 0009CF40  3C 60 80 22 */	lis r3, __float_nan@ha
/* 8009FFE4 0009CF44  C1 63 82 68 */	lfs f11, __float_nan@l(r3)
/* 8009FFE8 0009CF48  48 00 00 0C */	b lbl_8009FFF4
lbl_8009FFEC:
/* 8009FFEC 0009CF4C  3C 60 80 22 */	lis r3, __float_huge@ha
/* 8009FFF0 0009CF50  C1 63 82 6C */	lfs f11, __float_huge@l(r3)
lbl_8009FFF4:
/* 8009FFF4 0009CF54  FC 45 30 24 */	fdiv f2, f5, f6
/* 8009FFF8 0009CF58  C8 22 88 D0 */	lfd f1, @106-_SDA2_BASE_(r2)
/* 8009FFFC 0009CF5C  C8 62 89 40 */	lfd f3, @120-_SDA2_BASE_(r2)
/* 800A0000 0009CF60  C8 02 88 C0 */	lfd f0, @104-_SDA2_BASE_(r2)
/* 800A0004 0009CF64  FC 22 0A F8 */	fmsub f1, f2, f11, f1
/* 800A0008 0009CF68  FC 2B 08 2A */	fadd f1, f11, f1
/* 800A000C 0009CF6C  FC 23 00 7C */	fnmsub f1, f3, f1, f0
/* 800A0010 0009CF70  48 00 01 1C */	b lbl_800A012C
lbl_800A0014:
/* 800A0014 0009CF74  C8 02 89 08 */	lfd f0, @113-_SDA2_BASE_(r2)
/* 800A0018 0009CF78  C8 82 89 30 */	lfd f4, @118-_SDA2_BASE_(r2)
/* 800A001C 0009CF7C  FC 00 08 28 */	fsub f0, f0, f1
/* 800A0020 0009CF80  C9 22 88 B8 */	lfd f9, @103-_SDA2_BASE_(r2)
/* 800A0024 0009CF84  FC 04 00 32 */	fmul f0, f4, f0
/* 800A0028 0009CF88  FC 00 48 40 */	fcmpo cr0, f0, f9
/* 800A002C 0009CF8C  40 81 00 54 */	ble lbl_800A0080
/* 800A0030 0009CF90  FC 40 00 34 */	frsqrte f2, f0
/* 800A0034 0009CF94  C8 62 89 38 */	lfd f3, @119-_SDA2_BASE_(r2)
/* 800A0038 0009CF98  FC 22 00 B2 */	fmul f1, f2, f2
/* 800A003C 0009CF9C  FC 44 00 B2 */	fmul f2, f4, f2
/* 800A0040 0009CFA0  FC 20 18 7C */	fnmsub f1, f0, f1, f3
/* 800A0044 0009CFA4  FC 42 00 72 */	fmul f2, f2, f1
/* 800A0048 0009CFA8  FC 22 00 B2 */	fmul f1, f2, f2
/* 800A004C 0009CFAC  FC 44 00 B2 */	fmul f2, f4, f2
/* 800A0050 0009CFB0  FC 20 18 7C */	fnmsub f1, f0, f1, f3
/* 800A0054 0009CFB4  FC 42 00 72 */	fmul f2, f2, f1
/* 800A0058 0009CFB8  FC 22 00 B2 */	fmul f1, f2, f2
/* 800A005C 0009CFBC  FC 44 00 B2 */	fmul f2, f4, f2
/* 800A0060 0009CFC0  FC 20 18 7C */	fnmsub f1, f0, f1, f3
/* 800A0064 0009CFC4  FC 42 00 72 */	fmul f2, f2, f1
/* 800A0068 0009CFC8  FC 22 00 B2 */	fmul f1, f2, f2
/* 800A006C 0009CFCC  FC 44 00 B2 */	fmul f2, f4, f2
/* 800A0070 0009CFD0  FC 20 18 7C */	fnmsub f1, f0, f1, f3
/* 800A0074 0009CFD4  FC 22 00 72 */	fmul f1, f2, f1
/* 800A0078 0009CFD8  FD 20 00 72 */	fmul f9, f0, f1
/* 800A007C 0009CFDC  48 00 00 2C */	b lbl_800A00A8
lbl_800A0080:
/* 800A0080 0009CFE0  FC 09 00 00 */	fcmpu cr0, f9, f0
/* 800A0084 0009CFE4  40 82 00 08 */	bne lbl_800A008C
/* 800A0088 0009CFE8  48 00 00 20 */	b lbl_800A00A8
lbl_800A008C:
/* 800A008C 0009CFEC  FC 00 48 00 */	fcmpu cr0, f0, f9
/* 800A0090 0009CFF0  41 82 00 10 */	beq lbl_800A00A0
/* 800A0094 0009CFF4  3C 60 80 22 */	lis r3, __float_nan@ha
/* 800A0098 0009CFF8  C1 23 82 68 */	lfs f9, __float_nan@l(r3)
/* 800A009C 0009CFFC  48 00 00 0C */	b lbl_800A00A8
lbl_800A00A0:
/* 800A00A0 0009D000  3C 60 80 22 */	lis r3, __float_huge@ha
/* 800A00A4 0009D004  C1 23 82 6C */	lfs f9, __float_huge@l(r3)
lbl_800A00A8:
/* 800A00A8 0009D008  C8 42 89 00 */	lfd f2, @112-_SDA2_BASE_(r2)
/* 800A00AC 0009D00C  38 00 00 00 */	li r0, 0
/* 800A00B0 0009D010  C8 22 88 F8 */	lfd f1, @111-_SDA2_BASE_(r2)
/* 800A00B4 0009D014  D9 21 00 10 */	stfd f9, 0x10(r1)
/* 800A00B8 0009D018  FC 62 08 3A */	fmadd f3, f2, f0, f1
/* 800A00BC 0009D01C  C8 42 88 F0 */	lfd f2, @110-_SDA2_BASE_(r2)
/* 800A00C0 0009D020  90 01 00 14 */	stw r0, 0x14(r1)
/* 800A00C4 0009D024  C8 22 88 E8 */	lfd f1, @109-_SDA2_BASE_(r2)
/* 800A00C8 0009D028  C9 41 00 10 */	lfd f10, 0x10(r1)
/* 800A00CC 0009D02C  FC A0 10 FA */	fmadd f5, f0, f3, f2
/* 800A00D0 0009D030  C8 82 89 28 */	lfd f4, @117-_SDA2_BASE_(r2)
/* 800A00D4 0009D034  C8 42 89 20 */	lfd f2, @116-_SDA2_BASE_(r2)
/* 800A00D8 0009D038  FC 6A 02 BC */	fnmsub f3, f10, f10, f0
/* 800A00DC 0009D03C  C8 E2 88 E0 */	lfd f7, @108-_SDA2_BASE_(r2)
/* 800A00E0 0009D040  FD 00 09 7A */	fmadd f8, f0, f5, f1
/* 800A00E4 0009D044  C8 22 89 18 */	lfd f1, @115-_SDA2_BASE_(r2)
/* 800A00E8 0009D048  FC A4 10 3A */	fmadd f5, f4, f0, f2
/* 800A00EC 0009D04C  C8 C2 88 D8 */	lfd f6, @107-_SDA2_BASE_(r2)
/* 800A00F0 0009D050  C8 42 89 10 */	lfd f2, @114-_SDA2_BASE_(r2)
/* 800A00F4 0009D054  FC E0 3A 3A */	fmadd f7, f0, f8, f7
/* 800A00F8 0009D058  C8 82 89 08 */	lfd f4, @113-_SDA2_BASE_(r2)
/* 800A00FC 0009D05C  FC A0 09 7A */	fmadd f5, f0, f5, f1
/* 800A0100 0009D060  C8 22 89 40 */	lfd f1, @120-_SDA2_BASE_(r2)
/* 800A0104 0009D064  FC C0 31 FA */	fmadd f6, f0, f7, f6
/* 800A0108 0009D068  FC A0 11 7A */	fmadd f5, f0, f5, f2
/* 800A010C 0009D06C  FC 49 50 2A */	fadd f2, f9, f10
/* 800A0110 0009D070  FC C0 01 B2 */	fmul f6, f0, f6
/* 800A0114 0009D074  FC 80 21 7A */	fmadd f4, f0, f5, f4
/* 800A0118 0009D078  FC 03 10 24 */	fdiv f0, f3, f2
/* 800A011C 0009D07C  FC 46 20 24 */	fdiv f2, f6, f4
/* 800A0120 0009D080  FC 02 02 7A */	fmadd f0, f2, f9, f0
/* 800A0124 0009D084  FC 0A 00 2A */	fadd f0, f10, f0
/* 800A0128 0009D088  FC 21 00 32 */	fmul f1, f1, f0
lbl_800A012C:
/* 800A012C 0009D08C  38 21 00 20 */	addi r1, r1, 0x20
/* 800A0130 0009D090  4E 80 00 20 */	blr 
