// Seed: 385831903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = id_6;
  wire id_11;
  ;
  assign module_1.id_11 = 0;
  wire  id_12;
  logic id_13;
  parameter id_14 = (1);
  wire id_15;
  supply0 id_16 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output logic id_8,
    input wire id_9,
    output logic id_10,
    output tri0 id_11
);
  assign id_11 = 1;
  logic [1 'b0 : 1] id_13 = id_5;
  always @(1 or -1'h0) begin : LABEL_0
    id_10 = -1;
  end
  parameter id_14 = 1;
  assign id_10 = id_1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13
  );
  wire id_15;
  wire id_16;
  initial begin : LABEL_1
    id_0 <= 1;
    id_8 = id_4;
  end
endmodule
