<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/impl/gwsynthesis/02_pdm_audio.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/src/02_pdm_audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 13 02:16:21 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>384</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>160</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>97.574(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>31.418</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_16_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.849</td>
</tr>
<tr>
<td>2</td>
<td>33.578</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_15_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.689</td>
</tr>
<tr>
<td>3</td>
<td>33.635</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_14_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.632</td>
</tr>
<tr>
<td>4</td>
<td>33.692</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.575</td>
</tr>
<tr>
<td>5</td>
<td>33.749</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.518</td>
</tr>
<tr>
<td>6</td>
<td>33.806</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_11_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.461</td>
</tr>
<tr>
<td>7</td>
<td>33.863</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_10_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.404</td>
</tr>
<tr>
<td>8</td>
<td>33.920</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.347</td>
</tr>
<tr>
<td>9</td>
<td>33.977</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.290</td>
</tr>
<tr>
<td>10</td>
<td>34.034</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.233</td>
</tr>
<tr>
<td>11</td>
<td>34.091</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.176</td>
</tr>
<tr>
<td>12</td>
<td>34.148</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_5_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.119</td>
</tr>
<tr>
<td>13</td>
<td>34.205</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.062</td>
</tr>
<tr>
<td>14</td>
<td>34.262</td>
<td>sine_rom_sine_rom_0_0_s/DO[2]</td>
<td>pdm_acc_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.005</td>
</tr>
<tr>
<td>15</td>
<td>34.535</td>
<td>sine_rom_sine_rom_0_0_s/DO[0]</td>
<td>pdm_acc_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.731</td>
</tr>
<tr>
<td>16</td>
<td>34.592</td>
<td>sine_rom_sine_rom_0_0_s/DO[0]</td>
<td>pdm_acc_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.674</td>
</tr>
<tr>
<td>17</td>
<td>35.004</td>
<td>sine_rom_sine_rom_0_0_s/DO[0]</td>
<td>pdm_acc_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.262</td>
</tr>
<tr>
<td>18</td>
<td>37.268</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_31_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.998</td>
</tr>
<tr>
<td>19</td>
<td>37.325</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_30_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.941</td>
</tr>
<tr>
<td>20</td>
<td>37.382</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_29_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.884</td>
</tr>
<tr>
<td>21</td>
<td>37.414</td>
<td>phase_accumulator_28_s0/Q</td>
<td>sine_rom_sine_rom_0_1_s/AD[10]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>4.209</td>
</tr>
<tr>
<td>22</td>
<td>37.439</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_28_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.827</td>
</tr>
<tr>
<td>23</td>
<td>37.496</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_27_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.770</td>
</tr>
<tr>
<td>24</td>
<td>37.553</td>
<td>phase_accumulator_2_s0/Q</td>
<td>phase_accumulator_26_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.713</td>
</tr>
<tr>
<td>25</td>
<td>37.574</td>
<td>phase_accumulator_26_s0/Q</td>
<td>sine_rom_sine_rom_0_3_s/AD[8]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>4.049</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>div_cnt_2_s0/Q</td>
<td>div_cnt_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>div_cnt_1_s0/Q</td>
<td>div_cnt_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.729</td>
<td>phase_accumulator_8_s0/Q</td>
<td>phase_accumulator_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>4</td>
<td>0.729</td>
<td>phase_accumulator_12_s0/Q</td>
<td>phase_accumulator_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>5</td>
<td>0.729</td>
<td>phase_accumulator_14_s0/Q</td>
<td>phase_accumulator_14_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>phase_accumulator_26_s0/Q</td>
<td>phase_accumulator_26_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.731</td>
<td>phase_accumulator_20_s0/Q</td>
<td>phase_accumulator_20_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>8</td>
<td>0.731</td>
<td>phase_accumulator_24_s0/Q</td>
<td>phase_accumulator_24_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>9</td>
<td>0.732</td>
<td>phase_accumulator_30_s0/Q</td>
<td>phase_accumulator_30_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>10</td>
<td>0.852</td>
<td>pdm_acc_1_s0/Q</td>
<td>pdm_acc_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>11</td>
<td>0.852</td>
<td>pdm_acc_3_s0/Q</td>
<td>pdm_acc_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>12</td>
<td>0.852</td>
<td>pdm_acc_7_s0/Q</td>
<td>pdm_acc_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>13</td>
<td>0.852</td>
<td>pdm_acc_9_s0/Q</td>
<td>pdm_acc_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>14</td>
<td>0.852</td>
<td>pdm_acc_13_s0/Q</td>
<td>pdm_acc_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>15</td>
<td>0.852</td>
<td>pdm_acc_15_s0/Q</td>
<td>pdm_acc_15_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>16</td>
<td>0.852</td>
<td>phase_accumulator_1_s0/Q</td>
<td>phase_accumulator_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>17</td>
<td>0.852</td>
<td>phase_accumulator_3_s0/Q</td>
<td>phase_accumulator_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>18</td>
<td>0.852</td>
<td>phase_accumulator_7_s0/Q</td>
<td>phase_accumulator_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>19</td>
<td>0.852</td>
<td>phase_accumulator_9_s0/Q</td>
<td>phase_accumulator_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>20</td>
<td>0.852</td>
<td>phase_accumulator_13_s0/Q</td>
<td>phase_accumulator_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>21</td>
<td>0.852</td>
<td>phase_accumulator_15_s0/Q</td>
<td>phase_accumulator_15_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>22</td>
<td>0.959</td>
<td>phase_accumulator_5_s0/Q</td>
<td>phase_accumulator_5_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>23</td>
<td>0.959</td>
<td>phase_accumulator_19_s0/Q</td>
<td>phase_accumulator_19_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>phase_accumulator_25_s0/Q</td>
<td>phase_accumulator_25_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.964</td>
<td>phase_accumulator_4_s0/Q</td>
<td>phase_accumulator_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_28_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_21_s0</td>
</tr>
<tr>
<td>8</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>11.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/COUT</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n118_s/CIN</td>
</tr>
<tr>
<td>11.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n118_s/COUT</td>
</tr>
<tr>
<td>11.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n117_s/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n117_s/COUT</td>
</tr>
<tr>
<td>11.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n116_s/CIN</td>
</tr>
<tr>
<td>11.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n116_s/COUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>n115_s/CIN</td>
</tr>
<tr>
<td>11.759</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n115_s/COUT</td>
</tr>
<tr>
<td>14.425</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">pdm_acc_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>pdm_acc_16_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>pdm_acc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 13.109%; route: 5.098, 51.759%; tC2Q: 3.460, 35.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>11.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/COUT</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n118_s/CIN</td>
</tr>
<tr>
<td>11.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n118_s/COUT</td>
</tr>
<tr>
<td>11.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n117_s/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n117_s/COUT</td>
</tr>
<tr>
<td>11.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n116_s/CIN</td>
</tr>
<tr>
<td>11.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n116_s/COUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>n115_s/CIN</td>
</tr>
<tr>
<td>12.265</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n115_s/SUM</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>pdm_acc_15_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>pdm_acc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.797, 23.371%; route: 2.432, 31.630%; tC2Q: 3.460, 44.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>11.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/COUT</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n118_s/CIN</td>
</tr>
<tr>
<td>11.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n118_s/COUT</td>
</tr>
<tr>
<td>11.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n117_s/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n117_s/COUT</td>
</tr>
<tr>
<td>11.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n116_s/CIN</td>
</tr>
<tr>
<td>12.208</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n116_s/SUM</td>
</tr>
<tr>
<td>12.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">pdm_acc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pdm_acc_14_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pdm_acc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.740, 22.799%; route: 2.432, 31.866%; tC2Q: 3.460, 45.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>11.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/COUT</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n118_s/CIN</td>
</tr>
<tr>
<td>11.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n118_s/COUT</td>
</tr>
<tr>
<td>11.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n117_s/CIN</td>
</tr>
<tr>
<td>12.151</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n117_s/SUM</td>
</tr>
<tr>
<td>12.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>pdm_acc_13_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>pdm_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 22.218%; route: 2.432, 32.106%; tC2Q: 3.460, 45.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>11.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/COUT</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n118_s/CIN</td>
</tr>
<tr>
<td>12.094</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n118_s/SUM</td>
</tr>
<tr>
<td>12.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">pdm_acc_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pdm_acc_12_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pdm_acc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 21.628%; route: 2.432, 32.349%; tC2Q: 3.460, 46.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>n119_s/CIN</td>
</tr>
<tr>
<td>12.037</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n119_s/SUM</td>
</tr>
<tr>
<td>12.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" font-weight:bold;">pdm_acc_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>pdm_acc_11_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>pdm_acc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 21.029%; route: 2.432, 32.596%; tC2Q: 3.460, 46.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/COUT</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>n120_s/CIN</td>
</tr>
<tr>
<td>11.980</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n120_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">pdm_acc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>pdm_acc_10_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>pdm_acc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.512, 20.421%; route: 2.432, 32.847%; tC2Q: 3.460, 46.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/SUM</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>pdm_acc_9_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>pdm_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 19.804%; route: 2.432, 33.102%; tC2Q: 3.460, 47.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/COUT</td>
</tr>
<tr>
<td>11.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>n122_s/CIN</td>
</tr>
<tr>
<td>11.866</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n122_s/SUM</td>
</tr>
<tr>
<td>11.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">pdm_acc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>pdm_acc_8_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>pdm_acc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.398, 19.177%; route: 2.432, 33.361%; tC2Q: 3.460, 47.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/COUT</td>
</tr>
<tr>
<td>11.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/CIN</td>
</tr>
<tr>
<td>11.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/SUM</td>
</tr>
<tr>
<td>11.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>pdm_acc_7_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>pdm_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 18.540%; route: 2.432, 33.624%; tC2Q: 3.460, 47.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/COUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>n124_s/CIN</td>
</tr>
<tr>
<td>11.752</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n124_s/SUM</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">pdm_acc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>pdm_acc_6_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>pdm_acc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 17.893%; route: 2.432, 33.891%; tC2Q: 3.460, 48.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/COUT</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>n125_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n125_s/SUM</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" font-weight:bold;">pdm_acc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>pdm_acc_5_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>pdm_acc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 17.236%; route: 2.432, 34.162%; tC2Q: 3.460, 48.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.075</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/COUT</td>
</tr>
<tr>
<td>11.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>n126_s/CIN</td>
</tr>
<tr>
<td>11.638</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n126_s/SUM</td>
</tr>
<tr>
<td>11.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" font-weight:bold;">pdm_acc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>pdm_acc_4_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>pdm_acc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 16.568%; route: 2.432, 34.438%; tC2Q: 3.460, 48.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[2]</td>
</tr>
<tr>
<td>10.468</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/COUT</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/CIN</td>
</tr>
<tr>
<td>11.581</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/SUM</td>
</tr>
<tr>
<td>11.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>pdm_acc_3_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>pdm_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 15.889%; route: 2.432, 34.718%; tC2Q: 3.460, 49.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.137</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>n130_s/I1</td>
</tr>
<tr>
<td>10.687</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n130_s/COUT</td>
</tr>
<tr>
<td>10.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>n129_s/CIN</td>
</tr>
<tr>
<td>10.744</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">n129_s/COUT</td>
</tr>
<tr>
<td>10.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>n128_s/CIN</td>
</tr>
<tr>
<td>11.307</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n128_s/SUM</td>
</tr>
<tr>
<td>11.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">pdm_acc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>pdm_acc_2_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>pdm_acc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 17.382%; route: 2.101, 31.216%; tC2Q: 3.460, 51.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.137</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>n130_s/I1</td>
</tr>
<tr>
<td>10.687</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n130_s/COUT</td>
</tr>
<tr>
<td>10.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>n129_s/CIN</td>
</tr>
<tr>
<td>11.250</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">n129_s/SUM</td>
</tr>
<tr>
<td>11.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>pdm_acc_1_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>pdm_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 16.676%; route: 2.101, 31.482%; tC2Q: 3.460, 51.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td>sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>8.036</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.137</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>n130_s/I1</td>
</tr>
<tr>
<td>10.838</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n130_s/SUM</td>
</tr>
<tr>
<td>10.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">pdm_acc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>pdm_acc_0_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>pdm_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 11.194%; route: 2.101, 33.554%; tC2Q: 3.460, 55.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>7.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/COUT</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>n70_s/CIN</td>
</tr>
<tr>
<td>7.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>7.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>7.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>7.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>7.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>8.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>8.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>8.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">n66_s/SUM</td>
</tr>
<tr>
<td>8.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>phase_accumulator_31_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>phase_accumulator_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 80.135%; route: 0.336, 8.401%; tC2Q: 0.458, 11.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>7.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/COUT</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>n70_s/CIN</td>
</tr>
<tr>
<td>7.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>7.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>7.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>7.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>7.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>8.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>8.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.147, 79.848%; route: 0.336, 8.523%; tC2Q: 0.458, 11.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>7.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/COUT</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>n70_s/CIN</td>
</tr>
<tr>
<td>7.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>7.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>7.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>8.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>8.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>phase_accumulator_29_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>phase_accumulator_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.090, 79.552%; route: 0.336, 8.648%; tC2Q: 0.458, 11.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sine_rom_sine_rom_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_28_s0/Q</td>
</tr>
<tr>
<td>8.785</td>
<td>3.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sine_rom_sine_rom_0_1_s/CLK</td>
</tr>
<tr>
<td>46.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sine_rom_sine_rom_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.751, 89.111%; tC2Q: 0.458, 10.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>7.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/COUT</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>n70_s/CIN</td>
</tr>
<tr>
<td>7.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>7.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>8.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">n69_s/SUM</td>
</tr>
<tr>
<td>8.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>phase_accumulator_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.033, 79.248%; route: 0.336, 8.777%; tC2Q: 0.458, 11.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>7.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/COUT</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>n70_s/CIN</td>
</tr>
<tr>
<td>8.346</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>8.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>phase_accumulator_27_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>phase_accumulator_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 78.934%; route: 0.336, 8.910%; tC2Q: 0.458, 12.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>phase_accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_2_s0/Q</td>
</tr>
<tr>
<td>5.370</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>n95_s/I0</td>
</tr>
<tr>
<td>6.415</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">n95_s/COUT</td>
</tr>
<tr>
<td>6.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/CIN</td>
</tr>
<tr>
<td>6.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/COUT</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>n91_s/CIN</td>
</tr>
<tr>
<td>6.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n91_s/COUT</td>
</tr>
<tr>
<td>6.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/COUT</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/CIN</td>
</tr>
<tr>
<td>6.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/COUT</td>
</tr>
<tr>
<td>6.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][A]</td>
<td>n87_s/CIN</td>
</tr>
<tr>
<td>6.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">n87_s/COUT</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td>n86_s/CIN</td>
</tr>
<tr>
<td>6.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">n86_s/COUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/CIN</td>
</tr>
<tr>
<td>6.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/COUT</td>
</tr>
<tr>
<td>6.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/CIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][A]</td>
<td>n81_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">n81_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[2][B]</td>
<td>n80_s0/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">n80_s0/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>n79_s1/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n79_s1/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/CIN</td>
</tr>
<tr>
<td>7.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/COUT</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>n76_s/CIN</td>
</tr>
<tr>
<td>7.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>7.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>7.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>7.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>7.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/COUT</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/CIN</td>
</tr>
<tr>
<td>8.289</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/SUM</td>
</tr>
<tr>
<td>8.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.919, 78.611%; route: 0.336, 9.046%; tC2Q: 0.458, 12.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/Q</td>
</tr>
<tr>
<td>8.625</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_3_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
<tr>
<td>46.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.591, 88.680%; tC2Q: 0.458, 11.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>n9_s0/I2</td>
</tr>
<tr>
<td>5.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n9_s0/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>n10_s0/I1</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n10_s0/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>phase_accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_8_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>n89_s/I1</td>
</tr>
<tr>
<td>5.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n89_s/SUM</td>
</tr>
<tr>
<td>5.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>phase_accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>phase_accumulator_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>phase_accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_12_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>n85_s/I1</td>
</tr>
<tr>
<td>5.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n85_s/SUM</td>
</tr>
<tr>
<td>5.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>phase_accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>phase_accumulator_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>phase_accumulator_14_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_14_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>n83_s/I1</td>
</tr>
<tr>
<td>5.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">n83_s/SUM</td>
</tr>
<tr>
<td>5.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>phase_accumulator_14_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>phase_accumulator_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>n71_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">n71_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>phase_accumulator_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_20_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>n77_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">n77_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>phase_accumulator_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_24_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>n73_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n73_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>phase_accumulator_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>n67_s/I1</td>
</tr>
<tr>
<td>5.249</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>pdm_acc_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>n129_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">n129_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>pdm_acc_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>pdm_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>pdm_acc_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_3_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>n127_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n127_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>pdm_acc_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>pdm_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>pdm_acc_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_7_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>n123_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">n123_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>pdm_acc_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>pdm_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>pdm_acc_9_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_9_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>n121_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n121_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>pdm_acc_9_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>pdm_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>pdm_acc_13_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_13_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n117_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n117_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>pdm_acc_13_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>pdm_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>pdm_acc_15_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_15_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>n115_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n115_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>pdm_acc_15_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>pdm_acc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[0][B]</td>
<td>n96_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" background: #97FFFF;">n96_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>phase_accumulator_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>phase_accumulator_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_3_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][B]</td>
<td>n94_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">n94_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>phase_accumulator_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>phase_accumulator_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_7_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][B]</td>
<td>n90_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">n90_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>phase_accumulator_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>phase_accumulator_9_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_9_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td>n88_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">n88_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>phase_accumulator_9_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>phase_accumulator_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>phase_accumulator_13_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_13_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td>n84_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n84_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>phase_accumulator_13_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>phase_accumulator_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>phase_accumulator_15_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_15_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>n82_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">n82_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>phase_accumulator_15_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>phase_accumulator_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_5_s0/Q</td>
</tr>
<tr>
<td>5.081</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C32[2][B]</td>
<td>n92_s/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n92_s/SUM</td>
</tr>
<tr>
<td>5.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>phase_accumulator_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>phase_accumulator_19_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_19_s0/Q</td>
</tr>
<tr>
<td>5.081</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[0][B]</td>
<td>n78_s/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">n78_s/SUM</td>
</tr>
<tr>
<td>5.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>phase_accumulator_19_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>phase_accumulator_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>phase_accumulator_25_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_25_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>n72_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">n72_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>phase_accumulator_25_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>phase_accumulator_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>phase_accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_4_s0/Q</td>
</tr>
<tr>
<td>5.086</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td>n93_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n93_s/SUM</td>
</tr>
<tr>
<td>5.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>phase_accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>phase_accumulator_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ce_4_8mhz_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_21_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>56</td>
<td>clk_24mhz</td>
<td>31.418</td>
<td>0.262</td>
</tr>
<tr>
<td>52</td>
<td>ce_4_8mhz</td>
<td>38.282</td>
<td>3.914</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[20]</td>
<td>37.581</td>
<td>3.584</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[21]</td>
<td>37.751</td>
<td>3.414</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[31]</td>
<td>37.746</td>
<td>3.419</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[22]</td>
<td>37.583</td>
<td>3.582</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[23]</td>
<td>37.753</td>
<td>3.412</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[27]</td>
<td>37.740</td>
<td>3.425</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[29]</td>
<td>37.753</td>
<td>3.412</td>
</tr>
<tr>
<td>5</td>
<td>phase_accumulator[30]</td>
<td>37.753</td>
<td>3.412</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C35</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C36</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C13</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C33</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C34</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C32</td>
<td>58.33%</td>
</tr>
<tr>
<td>R15C14</td>
<td>56.94%</td>
</tr>
<tr>
<td>R15C21</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C37</td>
<td>43.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
