// Seed: 187335572
module module_0 (
    id_1
);
  input wire id_1;
  always @(1 or posedge (1 && module_0)) begin : LABEL_0
    id_2 = #id_3 1;
  end
  assign id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = "";
  wire id_5;
  tri1 id_6 = 1'b0;
  wire id_7;
  id_8(
      .id_0(id_7), .id_1(1), .id_2((id_6)), .id_3(1)
  );
  module_0 modCall_1 (id_7);
  assign id_7 = id_7;
endmodule
