# Reading E:/Altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA\ Work/PROCESSOR/ALU {D:/THISHANI/ACA/FPGA Work/PROCESSOR/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:47 on Jun 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA Work/PROCESSOR/ALU" D:/THISHANI/ACA/FPGA Work/PROCESSOR/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:12:48 on Jun 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.ALU
# vsim work.ALU 
# Start time: 23:12:53 on Jun 18,2021
# Loading work.ALU
add wave -position end  sim:/ALU/ADD
add wave -position end  sim:/ALU/SUB
add wave -position end  sim:/ALU/MUL
add wave -position end  sim:/ALU/A_bus
add wave -position end  sim:/ALU/B_bus
add wave -position end  sim:/ALU/op
add wave -position end  sim:/ALU/C_bus
add wave -position end  sim:/ALU/Z
run
run
run
force -freeze sim:/ALU/A_bus 101 0
force -freeze sim:/ALU/B_bus zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz 0
force -freeze sim:/ALU/op 1 0
force -freeze {sim:/ALU/A_bus[0]} 1 0
noforce {sim:/ALU/A_bus[2]}
force -freeze {sim:/ALU/A_bus[2]} 1 0
force -freeze {sim:/ALU/B_bus[0]} 1 0
force -freeze {sim:/ALU/B_bus[1]} 1 0
force -freeze {sim:/ALU/op[3]} 1 0
force -freeze {sim:/ALU/op[1]} 1 0
run
force -freeze sim:/ALU/B_bus 0 0
force -freeze {sim:/ALU/B_bus[31]} St0 0
force -freeze {sim:/ALU/B_bus[31]} 0 0
force -freeze sim:/ALU/B_bus 00000000000000000000000000000011 0
noforce {sim:/ALU/B_bus[2]}
force -freeze {sim:/ALU/B_bus[2]} 0 0
run
force -freeze {sim:/ALU/op[2]} 1 0
force -freeze {sim:/ALU/op[2]} St1 0
force -freeze {sim:/ALU/op[1]} 0 0
force -freeze {sim:/ALU/op[0]} 0 0
run
# End time: 23:48:23 on Jun 18,2021, Elapsed time: 0:35:30
# Errors: 0, Warnings: 0
