.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH reset_clock  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreset_clock\fR \-  Removes previously created clock assertions
.SH Syntax \fBreset_clock\fR  {-all | <clock_list>}  
.P Removes previously created clock assertions. 
.SH Parameters    "\fB-all\fR" Removes all clocks in the design.  "\fB<clock_list>\fR" Specifies the list of clocks for which the clock assertion is removed. 
.SH Examples
.RS  "*" 2 The following commands reset a list of clocks and all clocks, and display the results using the report_clocks command:  report_clocks  # Generates the following report:  -----------------------------------------------------------------  Clock Descriptions  -----------------------------------------------------------------  Attributes  --------------------------------------------------------------------  Clock Name   Source   Period   Lead   Trail   Generated   Propagated  --------------------------------------------------------------------  CK1          CLK1     20.000   0.000  10.000   n          n  CK2          CLK1     10.000   0.000  5.000    n          n  --------------------------------------------------------------------  Generated-Clock Descriptions  ------------------------------------------------------------------------------------------  Name    Generated   Master      Master-clock Invert Freq.     Duty-Cycle   Edges   Edge-Shift          Source(pin) Source(pin)                     Multiplier  ------------------------------------------------------------------------------------------  GCLK4   u8/Q        CLK4        CLK_W_4      n      1/2        -           -       -  reset_clock [get_clocks CK1]  report_clocks  -------------------------------------------------------------------  Clock Descriptions  --------------------------------------------------------------------  Attributes  --------------------------------------------------------------------  Clock Name   Source   Period   Lead   Trail   Generated   Propagated  ---------------------------------------------------------------------  CK2          CLK1     10.000   0.000  5.000   n           n  ---------------------------------------------------------------------  ---------------------------------------------------------------------  Generated-Clock Descriptions  -------------------------------------------------------------------------------------------  Name   Generated    Master      Master-clock  Invert  Freq.      Duty-Cycle  Edges  Edge-Shift         Source(pin)  Source(pin)                       Multiplier  --------------------------------------------------------------------------------------------  GCLK4  u8/Q         CLK4        CLK_W_4       n       1/2        -           -      -
.RE 
.SH Related Information
.RS  "*" 2 report_clocks
.RE
.P
