Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Jul 18 13:36:18 2023
| Host         : LAPTOP-JF2J0TDM running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file ./report/rgb2gray_top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.628        0.000                      0                 1356        0.246        0.000                      0                 1356        4.500        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.628        0.000                      0                 1356        0.246        0.000                      0                 1356        4.500        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.262ns (67.793%)  route 0.124ns (32.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.390     0.390    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unplaced)         0.124     0.679    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_BVALID
                         LUT4 (Prop_lut4_I3_O)        0.098     0.777 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.777    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.411     0.411    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728                bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



