/**
  ******************************************************************************
  * @file    bl808_clock.c
  * @version V1.0
  * @date
  * @brief   This file is the standard driver c file
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#include "bl808_clock.h"

/** @addtogroup  BL808_Peripheral_Driver
 *  @{
 */

/** @addtogroup  CLOCK
 *  @{
 */

/** @defgroup  CLOCK_Private_Macros
 *  @{
 */

/*@} end of group CLOCK_Private_Macros */

/** @defgroup  CLOCK_Private_Types
 *  @{
 */

/*@} end of group CLOCK_Private_Types */

/** @defgroup  CLOCK_Private_Variables
 *  @{
 */

/*@} end of group CLOCK_Private_Variables */

/** @defgroup  CLOCK_Global_Variables
 *  @{
 */

/*@} end of group CLOCK_Global_Variables */

/** @defgroup  CLOCK_Private_Fun_Declaration
 *  @{
 */

/*@} end of group CLOCK_Private_Fun_Declaration */

/** @defgroup  CLOCK_Private_Functions
 *  @{
 */

/*@} end of group CLOCK_Private_Functions */

/** @defgroup  CLOCK_Public_Functions
 *  @{
 */

static uint32_t ATTR_CLOCK_SECTION Clock_Get_WIFI_PLL_Output(uint32_t pllOut)
{
    uint8_t xtalType = 0;
    uint32_t tmpVal = 0;
    uint32_t vcoFreq = 0;
    uint32_t calculationDiv = (1 << 19);

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(GLB_BASE, GLB_WIFI_PLL_CFG6), GLB_WIFIPLL_SDMIN);

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            /* Calculation method:* wifipll_sdmin / calculationDiv * xtal_freq * 1000 * 1000 / cpupll_refdiv_ratio */
            case GLB_XTAL_NONE:
                return (0);
            case GLB_XTAL_24M:
                /* 960000000 */
                vcoFreq = tmpVal / calculationDiv * 24 * 1000 * 1000;
                break;
            case GLB_XTAL_32M:
                /* 960000000 */
                vcoFreq = tmpVal / calculationDiv * 32 * 1000 * (1000 / 2);
                break;
            case GLB_XTAL_38P4M:
                /* 960000000 */
                vcoFreq = tmpVal / calculationDiv * 384 * 100 * (1000 / 2);
                break;
            case GLB_XTAL_40M:
                /* 960000000 */
                vcoFreq = tmpVal / calculationDiv * 40 * 1000 * (1000 / 2);
                break;
            case GLB_XTAL_26M:
                /* 959920000 */
                vcoFreq = 200 * tmpVal / calculationDiv * 26 * 5000;
                break;
            case GLB_XTAL_RC32M:
                /* 960000000 */
                vcoFreq = tmpVal / calculationDiv * 32 * 1000 * (1000 / 2);
                break;
            default:
                return (0);
        }
    } else {
        return (0);
    }

    if ((vcoFreq >= 955000000) && (vcoFreq <= 965000000)) {
        /* vcoFreq:959920000~960000000 */
        return (pllOut);
    } else {
        return (0);
    }
}

static uint32_t ATTR_CLOCK_SECTION Clock_Get_CPU_PLL_Output(uint32_t pllOut)
{
    uint8_t xtalType = 0;
    uint32_t tmpVal = 0;
    uint32_t vcoFreq = 0;
    uint32_t calculationDiv = (1 << 11);

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(CCI_BASE, CCI_CPU_PLL_CFG6), CCI_CPUPLL_SDMIN);

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            /* Calculation method:xtal_freq * 1000 * cpupll_sdmin / calculationDiv * 1000 / cpupll_refdiv_ratio */
            case GLB_XTAL_NONE:
                return (0);
            case GLB_XTAL_24M:
                /* 480000000;399996000;379998000 */
                vcoFreq = 24 * 1000 * tmpVal / calculationDiv * (1000 / 2);
                break;
            case GLB_XTAL_32M:
                /* 480000000;400000000;380000000 */
                vcoFreq = 32 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_38P4M:
                /* 480000000;399998250;379996750 */
                vcoFreq = 384 * 100 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_40M:
                /* 480000000;400000000;380000000 */
                vcoFreq = 40 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_26M:
                /* 479997000;399997500;379996000 */
                vcoFreq = 26 * 1000 * tmpVal / calculationDiv * (1000 / 2);
                break;
            case GLB_XTAL_RC32M:
                /* 480000000;400000000;380000000 */
                vcoFreq = 32 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            default:
                return (0);
        }
    } else {
        return (0);
    }

    if ((vcoFreq >= 475000000) && (vcoFreq <= 485000000)) {
        /* vcoFreq:479997000~480000000 */
        return (pllOut / 100 * 120);
    } else if ((vcoFreq >= 395000000 && vcoFreq <= 405000000)) {
        /* vcoFreq:399996000~400000000 */
        return (pllOut);
    } else if ((vcoFreq >= 375000000 && vcoFreq <= 385000000)) {
        /* vcoFreq:379996000~380000000 */
        return (pllOut / 100 * 95);
    } else {
        return (0);
    }
}

static uint32_t ATTR_CLOCK_SECTION Clock_Get_AUPLL_Output(CLOCK_AUPLL_Type clockAupllType)
{
    uint8_t xtalType = 0;
    uint32_t tmpVal = 0;
    uint32_t vcoFreq = 0;
    uint32_t calculationDiv = (1 << 11);

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(CCI_BASE, CCI_AUDIO_PLL_CFG6), CCI_AUPLL_SDMIN);

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            /* Calculation method:xtal_freq * 1000 * aupll_sdmin / calculationDiv * 1000 / cpupll_refdiv_ratio */
            case GLB_XTAL_NONE:
                return (0);
            case GLB_XTAL_24M:
                /* 442365000;451582000 */
                vcoFreq = 24 * 1000 * tmpVal / calculationDiv * (1000 / 2);
                break;
            case GLB_XTAL_32M:
                /* 442367000;451582000 */
                vcoFreq = 32 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_38P4M:
                /* 442364000;451579500; */
                vcoFreq = 384 * 100 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_40M:
                /* 442368000;451582000 */
                vcoFreq = 40 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            case GLB_XTAL_26M:
                /* 442368000;451578500 */
                vcoFreq = 26 * 1000 * tmpVal / calculationDiv * (1000 / 2);
                break;
            case GLB_XTAL_RC32M:
                /* 442367000;451582000 */
                vcoFreq = 32 * 1000 * tmpVal / calculationDiv * (1000 / 4);
                break;
            default:
                return (0);
        }
    } else {
        return (0);
    }

    if ((vcoFreq >= 451000000) && (vcoFreq <= 452000000)) {
        /* vcoFreq:451578500~451582000 */
        vcoFreq = 451584000;
    } else if ((vcoFreq >= 442000000) && (vcoFreq <= 443000000)) {
        /* vcoFreq:442364000~442368000 */
        vcoFreq = 442368000;
    } else {
        return (0);
    }

    switch (clockAupllType) {
        case CLOCK_AUPLL_DIV1:
            return (vcoFreq);
        case CLOCK_AUPLL_DIV2:
            return (vcoFreq / 2);
        case CLOCK_AUPLL_DIV2P5:
            return (vcoFreq * 2 / 5);
        case CLOCK_AUPLL_DIV3:
            return (vcoFreq / 3);
        case CLOCK_AUPLL_DIV4:
            return (vcoFreq / 4);
        case CLOCK_AUPLL_DIV5:
            return (vcoFreq / 5);
        case CLOCK_AUPLL_DIV6:
            return (vcoFreq / 6);
        case CLOCK_AUPLL_DIV10:
            return (vcoFreq / 10);
        case CLOCK_AUPLL_DIV15:
            return (vcoFreq / 15);
        default:
            return (0);
    }
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_Get_Audio_PLL_Output()
{
    uint32_t tmpVal = 0;

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(CCI_BASE, CCI_AUDIO_PLL_CFG1), CCI_AUPLL_POSTDIV);

    return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV1) / tmpVal;
}

static uint32_t ATTR_CLOCK_SECTION Clock_Get_MIPI_PLL_Output()
{
    uint8_t xtalType = 0;
    uint32_t tmpVal = 0;
    uint32_t vcoFreq = 0;
    uint32_t calculationDiv = (1 << 11);

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(GLB_BASE, GLB_MIPI_PLL_CFG6), GLB_MIPIPLL_SDMIN);

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            /* Calculation method:xtal_freq * 1000 or 500 * mipipll_sdmin / calculationDiv * 1000 or 2000 / cpupll_refdiv_ratio */
            case GLB_XTAL_NONE:
                return (0);
            case GLB_XTAL_24M:
                /* 1500000000 */
                vcoFreq = 24 * 1000 * tmpVal / calculationDiv * 1000;
                break;
            case GLB_XTAL_32M:
                /* 1500000000 */
                vcoFreq = 32 * 500 * tmpVal / calculationDiv * (2000 / 2);
                break;
            case GLB_XTAL_38P4M:
                /* 1500000000 */
                vcoFreq = 384 * 50 * tmpVal / calculationDiv * (2000 / 2);
                break;
            case GLB_XTAL_40M:
                /* 1500000000 */
                vcoFreq = 40 * 500 * tmpVal / calculationDiv * (2000 / 2);
                break;
            case GLB_XTAL_26M:
                /* 1499989000 */
                vcoFreq = 26 * 1000 * tmpVal / calculationDiv * 1000;
                break;
            case GLB_XTAL_RC32M:
                /* 1500000000 */
                vcoFreq = 32 * 500 * tmpVal / calculationDiv * (2000 / 2);
                break;
            default:
                return (0);
        }
    } else {
        return (0);
    }

    if ((vcoFreq >= 1490000000) && (vcoFreq <= 1510000000)) {
        /* vcoFreq:1499989000~1500000000 */
        return (1500000000);
    } else {
        return (0);
    }
}

#ifndef CONFIG_SUPPORT_UART_CLOCK_GET_ONLY
static uint32_t ATTR_CLOCK_SECTION Clock_Get_UHS_PLL_Output()
{
    uint8_t xtalType = 0;
    uint32_t tmpVal = 0;
    uint32_t vcoFreq = 0;
    uint32_t calculationDiv = (1 << 11);

    tmpVal = BL_GET_REG_BITS_VAL(BL_RD_REG(GLB_BASE, GLB_UHS_PLL_CFG6), GLB_UHSPLL_SDMIN);

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            /* Calculation method:xtal_freq * 500 or 250 * uhspll_sdmin / calculationDiv * 2000 or 4000 / cpupll_refdiv_ratio */
            case GLB_XTAL_NONE:
                return (0);
            case GLB_XTAL_24M:
                /* 2299992000;2199996000;2100000000;1999992000;1599996000;1500000000;1399992000;1065996000;799992000;666996000;399996000 */
                vcoFreq = 24 * 500 * tmpVal / calculationDiv * 2000;
                break;
            case GLB_XTAL_32M:
                /* 2300000000;2200000000;2100000000;2000000000;1600000000;1500000000;1400000000;1066000000;800000000;667000000;400000000 */
                vcoFreq = 32 * 250 * tmpVal / calculationDiv * (4000 / 2);
                break;
            case GLB_XTAL_38P4M:
                /* 2299996000;2199992000;2100000000;1999996000;1599992000;1500000000;1399996000;1065992000;799996000;666992000;399992000 */
                vcoFreq = 384 * 25 * tmpVal / calculationDiv * (4000 / 2);
                break;
            case GLB_XTAL_40M:
                /* 2300000000;2200000000;2100000000;2000000000;1600000000;1500000000;1400000000;1065996000;800000000;666992000;400000000 */
                vcoFreq = 40 * 250 * tmpVal / calculationDiv * (4000 / 2);
                break;
            case GLB_XTAL_26M:
                /* 2299996000;2199996000;2099994000;1999994000;1599990000;1499988000;1399988000;1066000000;799994000;666998000;399990000 */
                vcoFreq = 26 * 500 * tmpVal / calculationDiv * 2000;
                break;
            case GLB_XTAL_RC32M:
                /* 2300000000;2200000000;2100000000;2000000000;1600000000;1500000000;1400000000;1066000000;800000000;667000000;400000000 */
                vcoFreq = 32 * 250 * tmpVal / calculationDiv * (4000 / 2);
                break;
            default:
                return (0);
        }
    } else {
        return (0);
    }

    if ((vcoFreq >= 2295000000) && (vcoFreq <= 2305000000)) {
        /* vcoFreq:2299992000~2300000000 */
        return (2300000000);
    } else if ((vcoFreq >= 2195000000) && (vcoFreq <= 2205000000)) {
        /* vcoFreq:2199992000~2200000000 */
        return (2200000000);
    } else if ((vcoFreq >= 2095000000) && (vcoFreq <= 2105000000)) {
        /* vcoFreq:2099994000~2100000000 */
        return (2100000000);
    } else if ((vcoFreq >= 1995000000 && vcoFreq <= 2005000000)) {
        /* vcoFreq:1999992000~2000000000 */
        return (2000000000);
    } else if ((vcoFreq >= 1595000000 && vcoFreq <= 1605000000)) {
        /* vcoFreq:1599990000~1600000000 */
        return (1600000000);
    } else if ((vcoFreq >= 1495000000 && vcoFreq <= 1505000000)) {
        /* vcoFreq:1499988000~1500000000 */
        return (1500000000);
    } else if ((vcoFreq >= 1395000000 && vcoFreq <= 1405000000)) {
        /* vcoFreq:1399988000~1400000000 */
        return (1400000000);
    } else if ((vcoFreq >= 1064000000 && vcoFreq <= 1068000000)) {
        /* vcoFreq:1065992000~1066000000 */
        return (1066000000);
    } else if ((vcoFreq >= 799000000 && vcoFreq <= 801000000)) {
        /* vcoFreq:799992000~800000000 */
        return (800000000);
    } else if ((vcoFreq >= 666000000 && vcoFreq <= 668000000)) {
        /* vcoFreq:666992000~667000000 */
        return (667000000);
    } else if ((vcoFreq >= 399000000 && vcoFreq <= 401000000)) {
        /* vcoFreq:399990000~400000000 */
        return (400000000);
    } else {
        return (0);
    }
}
#endif
static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_Get_WIFI_PLL_Output(uint32_t pllOut)
{
    return Clock_Get_WIFI_PLL_Output(pllOut);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_EMI_Get_WIFI_PLL_Output(uint32_t pllOut)
{
    return Clock_Get_WIFI_PLL_Output(pllOut);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_EMI_Get_CPU_PLL_Output(uint32_t pllOut)
{
    return Clock_Get_CPU_PLL_Output(pllOut);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_Xtal_Output(void)
{
    uint8_t xtalType = 0;

    if (HBN_Get_Xtal_Type(&xtalType) == SUCCESS) {
        switch (xtalType) {
            case GLB_XTAL_NONE:
                return 0;
            case GLB_XTAL_24M:
                return 24 * 1000 * 1000;
            case GLB_XTAL_32M:
                return 32 * 1000 * 1000;
            case GLB_XTAL_38P4M:
                return 38.4 * 1000 * 1000;
            case GLB_XTAL_40M:
                return 40 * 1000 * 1000;
            case GLB_XTAL_26M:
                return 26 * 1000 * 1000;
            case GLB_XTAL_RC32M:
                return 32 * 1000 * 1000;
            default:
                return 0;
        }
    } else {
        return 40 * 1000 * 1000;
    }
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_XClk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* rc32m */
        return (32 * 1000 * 1000);
    } else if (sel == 1) {
        /* xtal */
        return Clock_Xtal_Output();
    } else {
        return 0;
    }
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_F32k_Mux_Output(uint8_t sel)
{
    uint32_t tmpVal;
    uint32_t div = 0;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG0);
    div = BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_32K_DIV);

    if (sel == 0) {
        /* src32K */
        return (32 * 1000);
    } else if (sel == 1) {
        /* xtal 32K */
        return (32 * 1000);
    } else {
        return Clock_Xtal_Output() / (div + 1);
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_F32k_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);

    return BL_GET_REG_BITS_VAL(tmpVal, HBN_F32K_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_320M_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm wifi pll 320m */
        return Clock_DSP_Get_WIFI_PLL_Output(320 * 1000 * 1000);
    } else if (sel == 1) {
        /* mm aupll div1 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV1);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_DSP_Get_Muxpll_320M_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_MM_MUXPLL_320M_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_240M_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm wifi pll 240m */
        return Clock_DSP_Get_WIFI_PLL_Output(240 * 1000 * 1000);
    } else if (sel == 1) {
        /* mm aupll div2 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV2);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_DSP_Get_Muxpll_240M_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_MM_MUXPLL_240M_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_160M_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm wifi pll 160m */
        return Clock_DSP_Get_WIFI_PLL_Output(160 * 1000 * 1000);
    } else if (sel == 1) {
        /* cpu pll 160m */
        return Clock_Get_CPU_PLL_Output(160 * 1000 * 1000);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_DSP_Get_Muxpll_160M_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_MM_MUXPLL_160M_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_160M_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* wifi pll 160m */
        return Clock_Get_WIFI_PLL_Output(160 * 1000 * 1000);
    } else if (sel == 1) {
        /* top cpu pll 160m */
        return Clock_Get_CPU_PLL_Output(160 * 1000 * 1000);
    } else if (sel == 2) {
        /* top aupll div2 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV2);
    } else if (sel == 3) {
        /* aupll div2p5 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV2P5);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_Muxpll_160M_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_TOP_MUXPLL_160M_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_80M_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* wifi pll 80m */
        return Clock_Get_WIFI_PLL_Output(80 * 1000 * 1000);
    } else if (sel == 1) {
        /* top cpu pll 80m */
        return Clock_Get_CPU_PLL_Output(80 * 1000 * 1000);
    } else if (sel == 2) {
        /* aupll div5 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV5);
    } else if (sel == 3) {
        /* aupll div6 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV6);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_Muxpll_80M_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_TOP_MUXPLL_80M_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_MCU_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* cpu pll 400m */
        return Clock_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else if (sel == 1) {
        /* aupll div1 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV1);
    } else if (sel == 2) {
        /* wifi pll 240m */
        return Clock_Get_WIFI_PLL_Output(240 * 1000 * 1000);
    } else if (sel == 3) {
        /* wifi pll 320m */
        return Clock_Get_WIFI_PLL_Output(320 * 1000 * 1000);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_MCU_XClk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
    tmpVal = BL_GET_REG_BITS_VAL(tmpVal, HBN_ROOT_CLK_SEL);

    return (tmpVal & 0x1);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_MCU_Root_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
    tmpVal = BL_GET_REG_BITS_VAL(tmpVal, HBN_ROOT_CLK_SEL);

    return ((tmpVal >> 1) & 0x1);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_MCU_Root_Clk_Mux_Output(uint8_t sel)
{
    uint32_t tmpVal;

    if (sel == 0) {
        /* xclk */
        return Clock_XClk_Mux_Output(Clock_Get_MCU_XClk_Sel_Val());
    } else if (sel == 1) {
        /* pll */
        tmpVal = BL_RD_REG(PDS_BASE, PDS_CPU_CORE_CFG1);
        sel = BL_GET_REG_BITS_VAL(tmpVal, PDS_REG_PLL_SEL);
        return Clock_MCU_Clk_Mux_Output(sel);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_MCU_HClk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SYS_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_HCLK_DIV);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_Peri_BClk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SYS_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_BCLK_DIV);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_LP_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(PDS_BASE, PDS_CPU_CORE_CFG7);

    return BL_GET_REG_BITS_VAL(tmpVal, PDS_REG_PICO_DIV);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_XClk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* rc32m */
        return (32 * 1000 * 1000);
    } else if (sel == 1) {
        /* xtal */
        return Clock_Xtal_Output();
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_DSP_XClk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_XCLK_CLK_SEL);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_DSP_Root_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CPU_ROOT_CLK_SEL);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 240m */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else if (sel == 1) {
        /* mm mux 320m  */
        return Clock_DSP_320M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_320M_Sel_Val());
    } else if (sel == 2 || sel == 3) {
        /* cpu pll 400m */
        return Clock_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else {
        return 0;
    }
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_Root_Clk_Mux_Output(uint8_t sel)
{
    uint32_t tmpVal;

    if (sel == 0) {
        /* xclk */
        return Clock_DSP_XClk_Mux_Output(Clock_Get_DSP_XClk_Sel_Val());
    } else if (sel == 1) {
        /* pll */
        tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);
        sel = BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CPU_CLK_SEL);
        return Clock_DSP_Clk_Mux_Output(sel);
    } else {
        return 0;
    }
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_DSP_HClk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CPU_CLK_DIV);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_DSP_BClk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_BCLK2X_DIV);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_DSP_MM_Bclk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_BCLK1X_SEL);
}

static inline uint8_t ATTR_CLOCK_SECTION Clock_Get_MM_BClk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_BCLK1X_DIV);
}

static inline uint32_t ATTR_CLOCK_SECTION Clock_DSP_MM_BCLK_Mux_Output(uint8_t sel)
{
    if (sel == 0 || sel == 1) {
        /* mm xclk */
        return Clock_DSP_XClk_Mux_Output(Clock_Get_DSP_XClk_Sel_Val());
    } else if (sel == 2) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 3) {
        /* mm mux 240m */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else {
        return 0;
    }
}

/****************************************************************************/ /**
 * @brief  Get System Clock
 *
 * @param  type: System clock type
 *
 * @return System clock value
 *
*******************************************************************************/
uint32_t ATTR_CLOCK_SECTION Clock_System_Clock_Get(BL_System_Clock_Type type)
{
    uint32_t clock = 0;
    uint32_t div = 0;

    switch (type) {
        case BL_SYSTEM_CLOCK_MCU_XCLK:
            /*!< mcu xclk clock */
            return Clock_XClk_Mux_Output(Clock_Get_MCU_XClk_Sel_Val());
        case BL_SYSTEM_CLOCK_MCU_ROOT_CLK:
            /*!< mcu root clock */
            return Clock_MCU_Root_Clk_Mux_Output(Clock_Get_MCU_Root_Clk_Sel_Val());

        case BL_SYSTEM_CLOCK_MCU_CLK:
            /*!< mcu fast clock/cpu clock */
            clock = Clock_MCU_Root_Clk_Mux_Output(Clock_Get_MCU_Root_Clk_Sel_Val());
            div = Clock_Get_MCU_HClk_Div_Val();
            return clock / (div + 1);
#ifndef CONFIG_DISABLE_ALL_CLOCK_GET_EXCEPT_SYSTEM_CLOCK
        case BL_SYSTEM_CLOCK_MCU_BCLK:
            ATTR_FALLTHROUGH();

        case BL_SYSTEM_CLOCK_MCU_PBCLK:
            /*!< mcu peri bus clock */
            clock = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_CLK);
            div = Clock_Get_Peri_BClk_Div_Val();
            return clock / (div + 1);

        case BL_SYSTEM_CLOCK_DSP_XCLK:
            /*!< dsp xclk clock */
            return Clock_DSP_XClk_Mux_Output(Clock_Get_DSP_XClk_Sel_Val());

        case BL_SYSTEM_CLOCK_DSP_ROOT_CLK:
            /*!< dsp root clock */
            return Clock_DSP_Root_Clk_Mux_Output(Clock_Get_DSP_Root_Clk_Sel_Val());

        case BL_SYSTEM_CLOCK_DSP_CLK:
            /*!< dsp fast clock/cpu clock */
            clock = Clock_DSP_Root_Clk_Mux_Output(Clock_Get_DSP_Root_Clk_Sel_Val());
            div = Clock_Get_DSP_HClk_Div_Val();
            return clock / (div + 1);

        case BL_SYSTEM_CLOCK_DSP_BCLK:
            /*!< dsp bus clock */
            clock = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_CLK);
            div = Clock_Get_DSP_BClk_Div_Val();
            return clock / (div + 1);

        case BL_SYSTEM_CLOCK_DSP_PBCLK:
            /*!< DSP mm bus clock */
            clock = Clock_DSP_MM_BCLK_Mux_Output(Clock_Get_DSP_MM_Bclk_Sel_Val());
            div = Clock_Get_MM_BClk_Div_Val();
            return clock / (div + 1);

        case BL_SYSTEM_CLOCK_LP_CLK:
            /*!< lp clock */
            clock = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
            div = Clock_Get_LP_Clk_Div_Val();
            return clock / (div + 1);

        case BL_SYSTEM_CLOCK_F32K:
            /*!< f32k clock */
            return Clock_F32k_Mux_Output(Clock_Get_F32k_Sel_Val());

        case BL_SYSTEM_CLOCK_XTAL:
            /*!< xtal clock */
            return Clock_Xtal_Output();
#endif
        default:
            return 0;
    }
}

static inline uint32_t Clock_EMI_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mcu pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
    } else if (sel == 1 || sel == 5) {
        /* emi aupll div1 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV1);
    } else if (sel == 2 || sel == 6) {
        /* emi wifi pll 320m */
        return Clock_EMI_Get_WIFI_PLL_Output(320 * 1000 * 1000);
    } else if (sel == 3 || sel == 7) {
        /* emi cpu pll 400m */
        return Clock_EMI_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else if (sel == 4) {
        /* emi cpu pll 200m */
        return Clock_EMI_Get_CPU_PLL_Output(200 * 1000 * 1000);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_EMI_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_EMI_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_EMI_CLK_DIV);
}

static inline uint8_t Clock_Get_EMI_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_EMI_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_EMI_CLK_SEL);
}

static inline uint32_t Clock_Get_EMI_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_EMI_Clk_Div_Val();

    return Clock_EMI_Clk_Mux_Output(Clock_Get_EMI_Clk_Sel_Val()) / (div + 1);
}

static inline uint32_t Clock_PARAMB_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* emi cpu pll 400m */
        return Clock_EMI_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else if (sel == 1) {
        /* emi wifi pll 320m */
        return Clock_EMI_Get_WIFI_PLL_Output(320 * 1000 * 1000);
    } else if (sel == 2 || sel == 3) {
        /* mm aupll div1 clk */
        return Clock_Get_AUPLL_Output(CLOCK_AUPLL_DIV1);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_PSRAMB_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_PSRAM_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PSRAMB_CLK_DIV);
}

static inline uint8_t Clock_Get_PSRAMB_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_PSRAM_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PSRAMB_CLK_SEL);
}

static inline uint32_t Clock_Get_PSRAMB_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_PSRAMB_Clk_Div_Val();

    return Clock_PARAMB_Clk_Mux_Output(Clock_Get_PSRAMB_Clk_Sel_Val()) / (div + 1);
}

static inline uint32_t Clock_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 1) {
        /* mm mux 240m */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else if (sel == 2) {
        /* cpu pll 400m */
        return Clock_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else if (sel == 3) {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
        ;
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CLK_DIV);
}

static inline uint8_t Clock_Get_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CLK_SEL);
}

static inline uint32_t Clock_Get_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_Clk_Div_Val();

    return Clock_Clk_Mux_Output(Clock_Get_Clk_Sel_Val()) / (div + 1);
}

static inline uint32_t Clock_H264_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 1) {
        /* mm mux 240m  */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else if (sel == 2 || sel == 3) {
        /* mm mux 320m */
        return Clock_DSP_320M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_320M_Sel_Val());
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_H264_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_CODEC_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_H264_CLK_DIV);
}

static inline uint8_t Clock_Get_H264_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_CODEC_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_H264_CLK_SEL);
}

static inline uint32_t Clock_Get_H264_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_H264_Clk_Div_Val();

    return Clock_H264_Clk_Mux_Output(Clock_Get_H264_Clk_Sel_Val()) / (div + 1);
}

static inline uint32_t Clock_BLAI_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 1) {
        /* mm mux 240m  */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else if (sel == 2 || sel == 3) {
        /* mm mux 320m */
        return Clock_DSP_320M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_320M_Sel_Val());
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_BLAI_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CNN_CLK_DIV);
}

static inline uint8_t Clock_Get_BLAI_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CNN_CLK_SEL);
}

static inline uint32_t Clock_Get_BLAI_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_BLAI_Clk_Div_Val();

    return Clock_BLAI_Clk_Mux_Output(Clock_Get_BLAI_Clk_Sel_Val()) / (div + 1);
}

static inline uint8_t Clock_Get_MIPI_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_MIPI_PLL_CFG1);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_MIPIPLL_EVEN_DIV_RATIO);
}

static inline uint32_t Clock_MIPI_Clk_Mux_Output(void)
{
    return Clock_Get_MIPI_PLL_Output();
}

static inline uint32_t Clock_Display_Clk_Mux_Output(uint8_t sel)
{
    uint32_t div = 0;

    if (sel == 0) {
        /* displ pll clk */
        div = Clock_Get_MIPI_Div_Val();
        return Clock_MIPI_Clk_Mux_Output() / div;
    } else if (sel == 1) {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_Display_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_DP_CLK_DIV);
}

static inline uint8_t Clock_Get_Display_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_DP_CLK_SEL);
}

static inline uint32_t Clock_Get_Display_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_Display_Clk_Div_Val();

    return Clock_Display_Clk_Mux_Output(Clock_Get_Display_Clk_Sel_Val()) / (div + 1);
}

static inline uint32_t Clock_UART_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mcu pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
    } else if (sel == 1) {
        /* mux 160Mkz */
        return Clock_160M_Clk_Mux_Output(Clock_Get_Muxpll_160M_Sel_Val());
    } else {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    }
}

static inline uint8_t Clock_Get_UART_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_UART_CFG0);

    return ((BL_GET_REG_BITS_VAL(tmpVal, GLB_HBN_UART_CLK_SEL2) << 1) | BL_GET_REG_BITS_VAL(tmpVal, GLB_HBN_UART_CLK_SEL));
}

static inline uint8_t Clock_Get_UART_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_UART_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_UART_CLK_DIV);
}

static inline uint32_t Clock_DSP_UART_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_PBCLK);
    } else if (sel == 1) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 2 || sel == 3) {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_DSP_UART_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_UART_CLK_SEL);
}

static inline uint8_t Clock_Get_DSP_UART0_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_PERI);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_UART0_CLK_DIV);
}

static inline uint8_t Clock_Get_DSP_UART1_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_PERI3);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_UART1_CLK_DIV);
}

static inline uint32_t Clock_PKA_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mcu pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
    } else if (sel == 1) {
        /* mux 160m */
        return Clock_160M_Clk_Mux_Output(Clock_Get_Muxpll_160M_Sel_Val());
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_PKA_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SWRST_CFG2);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_PKA_CLK_SEL);
}

static inline uint32_t Clock_IR_Clk_Mux_Output(void)
{
    /* xclk */
    return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
}

static inline uint8_t Clock_Get_IR_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_IR_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_IR_CLK_DIV);
}

static inline uint8_t Clock_Get_SF_Clk_Sel2_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SF_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_SF_CLK_SEL2);
}

static inline uint32_t Clock_SF_SEL2_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* wifi pll 120m */
        return Clock_Get_WIFI_PLL_Output(120 * 1000 * 1000);
    } else if (sel == 1) {
        /* xtal */
        return Clock_Xtal_Output();
    } else if (sel == 2) {
        /* wifi pll 120m */
        return Clock_Get_WIFI_PLL_Output(120 * 1000 * 1000);
    } else {
        /* cpu pll 100m */
        return Clock_Get_CPU_PLL_Output(100 * 1000 * 1000);
    }
}

static inline uint32_t Clock_SF_SEL_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* sf sel2 */
        return Clock_SF_SEL2_Clk_Mux_Output(Clock_Get_SF_Clk_Sel2_Val());
    } else if (sel == 1) {
        /* mux 80m */
        return Clock_80M_Clk_Mux_Output(Clock_Get_Muxpll_80M_Sel_Val());
    } else if (sel == 2) {
        /* mcu pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
    } else {
        /* wifi 96m */
        return Clock_Get_WIFI_PLL_Output(96 * 1000 * 1000);
    }
}

static inline uint8_t Clock_Get_SF_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SF_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_SF_CLK_SEL);
}

static inline uint8_t Clock_Get_SF_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SF_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_SF_CLK_DIV);
}

static inline uint32_t Clock_SPI_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mux 160Mkz */
        return Clock_160M_Clk_Mux_Output(Clock_Get_Muxpll_160M_Sel_Val());
    } else {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    }
}

static inline uint8_t Clock_Get_SPI_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SPI_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_SPI_CLK_SEL);
}

static inline uint8_t Clock_Get_SPI_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SPI_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_SPI_CLK_DIV);
}

static inline uint32_t Clock_DSP_SPI_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 1) {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_DSP_SPI_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_SPI_CLK_SEL);
}

static inline uint8_t Clock_Get_DSP_SPI_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_PERI);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_SPI_CLK_DIV);
}

static inline uint32_t Clock_I2C_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mcu pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_PBCLK);
    } else if (sel == 1) {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_I2C_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_I2C_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_I2C_CLK_SEL);
}

static inline uint8_t Clock_Get_I2C_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_I2C_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_I2C_CLK_DIV);
}

static inline uint32_t Clock_DSP_I2C_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm pbclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_PBCLK);
    } else {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
    }
}

static inline uint8_t Clock_Get_DSP_I2C_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_CPU);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_I2C_CLK_SEL);
}

static inline uint8_t Clock_Get_DSP_I2C0_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_PERI);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_I2C0_CLK_DIV);
}

static inline uint8_t Clock_Get_DSP_I2C1_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_MM_CLK_CTRL_PERI3);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_I2C1_CLK_DIV);
}

static inline uint32_t Clock_GPADC_Clk_Output(uint8_t sel)
{
    if (sel == 0) {
        /* audio pll clk */
        return Clock_Get_Audio_PLL_Output();
    } else {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    }
}

static inline uint8_t Clock_Get_GPADC_32M_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_ADC_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_SEL);
}

static inline uint8_t Clock_Get_GPADC_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_ADC_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_DIV);
}

static inline uint32_t Clock_GPADC_Clk_Mux_Output(uint8_t sel)
{
    uint32_t div = 0;

    if (sel == 1) {
        /* f32k bclk */
        return Clock_F32k_Mux_Output(Clock_Get_F32k_Sel_Val());
    } else {
        div = Clock_Get_GPADC_Div_Val();
        return Clock_GPADC_Clk_Output(Clock_Get_GPADC_32M_Clk_Sel_Val()) / (div + 1);
    }
}

static inline uint32_t Clock_PDM_Clk_Mux_Output(void)
{
    /* audio pll clk */
    return Clock_Get_Audio_PLL_Output();
}

static inline uint8_t Clock_Get_PDM_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_AUDIO_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_AUDIO_PDM_CLK_DIV);
}

static inline uint32_t Clock_I2S_Clk_Mux_Output(void)
{
    /* audio pll clk */
    return Clock_Get_Audio_PLL_Output();
}

static inline uint8_t Clock_Get_I2S_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_I2S_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_I2S_REF_CLK_DIV);
}

static inline uint32_t Clock_ADC_Clk_Mux_Output(void)
{
    /* audio pll clk */
    return Clock_Get_Audio_PLL_Output();
}

static inline uint8_t Clock_Get_ADC_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_AUDIO_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_AUDIO_ADC_CLK_DIV);
}

static inline uint8_t Clock_Get_GPADC_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(HBN_BASE, HBN_PIR_CFG);

    return BL_GET_REG_BITS_VAL(tmpVal, HBN_GPADC_CS);
}

static inline uint32_t Clock_GPDAC_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* wifi pll 32m */
        return Clock_Get_WIFI_PLL_Output(32 * 1000 * 1000);
    } else if (sel == 1) {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    } else {
        /* audio pll clk */
        return Clock_Get_Audio_PLL_Output();
    }
}

static inline uint8_t Clock_Get_GPDAC_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV);
}

static inline uint8_t Clock_Get_GPDAC_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG_CLK_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_CLK_SRC_SEL);
}

static inline uint32_t Clock_DAC_Clk_Mux_Output(void)
{
    /* audio pll clk */
    return Clock_Get_Audio_PLL_Output();
}

static inline uint8_t Clock_Get_DAC_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_AUDIO_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_AUDIO_DAC_CLK_DIV);
}

static inline uint32_t Clock_SDH_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* wifi pll 96m */
        return Clock_Get_WIFI_PLL_Output(96 * 1000 * 1000);
    } else {
        /* cpu pll 100m */
        return Clock_Get_CPU_PLL_Output(100 * 1000 * 1000);
    }
}

static inline uint8_t Clock_Get_SDH_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SDH_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_SDH_CLK_SEL);
}

static inline uint8_t Clock_Get_SDH_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SDH_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_SDH_CLK_DIV);
}

static inline uint32_t Clock_CAM_REF_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_XCLK);
    } else if (sel == 1) {
        /* wifi pull 960m */
        return Clock_Get_WIFI_PLL_Output(96 * 1000 * 1000);
    } else if (sel == 2 || sel == 3) {
        /* cpu pll 100m */
        return Clock_Get_CPU_PLL_Output(100 * 1000 * 1000);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_CAM_REF_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CAM_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_CAM_REF_CLK_SRC_SEL);
}

static inline uint8_t Clock_Get_CAM_REF_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CAM_CFG0);

    return BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_CAM_REF_CLK_DIV);
}

static inline uint32_t Clock_CAM_Clk_Mux_Output(uint8_t sel)
{
    if (sel == 0) {
        /* mm mux 160m */
        return Clock_DSP_160M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_160M_Sel_Val());
    } else if (sel == 1) {
        /* mm mux 240m  */
        return Clock_DSP_240M_Clk_Mux_Output(Clock_DSP_Get_Muxpll_240M_Sel_Val());
    } else if (sel == 2) {
        /* cpu pll 400m */
        return Clock_Get_CPU_PLL_Output(400 * 1000 * 1000);
    } else if (sel == 3) {
        /* mm xclk */
        return Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_XCLK);
    } else {
        return 0;
    }
}

static inline uint8_t Clock_Get_CAM_Clk_Div_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CLK_DIV);
}

static inline uint8_t Clock_Get_CAM_Clk_Sel_Val(void)
{
    uint32_t tmpVal;

    tmpVal = BL_RD_REG(MM_GLB_BASE, MM_GLB_DP_CLK);

    return BL_GET_REG_BITS_VAL(tmpVal, MM_GLB_REG_CLK_SEL);
}

static inline uint32_t Clock_Get_CAM_Clk(void)
{
    uint32_t div = 0;

    div = Clock_Get_CAM_Clk_Div_Val();

    return Clock_CAM_Clk_Mux_Output(Clock_Get_CAM_Clk_Sel_Val()) / (div + 1);
}

/****************************************************************************/ /**

 * @brief  Get Audio ADC Clock
 *
 * @return Audio ADC clock value
 *
*******************************************************************************/
static inline uint32_t Clock_Audio_ADC_Clock_Get(void)
{
    uint32_t clock = 0;
    uint32_t div = 0;

    clock = Clock_ADC_Clk_Mux_Output();
    div = Clock_Get_ADC_Div_Val();

    return clock / (div + 1);
}

/****************************************************************************/ /**

 * @brief  Get Audio DAC Clock
 *
 * @return Audio DAC clock value
 *
*******************************************************************************/
static inline uint32_t Clock_Audio_DAC_Clock_Get(void)
{
    uint32_t clock = 0;
    uint32_t div = 0;

    clock = Clock_DAC_Clk_Mux_Output();
    div = Clock_Get_DAC_Div_Val();

    return clock / (div + 1);
}

/****************************************************************************/ /**

 * @brief  Get Peripheral1 Clock
 *
 * @param  type: Peripheral1 clock type
 *
 * @return Peripheral1 clock value
 *
*******************************************************************************/
uint32_t Clock_Peripheral_Clock_Get(BL_Peripheral_Type type)
{
    uint32_t clock = 0;
    uint32_t div = 0;

    switch (type) {
        /*!< uart0 clock */
        case BL_PERIPHERAL_CLOCK_UART0:
            ATTR_FALLTHROUGH();

        /*!< uart1 clock */
        case BL_PERIPHERAL_CLOCK_UART1:
            ATTR_FALLTHROUGH();

        /*!< uart2 clock */
        case BL_PERIPHERAL_CLOCK_UART2:
            clock = Clock_UART_Clk_Mux_Output(Clock_Get_UART_Clk_Sel_Val());
            div = Clock_Get_UART_Div_Val();
            return clock / (div + 1);

        /*!< uart3 clock */
        case BL_PERIPHERAL_CLOCK_UART3:
            clock = Clock_DSP_UART_Clk_Mux_Output(Clock_Get_DSP_UART_Clk_Sel_Val());
            div = Clock_Get_DSP_UART0_Div_Val();
            return clock / (div + 1);

#ifndef CONFIG_SUPPORT_UART_CLOCK_GET_ONLY
        /*!< spi0 clock */
        case BL_PERIPHERAL_CLOCK_SPI0:
            clock = Clock_SPI_Clk_Mux_Output(Clock_Get_SPI_Clk_Sel_Val());
            div = Clock_Get_SPI_Div_Val();
            return clock / (div + 1);

        /*!< spi1 clock */
        case BL_PERIPHERAL_CLOCK_SPI1:
            clock = Clock_DSP_SPI_Clk_Mux_Output(Clock_Get_DSP_SPI_Clk_Sel_Val());
            div = Clock_Get_DSP_SPI_Div_Val();
            return clock / (div + 1);

        /*!< i2c0 clock */
        case BL_PERIPHERAL_CLOCK_I2C0:
            ATTR_FALLTHROUGH();

        /*!< i2c1 clock */
        case BL_PERIPHERAL_CLOCK_I2C1:
            clock = Clock_I2C_Clk_Mux_Output(Clock_Get_I2C_Clk_Sel_Val());
            div = Clock_Get_I2C_Div_Val();
            return clock / (div + 1);

        /*!< i2c2 clock */
        case BL_PERIPHERAL_CLOCK_I2C2:
            clock = Clock_DSP_I2C_Clk_Mux_Output(Clock_Get_DSP_I2C_Clk_Sel_Val());
            div = Clock_Get_DSP_I2C0_Div_Val();
            return clock / (div + 1);

        /*!< i2c3 clock */
        case BL_PERIPHERAL_CLOCK_I2C3:
            clock = Clock_DSP_I2C_Clk_Mux_Output(Clock_Get_DSP_I2C_Clk_Sel_Val());
            div = Clock_Get_DSP_I2C1_Div_Val();
            return clock / (div + 1);

        /*!< PSRAMA clock */
        case BL_PERIPHERAL_CLOCK_PSRAMA:
            return Clock_Get_UHS_PLL_Output();

        /*!< PSRAMB clock */
        case BL_PERIPHERAL_CLOCK_PSRAMB:
            return Clock_Get_PSRAMB_Clk();

        /*!< FLASH clock */
        case BL_PERIPHERAL_CLOCK_FLASH:
            clock = Clock_SF_SEL_Clk_Mux_Output(Clock_Get_SF_Clk_Sel_Val());
            div = Clock_Get_SF_Div_Val();
            return clock / (div + 1);

        /*!< I2S clock */
        case BL_PERIPHERAL_CLOCK_I2S:
            clock = Clock_I2S_Clk_Mux_Output();
            div = Clock_Get_I2S_Div_Val();
            return clock / (div + 1);

        /*!< BLAI clock */
        case BL_PERIPHERAL_CLOCK_BLAI:
            return Clock_Get_BLAI_Clk();

        /*!< DISPLAY clock */
        case BL_PERIPHERAL_CLOCK_DISPLAY:
            return Clock_Get_Display_Clk();

        /*!< IR clock */
        case BL_PERIPHERAL_CLOCK_IR:
            clock = Clock_IR_Clk_Mux_Output();
            div = Clock_Get_IR_Div_Val();
            return clock / (div + 1);

        /*!< PDM clock */
        case BL_PERIPHERAL_CLOCK_PDM:
            clock = Clock_PDM_Clk_Mux_Output();
            div = Clock_Get_PDM_Div_Val();
            return clock / (div + 1);

        /*!< ADC clock */
        case BL_PERIPHERAL_CLOCK_ADC:
            return Clock_Audio_ADC_Clock_Get();

        /*!< DAC clock */
        case BL_PERIPHERAL_CLOCK_DAC:
            return Clock_Audio_DAC_Clock_Get();

        /*!< GPADC clock */
        case BL_PERIPHERAL_CLOCK_GPADC:
            return Clock_GPADC_Clk_Mux_Output(Clock_Get_GPADC_Clk_Sel_Val());

        /*!< GPDAC clock */
        case BL_PERIPHERAL_CLOCK_GPDAC:
            clock = Clock_GPDAC_Clk_Mux_Output(Clock_Get_GPDAC_Clk_Sel_Val());
            div = Clock_Get_GPDAC_Div_Val();
            return clock / (div + 1);

        /*!< CAM_REF clock */
        case BL_PERIPHERAL_CLOCK_CAM_REF:
            clock = Clock_CAM_REF_Clk_Mux_Output(Clock_Get_CAM_REF_Clk_Sel_Val());
            div = Clock_Get_CAM_REF_Div_Val();
            return clock / (div + 1);

        /*!< CAM clock */
        case BL_PERIPHERAL_CLOCK_CAM:
            return Clock_Get_CAM_Clk();

        /*!< SDH clock */
        case BL_PERIPHERAL_CLOCK_SDH:
            clock = Clock_SDH_Clk_Mux_Output(Clock_Get_SDH_Clk_Sel_Val());
            div = Clock_Get_SDH_Div_Val();
            return clock / (div + 1);

        /*!< PKA clock */
        case BL_PERIPHERAL_CLOCK_SEC_PKA:
            return Clock_PKA_Clk_Mux_Output(Clock_Get_PKA_Clk_Sel_Val());

        /*!< EMI clock */
        case BL_PERIPHERAL_CLOCK_EMI:
            return Clock_Get_EMI_Clk();

        /*!< H264 clock */
        case BL_PERIPHERAL_CLOCK_H264:
            return Clock_Get_H264_Clk();

        /*!< DSP Sub clock */
        case BL_PERIPHERAL_CLOCK_SUB:
            return Clock_Get_Clk();
#endif
        default:
            return 0;
    }
}

/****************************************************************************/ /**
 * @brief  get system core clock
 *
 * @param  None
 *
 * @return system core clock value
 *
*******************************************************************************/
uint32_t ATTR_CLOCK_SECTION SystemCoreClockGet(void)
{
    uint32_t clockVal = 0;

    switch (GLB_Get_Core_Type()) {
        case GLB_CORE_ID_M0:
            clockVal = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_CLK);
            break;
#ifndef CONFIG_DISABLE_OTHER_CORE_EXCEPT_M0            
        case GLB_CORE_ID_D0:
            clockVal = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_CLK);
            break;
        case GLB_CORE_ID_LP:
            clockVal = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_LP_CLK);
            break;
#endif      
        default:
            clockVal = 0;
            break;
    }
    clockVal = clockVal ? clockVal : (32 * 1000 * 1000);

    return clockVal;
}

/****************************************************************************/ /**
 * @brief  mcu rtc reset
 *
 * @param  rstEn: hold reset or not
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type ATTR_CLOCK_SECTION CPU_Set_MTimer_RST(uint8_t rstEn)
{
    uint32_t tmpVal = 0;
    uint32_t address = 0;

    switch (GLB_Get_Core_Type()) {
        case GLB_CORE_ID_M0:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            break;
#ifndef CONFIG_DISABLE_OTHER_CORE_EXCEPT_M0            
        case GLB_CORE_ID_D0:
            address = MM_MISC_BASE + MM_MISC_CPU_RTC_OFFSET;
            break;
        case GLB_CORE_ID_LP:
            address = PDS_BASE + PDS_CPU_CORE_CFG8_OFFSET;
            break;
#endif      
        default:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            break;
    }

    /* set reset */
    /* MCU RTC_RST is [30] */
    /* DSP RTC_RST is [30] */
    /* LP  RTC_RST is [30] */
    tmpVal = BL_RD_WORD(address);
    if (rstEn) {
        tmpVal = BL_SET_REG_BIT(tmpVal, MCU_MISC_REG_MCU_RTC_RST);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, MCU_MISC_REG_MCU_RTC_RST);
    }
    BL_WR_WORD(address, tmpVal);

    return SUCCESS;
}

/****************************************************************************/ /**
 * @brief  mcu rtc reset
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type ATTR_CLOCK_SECTION CPU_Reset_MTimer(void)
{
    CPU_Set_MTimer_RST(1);
    CPU_Set_MTimer_RST(0);

    return SUCCESS;
}

/****************************************************************************/ /**
 * @brief  set mcu rtc clock
 *
 * @param  enable: ENABLE or DISABLE
 * @param  div: divider
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type ATTR_CLOCK_SECTION CPU_Set_MTimer_CLK(uint8_t enable, uint16_t div)
{
    uint32_t tmpVal = 0;
    uint32_t address = 0;

    CHECK_PARAM((div <= 0x3FF));

    switch (GLB_Get_Core_Type()) {
        case GLB_CORE_ID_M0:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            break;
        case GLB_CORE_ID_D0:
            address = MM_MISC_BASE + MM_MISC_CPU_RTC_OFFSET;
            break;
        case GLB_CORE_ID_LP:
            address = PDS_BASE + PDS_CPU_CORE_CFG8_OFFSET;
            break;
        default:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            break;
    }

    /* disable rtc first */
    /* MCU RTC_EN is [31] */
    /* DSP RTC_EN is [31] */
    /* LP  RTC_EN is [31] */
    tmpVal = BL_RD_WORD(address);
    tmpVal = BL_CLR_REG_BIT(tmpVal, MCU_MISC_REG_MCU_RTC_EN);
    BL_WR_WORD(address, tmpVal);

    /* set div */
    /* MCU RTC_DIV is [9:0] */
    /* DSP RTC_DIV is [9:0] */
    /* LP  RTC_DIV is [9:0] */
    tmpVal = BL_RD_WORD(address);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, MCU_MISC_REG_MCU_RTC_DIV, div);
    BL_WR_WORD(address, tmpVal);

    /* enable or not */
    /* MCU RTC_EN is [31] */
    /* DSP RTC_EN is [31] */
    /* LP  RTC_EN is [31] */
    tmpVal = BL_RD_WORD(address);
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, MCU_MISC_REG_MCU_RTC_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, MCU_MISC_REG_MCU_RTC_EN);
    }
    BL_WR_WORD(address, tmpVal);

    return SUCCESS;
}

/****************************************************************************/ /**
 * @brief  get cpu rtc source clock
 *
 * @param  None
 *
 * @return cpu rtc source clock
 *
*******************************************************************************/
uint32_t ATTR_CLOCK_SECTION CPU_Get_MTimer_Source_Clock(void)
{
    uint32_t coreFreq = 0;

    /* get cpu core clock */
    switch (GLB_Get_Core_Type()) {
        case GLB_CORE_ID_M0:
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_CLK);
            break;
        case GLB_CORE_ID_D0:
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_CLK);
            break;
        case GLB_CORE_ID_LP:
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_LP_CLK);
            break;
        default:
            coreFreq = 0;
            break;
    }
    coreFreq = coreFreq ? coreFreq : (32 * 1000 * 1000);

    return coreFreq;
}

/****************************************************************************/ /**
 * @brief  get mcu rtc clock
 *
 * @param  None
 *
 * @return mcu rtc counter clock
 *
*******************************************************************************/
uint32_t ATTR_CLOCK_SECTION CPU_Get_MTimer_Clock(void)
{
    uint32_t coreFreq = 0;
    uint32_t address = 0;
    uint32_t div = 0;

    /* get cpu core clock */
    /* get mtimer clock div */
    switch (GLB_Get_Core_Type()) {
        case GLB_CORE_ID_M0:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_MCU_CLK);
            break;
        case GLB_CORE_ID_D0:
            address = MM_MISC_BASE + MM_MISC_CPU_RTC_OFFSET;
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_DSP_CLK);
            break;
        case GLB_CORE_ID_LP:
            address = PDS_BASE + PDS_CPU_CORE_CFG8_OFFSET;
            coreFreq = Clock_System_Clock_Get(BL_SYSTEM_CLOCK_LP_CLK);
            break;
        default:
            address = MCU_MISC_BASE + MCU_MISC_MCU_E907_RTC_OFFSET;
            coreFreq = 0;
            break;
    }
    /* MCU RTC_DIV is [9:0] */
    /* DSP RTC_DIV is [9:0] */
    /* LP  RTC_DIV is [9:0] */
    div = BL_GET_REG_BITS_VAL(BL_RD_WORD(address), MCU_MISC_REG_MCU_RTC_DIV);
    div += 1;
    coreFreq = coreFreq ? coreFreq : (32 * 1000 * 1000);
    coreFreq = coreFreq / div; /* mtimer clock = cpu clock / mtimer div */

    return coreFreq;
}

/****************************************************************************/ /**
 * @brief  get mcu rtc counter
 *
 * @param  None
 *
 * @return mcu rtc counter
 *
*******************************************************************************/
uint64_t ATTR_CLOCK_SECTION CPU_Get_MTimer_Counter(void)
{
#if (__riscv_xlen == 64)
    return (uint64_t)csi_coret_get_value();
#else
    volatile uint32_t tmpValLow, tmpValHigh, tmpValHigh1;
    uint32_t cnt = 0;

    do {
        tmpValHigh = csi_coret_get_valueh();
        tmpValLow = csi_coret_get_value();
        tmpValHigh1 = csi_coret_get_valueh();
        cnt++;
        if (cnt > 5000) {
            break;
        }
    } while (tmpValHigh != tmpValHigh1);

    return (uint64_t)(((uint64_t)tmpValHigh << 32) + tmpValLow);
#endif
}

/****************************************************************************/ /**
 * @brief  get mcu cycle
 *
 * @param  None
 *
 * @return mcu cycle
 *
*******************************************************************************/
uint64_t ATTR_CLOCK_SECTION CPU_Get_CPU_Cycle(void)
{
#if (__riscv_xlen == 64)
    return (uint64_t)__get_MCYCLE();
#else
    volatile uint32_t tmpValLow, tmpValHigh, tmpValHigh1;
    uint32_t cnt = 0;

    do {
        tmpValHigh = __get_MCYCLEH();
        tmpValLow = __get_MCYCLE();
        tmpValHigh1 = __get_MCYCLEH();
        cnt++;
        if (cnt > 5000) {
            break;
        }
    } while (tmpValHigh != tmpValHigh1);

    return (uint64_t)(((uint64_t)tmpValHigh << 32) + tmpValLow);
#endif
}

/****************************************************************************/ /**
 * @brief  get mcu rtc counter in us
 *
 * @param  None
 *
 * @return mcu rtc counter in us
 *
*******************************************************************************/
uint64_t ATTR_CLOCK_SECTION CPU_Get_MTimer_US(void)
{
    uint32_t clk = SystemCoreClockGet();
    uint64_t mtimer_counter = CPU_Get_MTimer_Counter();

    if (mtimer_counter < 10) {
        mtimer_counter = CPU_Get_CPU_Cycle();
        return (uint32_t)mtimer_counter / (clk / 1000000);
    }

    if (clk > 1000 * 1000) {
        /* system_clock > 1MHz  ==>  mtimer_clock is 1MHz */
        /* return mtimer_count after mtimer_init_1MHz */
        return CPU_Get_MTimer_Counter();
    } else {
        /* system_clock < 1MHz  ==>  mtimer_clock is 1KHz */
        /* return mtimer_count*1000 after mtimer_init_1KHz */
        return CPU_Get_MTimer_Counter() * 1000;
    }
}

/****************************************************************************/ /**
 * @brief  get mcu rtc counter in ms
 *
 * @param  None
 *
 * @return mcu rtc counter in ms
 *
*******************************************************************************/
uint64_t ATTR_CLOCK_SECTION CPU_Get_MTimer_MS(void)
{
    uint32_t clk = SystemCoreClockGet();
    uint64_t mtimer_counter = CPU_Get_MTimer_Counter();

    if (mtimer_counter < 10) {
        mtimer_counter = CPU_Get_CPU_Cycle();
        return (uint32_t)mtimer_counter / (clk / 1000);
    }

    if (clk > 1000 * 1000) {
        /* system_clock > 1MHz  ==>  mtimer_clock is 1MHz */
        /* return mtimer_count/1000 after mtimer_init_1MHz */
        mtimer_counter = CPU_Get_MTimer_Counter();
#ifndef CONFIG_SUPPORT_U32_DIV_ONLY
        return mtimer_counter / 1000;
#else
        if (mtimer_counter < (1 << 30)) {
            return (uint32_t)mtimer_counter / 1000;
        } else {
            //return CPU_Get_MTimer_Counter()/1000;
            return (mtimer_counter >> 10) + (mtimer_counter >> 15) - (mtimer_counter >> 17) + (mtimer_counter >> 21);
        }
#endif
    } else {
        /* system_clock < 1MHz  ==>  mtimer_clock is 1KHz */
        /* return mtimer_count after mtimer_init_1KHz */
        return CPU_Get_MTimer_Counter();
    }
}

/****************************************************************************/ /**
 * @brief  mcu timer delay us
 *
 * @param  cnt: us
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type ATTR_CLOCK_SECTION CPU_MTimer_Delay_US(uint32_t cnt)
{
    volatile uint64_t us1 = 0;
    volatile uint64_t us2 = 0;

    us1 = CPU_Get_MTimer_US();
    do {
        us2 = CPU_Get_MTimer_US();
    } while (((us2 - us1) < (uint64_t)(cnt)));

    return SUCCESS;
}

/****************************************************************************/ /**
 * @brief  mcu timer delay ms
 *
 * @param  cnt: ms
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type ATTR_CLOCK_SECTION CPU_MTimer_Delay_MS(uint32_t cnt)
{
    volatile uint64_t ms1 = 0;
    volatile uint64_t ms2 = 0;

    ms1 = CPU_Get_MTimer_MS();
    do {
        ms2 = CPU_Get_MTimer_MS();
    } while (((ms2 - ms1) < (uint64_t)(cnt)));

    return SUCCESS;
}

/*@} end of group CLOCK_Public_Functions */

/*@} end of group CLOCK */

/*@} end of group BL808_Peripheral_Driver */
