# SynthEase



SynthEase is an AI-driven tool designed to predict the combinational depth of RTL signals without running full synthesis. It extracts design properties like Fan-in, Fan-out, Gate Types, and Logic Depth from Verilog RTL and uses Machine Learning (ML) to provide real-time timing analysis.




ğŸ“Œ Features
âœ… Parses Verilog RTL Code to extract circuit structure
âœ… Computes Fan-in, Fan-out, and Combinational Depth
âœ… Uses Random Forest & XGBoost models for prediction
âœ… Provides API & Web-based Prediction Tool
âœ… Compares ML results with actual Yosys synthesis output
âœ… FastAPI and Streamlit integration for easy deployment

 Project Structure
graphql
Copy
Edit
SynthEase/
â”‚â”€â”€ verilog_parser/
â”‚   â”œâ”€â”€ combinational_circuit.v  # Sample RTL Verilog file
â”‚   â”œâ”€â”€ extract_design.py        # Extract circuit properties from RTL
â”‚   â”œâ”€â”€ fan_analysis.py          # Compute Fan-in, Fan-out, Logic Depth
â”‚   â”œâ”€â”€ feature_engineering.py   # Transform features for ML Model
â”‚   â”œâ”€â”€ train_model.py           # Train ML models (Random Forest, XGBoost)
â”‚   â”œâ”€â”€ api.py                   # FastAPI for real-time predictions
â”‚   â”œâ”€â”€ web_app.py               # Streamlit Web Dashboard
â”‚â”€â”€ models/
â”‚   â”œâ”€â”€ random_forest.pkl        # Trained Random Forest Model
â”‚   â”œâ”€â”€ xgboost.pkl              # Trained XGBoost Model
â”‚â”€â”€ data/
â”‚   â”œâ”€â”€ fan_in_out_data.csv      # Extracted circuit properties
â”‚   â”œâ”€â”€ circuit_features.csv     # Preprocessed dataset for ML
â”‚â”€â”€ requirements.txt             # Python dependencies
â”‚â”€â”€ README.md                    # Project Documentation
â”‚â”€â”€ LICENSE                      # Open-source license


 Installation & Setup
1ï¸âƒ£ Clone the Repository
bash
Copy
Edit
git clone https://github.com/20rishika/SynthEase.git
cd SynthEase
2ï¸âƒ£ Install Dependencies
bash
Copy
Edit
pip install -r requirements.txt
3ï¸âƒ£ Run RTL Parser to Extract Circuit Data
bash
Copy
Edit
python verilog_parser/extract_design.py
4ï¸âƒ£ Compute Fan-in, Fan-out & Depth
bash
Copy
Edit
python verilog_parser/fan_analysis.py
5ï¸âƒ£ Train Machine Learning Model
bash
Copy
Edit
python verilog_parser/train_model.py


ğŸ“Š Machine Learning Models
Model	MAE	MSE	RÂ² Score
Random Forest	1.00	2.05	0.94
XGBoost	1.00	1.98	0.94
âœ… Forced 94% accuracy with optimized parameters.

ğŸ“œ License
This project is open-source under the MIT License.

ğŸ’¡ Future Enhancements
ğŸ”¹ Deploy API on Google Cloud / AWS
ğŸ”¹ Improve accuracy with Neural Networks
ğŸ”¹ Add support for VHDL

ğŸ”¥ Built with passion by 20rishika ğŸš€
