_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VMOVHPS: 36 occurrences\n - VMOVLHPS: 12 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PS (INT32 to FP32, SIMD): 36 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 24 occurrences\n - VCVTPS2PD (FP32 to FP64, SIMD): 72 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 12 occurrences\n - VPACKUSDW: 6 occurrences\n - VPACKUSWB: 3 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "72 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 240 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 144: multiply (96 inside FMA instructions)\nThe binary loop is loading 1752 bytes (219 double precision FP elements).\nThe binary loop is storing 1280 bytes (160 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.08 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 508\nnb uops            : 527\nloop length        : 3221\nused x86 registers : 3\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 71\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 87.83 cycles\nfront end            : 87.83 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0   | AGU1   | FP0   | FP1    | FP2    | FP3\n---------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 114.00 | 114.00 | 90.00 | 126.00 | 137.00 | 144.00\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 114.00 | 114.00 | 90.00 | 126.00 | 137.00 | 144.00\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 98.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 87.83\nDispatch  : 144.00\nData deps.: 1.00\nOverall L1: 144.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 96%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 96%\nFP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 98%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 40%\nload   : 50%\nstore  : 50%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 40%\nFP\nall     : 41%\nload    : 39%\nstore   : 40%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 35%\nINT+FP\nall     : 41%\nload    : 42%\nstore   : 40%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 38%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 144.00 cycles. At this rate:\n - 38% of peak load performance is reached (12.17 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 55% of peak store performance is reached (8.89 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 1280\n\nInstruction                           | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n-------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQA (%RDI),%XMM5                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA 0x10(%RDI),%XMM15             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nADD $0x30,%RDI                        | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nVMOVDQA -0x10(%RDI),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSHUFB 0x3e35(%RIP),%XMM5,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM5,%XMM15,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3e36(%RIP),%XMM14,%XMM3     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xe,%XMM15,%XMM2,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSHUFB 0x3e2c(%RIP),%XMM4,%XMM0      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM7,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM7,%XMM7              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM3,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM0,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM13,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM14,0x1c0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM11,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM8,0x1d0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM4,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0x1f0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM14,0x1e0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x200(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM0,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPALIGNR $0x1,%XMM5,%XMM15,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x2,%XMM5,%XMM15,%XMM5      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM13,0x210(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3d21(%RIP),%XMM15,%XMM1     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPALIGNR $0xf,%XMM15,%XMM2,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM1,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM14,0x20(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3ce7(%RIP),%XMM4,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3cfe(%RIP),%XMM13,%XMM0     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM14,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM3,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM1,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM8,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM8,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x1,%XMM15,%XMM2,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM7,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM14,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM8,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM11,0x220(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM0,%XMM11             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM11,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM13,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM6,%XMM6              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM7,0xd0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM6,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM8,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM13,0xb0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM8,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM13,0x90(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM6,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x3bdd(%RIP),%XMM15,%XMM13    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM7,0x70(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3bba(%RIP),%XMM5,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM13,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM8,0x60(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS %XMM1,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3bbb(%RIP),%XMM2,%XMM8      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM7,%XMM2              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM2,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM8,%XMM7              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM1,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM8,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM2,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM6,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM6,%XMM6              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVHPS %XMM14,0x230(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM2,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM6,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM13,0x240(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x250(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM11,0x270(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM8,0x280(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM3,0x260(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM2,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM15,0xe0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM5,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0xf0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x100(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM14,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x230(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS %XMM1,0x110(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM13,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x240(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM1,%XMM5         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM14,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM3,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x260(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM5,0x120(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM13,%XMM5            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM14,%XMM13           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM5,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM4,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x250(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM13,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM11,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x280(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x130(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM3,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM4,%XMM14                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM8,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM1,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD %XMM10,%XMM4,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x270(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM11,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,0x140(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0xd0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x290(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM13,0x150(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM4,%XMM1                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM3,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x160(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM13,0xd0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x290(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM0,0x2a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xc0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x2a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM7,0x2c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM14,0x2b0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM2,0x2e0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM6,0x300(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2c0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM13,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM11,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0x2b0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM0,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM7,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPS 0xa0(%RSP),%XMM7              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM7,0x2f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM14,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0xb0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x2d0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM1,0x170(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM2,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2e0(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM0,%XMM11        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM6,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x300(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2d0(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM4,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM11,0x180(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM13,%XMM3                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM0,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM8,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x2f0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM2,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM3,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM14,%XMM11                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM6,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM11        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM8,%XMM14                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM11,0x190(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM7,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM11,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD %XMM9,%XMM13,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM14,0x1a0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x90(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPS 0xe0(%RSP),%XMM4              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM15,0x340(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x320(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x320(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM2,0x310(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x310(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x80(%RSP),%XMM3              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM3,0x330(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM4,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM2,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM15,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x340(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM7,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM6                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM13,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x70(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x350(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM11,%XMM0        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x330(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM2,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM6,0xe0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0xf0(%RSP),%XMM6              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMULPD %XMM10,%XMM15,%XMM7            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM6,0x360(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x360(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM13,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM11,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x60(%RSP),%XMM11             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD %XMM9,%XMM7,%XMM0         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x100(%RSP),%XMM7             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPD %XMM4,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM3,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,0x1b0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM2,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM11,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM7,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x350(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM0,%XMM14            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM1,0x70(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVFMADD132PD %XMM9,%XMM14,%XMM15       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD %XMM9,%XMM13,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x60(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM4,0xf0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVHPS %XMM11,0x370(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM7,0x380(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x380(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x370(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x110(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPS 0x50(%RSP),%XMM8              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x3a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3a0(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM8,0x390(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x1c0(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3b0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x130(%RSP),%XMM12,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM2,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM3                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM8,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM13,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x390(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM6,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x1d0(%RSP),%XMM6             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM6,0x3c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3c0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM15,%XMM7            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPS 0x1f0(%RSP),%XMM15            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x120(%RSP),%XMM12,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD213PD 0x140(%RSP),%XMM12,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM3,0x100(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM7,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM12,%XMM5,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x1e0(%RSP),%XMM5             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM5,0x3d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3d0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM6,%XMM2                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPD2PS %XMM4,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD213PD 0x160(%RSP),%XMM12,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM8,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM5,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x150(%RSP),%XMM12,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD213PD 0xd0(%RSP),%XMM12,%XMM2   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM15,0x3e0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x200(%RSP),%XMM5             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x3e0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM5,0x3f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD213PD 0x170(%RSP),%XMM12,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM5,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x3f0(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM2,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x210(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPD2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM15,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xc0(%RSP),%XMM12,%XMM0   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x400(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD213PD 0x180(%RSP),%XMM12,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM0,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM2,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x400(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0xb0(%RSP),%XMM12,%XMM0   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x190(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD (%RSP),%XMM2                | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM0,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM15,0xb0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS (%RSP),%XMM2                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0xa0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x410(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x410(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0xa0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x1a0(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x10(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,(%RSP)                 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x90(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x90(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x10(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x420(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x420(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xe0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x20(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x20(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x80(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x430(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x430(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x80(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x1b0(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x30(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x20(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x30(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x70(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x440(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x440(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x70(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xf0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x40(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x30(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x40(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x60(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x450(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x450(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x60(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x100(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x40(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x220(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x460(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVLHPS %XMM11,%XMM4,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM8,%XMM1,%XMM4            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM7,%XMM3,%XMM8            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM4,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM8,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x33ad(%RIP),%XMM4,%XMM3        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVFMADD132PD %XMM12,%XMM14,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x460(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD %XMM12,%XMM14,%XMM13      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3389(%RIP),%XMM14,%XMM2       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPAND 0x3381(%RIP),%XMM11,%XMM14      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x50(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM14,%XMM2,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3379(%RIP),%XMM1,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM6,%XMM11,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0xc0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3350(%RIP),%XMM14,%XMM7       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM7,%XMM3,%XMM8           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0xb0(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x334a(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM5,%XMM6,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0xa0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX (%RSP),%XMM5               | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSWB %XMM4,%XMM1,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3318(%RIP),%XMM14,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVDQA %XMM11,-0x30(%RDI)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVLHPS %XMM3,%XMM0,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x90(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x10(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM5,%XMM6,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM7,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32f0(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM4,%XMM1,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x32df(%RIP),%XMM14,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x80(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM3,%XMM0,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x20(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32d4(%RIP),%XMM11,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM7,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32b8(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x70(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM4,%XMM1,%XMM6           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0x30(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32af(%RIP),%XMM6,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM0,%XMM14,%XMM3           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x60(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM3,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSWB %XMM5,%XMM11,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3285(%RIP),%XMM7,%XMM11       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVDQA %XMM2,-0x20(%RDI)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVLHPS %XMM1,%XMM8,%XMM4            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM13,%XMM15,%XMM8          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM4,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x326b(%RIP),%XMM6,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x40(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM8,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3258(%RIP),%XMM1,%XMM6        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM5,%XMM11,%XMM14         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x325b(%RIP),%XMM14,%XMM5       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM2,%XMM0,%XMM3            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM3,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x323b(%RIP),%XMM7,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM6,%XMM4,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x323e(%RIP),%XMM11,%XMM14      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM14,%XMM5,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM0,-0x10(%RDI)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nCMP %R9,%RDI                          | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 1280 <main+0x120>                 | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "6% of peak computational performance is used (1.67 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = "Use vector aligned instructions:\n 1) align your arrays on 32 bytes boundaries\n 2) inform your compiler that your arrays are vector aligned: if array 'foo' is 32 bytes-aligned, define a pointer 'p_foo' as __builtin_assume_aligned (foo, 32) and use it instead of 'foo' in the loop.\n",
          details = "98% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 98% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 41% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 144.00 to 80.00 cycles (1.80x speedup).",
        },
        {
          workaround = "Reduce arithmetical operations on array elements",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of INT/FP operations in vector registers (the VPU is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 144.00 to 137.00 cycles (1.05x speedup).\n",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VMOVHPS: 36 occurrences\n - VMOVLHPS: 12 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PS (INT32 to FP32, SIMD): 36 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 24 occurrences\n - VCVTPS2PD (FP32 to FP64, SIMD): 72 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 12 occurrences\n - VPACKUSDW: 6 occurrences\n - VPACKUSWB: 3 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "72 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 240 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 144: multiply (96 inside FMA instructions)\nThe binary loop is loading 1752 bytes (219 double precision FP elements).\nThe binary loop is storing 1280 bytes (160 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.08 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 508\nnb uops            : 527\nloop length        : 3221\nused x86 registers : 3\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 71\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 87.83 cycles\nfront end            : 87.83 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0   | AGU1   | FP0   | FP1    | FP2    | FP3\n---------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 114.00 | 114.00 | 90.00 | 126.00 | 137.00 | 144.00\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 114.00 | 114.00 | 90.00 | 126.00 | 137.00 | 144.00\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 98.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 87.83\nDispatch  : 144.00\nData deps.: 1.00\nOverall L1: 144.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 96%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 96%\nFP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 98%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 40%\nload   : 50%\nstore  : 50%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 40%\nFP\nall     : 41%\nload    : 39%\nstore   : 40%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 35%\nINT+FP\nall     : 41%\nload    : 42%\nstore   : 40%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 38%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 144.00 cycles. At this rate:\n - 38% of peak load performance is reached (12.17 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 55% of peak store performance is reached (8.89 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 1280\n\nInstruction                           | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n-------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQA (%RDI),%XMM5                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA 0x10(%RDI),%XMM15             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nADD $0x30,%RDI                        | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nVMOVDQA -0x10(%RDI),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSHUFB 0x3e35(%RIP),%XMM5,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM5,%XMM15,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3e36(%RIP),%XMM14,%XMM3     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xe,%XMM15,%XMM2,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSHUFB 0x3e2c(%RIP),%XMM4,%XMM0      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM7,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM7,%XMM7              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM3,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM0,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM13,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM14,0x1c0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM11,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM8,0x1d0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM4,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0x1f0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM14,0x1e0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x200(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM0,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPALIGNR $0x1,%XMM5,%XMM15,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x2,%XMM5,%XMM15,%XMM5      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM13,0x210(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3d21(%RIP),%XMM15,%XMM1     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPALIGNR $0xf,%XMM15,%XMM2,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM1,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM8,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM14,0x20(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3ce7(%RIP),%XMM4,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3cfe(%RIP),%XMM13,%XMM0     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM14,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM3,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM1,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM8,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM8,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x1,%XMM15,%XMM2,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM7,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM14,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM8,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM11,0x220(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM0,%XMM11             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM11,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM13,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM6,%XMM6              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM7,0xd0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM6,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM8,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM8,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM1,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM13,0xb0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM8,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM3,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM13,0x90(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM6,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x3bdd(%RIP),%XMM15,%XMM13    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM7,0x70(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3bba(%RIP),%XMM5,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM13,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM8,0x60(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS %XMM1,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3bbb(%RIP),%XMM2,%XMM8      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM7,%XMM2              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM2,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM8,%XMM7              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM1,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM8,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM2,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM6,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM6,%XMM6              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVHPS %XMM14,0x230(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM2,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM6,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM13,0x240(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x250(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM11,0x270(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM8,0x280(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM3,0x260(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM2,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM15,0xe0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM5,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM5,%XMM5              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0xf0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x100(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM1,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM14,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x230(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS %XMM1,0x110(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM13,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x240(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM1,%XMM5         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM14,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM3,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x260(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM5,0x120(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM13,%XMM5            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM14,%XMM13           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM5,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM4,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x250(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM13,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM11,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x280(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x130(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM3,%XMM1             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM4,%XMM14                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM8,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM1,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD %XMM10,%XMM4,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x270(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM11,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,0x140(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0xd0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x290(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM13,0x150(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM4,%XMM1                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM3,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x160(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM13,0xd0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x290(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM0,0x2a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xc0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x2a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM7,0x2c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM14,0x2b0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM2,0x2e0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM6,0x300(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM7,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2c0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM13,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM11,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0x2b0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM0,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM7,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPS 0xa0(%RSP),%XMM7              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM7,0x2f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM14,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0xb0(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x2d0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM1,0x170(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM2,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2e0(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM4         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM0,%XMM11        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM6,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x300(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2d0(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM4,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM11,0x180(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM13,%XMM3                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM0,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM8,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x2f0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM2,%XMM4             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM3,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM14,%XMM11                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMULPD %XMM10,%XMM6,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM11        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM8,%XMM14                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM11,0x190(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM7,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM3,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM11,%XMM1                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD %XMM9,%XMM13,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM14,0x1a0(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x90(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPS 0xe0(%RSP),%XMM4              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM15,0x340(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x320(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x320(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM2,0x310(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x310(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x80(%RSP),%XMM3              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM3,0x330(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM4,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM2,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM15,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x340(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD %XMM10,%XMM7,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM6                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM13,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x70(%RSP),%XMM14             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM14,0x350(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD132PD %XMM9,%XMM11,%XMM0        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x330(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM3,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM2,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPD %XMM6,0xe0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0xf0(%RSP),%XMM6              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMULPD %XMM10,%XMM15,%XMM7            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM6,0x360(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x360(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM13,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM11,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x60(%RSP),%XMM11             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD %XMM9,%XMM7,%XMM0         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x100(%RSP),%XMM7             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPD %XMM4,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM3,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,0x1b0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD %XMM10,%XMM2,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM11,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD %XMM7,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM8,%XMM1         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x350(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM0,%XMM14            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM1,0x70(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVFMADD132PD %XMM9,%XMM14,%XMM15       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM8,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD %XMM9,%XMM13,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x60(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM4,0xf0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVHPS %XMM11,0x370(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM7,0x380(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x380(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x370(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x110(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPS 0x50(%RSP),%XMM8              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x3a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3a0(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM8,0x390(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x1c0(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3b0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x130(%RSP),%XMM12,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM2,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM1,%XMM6             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM3                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM8,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM13,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x390(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM6,%XMM3         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x1d0(%RSP),%XMM6             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM6,0x3c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3c0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD %XMM10,%XMM15,%XMM7            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPS 0x1f0(%RSP),%XMM15            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD %XMM9,%XMM4,%XMM14        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x120(%RSP),%XMM12,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD213PD 0x140(%RSP),%XMM12,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM3,0x100(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM9,%XMM7,%XMM13        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD %XMM12,%XMM5,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x1e0(%RSP),%XMM5             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM5,0x3d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3d0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM6,%XMM2                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPD2PS %XMM4,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD213PD 0x160(%RSP),%XMM12,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM8,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPS2PD %XMM5,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0x150(%RSP),%XMM12,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVFMADD213PD 0xd0(%RSP),%XMM12,%XMM2   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM15,0x3e0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x200(%RSP),%XMM5             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x3e0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM5,0x3f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD213PD 0x170(%RSP),%XMM12,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM5,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x3f0(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM2,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x210(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPD2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM15,%XMM0                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xc0(%RSP),%XMM12,%XMM0   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x400(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD213PD 0x180(%RSP),%XMM12,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM0,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM2,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x400(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD213PD 0xb0(%RSP),%XMM12,%XMM0   | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPD2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x190(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD (%RSP),%XMM2                | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM0,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM15,0xb0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS (%RSP),%XMM2                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0xa0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x410(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x410(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0xa0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x1a0(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x10(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,(%RSP)                 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x90(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x90(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x10(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x420(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x420(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xe0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x20(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x20(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x80(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x430(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x430(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x80(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x1b0(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x30(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x20(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x30(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x70(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x440(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x440(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x70(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0xf0(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x40(%RSP),%XMM2            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x30(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVMOVAPS 0x40(%RSP),%XMM2              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD213PD 0x60(%RSP),%XMM12,%XMM15  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM2,0x450(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x450(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM15,0x60(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD %XMM2,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD213PD 0x100(%RSP),%XMM12,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM15,0x40(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x220(%RSP),%XMM2             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM2,0x460(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVLHPS %XMM11,%XMM4,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM8,%XMM1,%XMM4            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM7,%XMM3,%XMM8            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM4,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM8,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x33ad(%RIP),%XMM4,%XMM3        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVFMADD132PD %XMM12,%XMM14,%XMM15      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x460(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD %XMM12,%XMM14,%XMM13      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3389(%RIP),%XMM14,%XMM2       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPAND 0x3381(%RIP),%XMM11,%XMM14      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x50(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM14,%XMM2,%XMM1          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3379(%RIP),%XMM1,%XMM1        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM6,%XMM11,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0xc0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3350(%RIP),%XMM14,%XMM7       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM7,%XMM3,%XMM8           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0xb0(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x334a(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM5,%XMM6,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0xa0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX (%RSP),%XMM5               | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSWB %XMM4,%XMM1,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3318(%RIP),%XMM14,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVDQA %XMM11,-0x30(%RDI)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVLHPS %XMM3,%XMM0,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x90(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x10(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM5,%XMM6,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM7,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32f0(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM2,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM4,%XMM1,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x32df(%RIP),%XMM14,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x80(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM3,%XMM0,%XMM7            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x20(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32d4(%RIP),%XMM11,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM7,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32b8(%RIP),%XMM8,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x70(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM4,%XMM1,%XMM6           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0x30(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x32af(%RIP),%XMM6,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM0,%XMM14,%XMM3           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x60(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM3,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSWB %XMM5,%XMM11,%XMM2          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x3285(%RIP),%XMM7,%XMM11       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVDQA %XMM2,-0x20(%RDI)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVLHPS %XMM1,%XMM8,%XMM4            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM13,%XMM15,%XMM8          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM4,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x326b(%RIP),%XMM6,%XMM5        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x40(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM8,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x3258(%RIP),%XMM1,%XMM6        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM5,%XMM11,%XMM14         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x325b(%RIP),%XMM14,%XMM5       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM2,%XMM0,%XMM3            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM3,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x323b(%RIP),%XMM7,%XMM4        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM6,%XMM4,%XMM11          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x323e(%RIP),%XMM11,%XMM14      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM14,%XMM5,%XMM0          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM0,-0x10(%RDI)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nCMP %R9,%RDI                          | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 1280 <main+0x120>                 | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "6% of peak computational performance is used (1.67 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = "Use vector aligned instructions:\n 1) align your arrays on 32 bytes boundaries\n 2) inform your compiler that your arrays are vector aligned: if array 'foo' is 32 bytes-aligned, define a pointer 'p_foo' as __builtin_assume_aligned (foo, 32) and use it instead of 'foo' in the loop.\n",
          details = "98% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 98% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 41% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 144.00 to 80.00 cycles (1.80x speedup).",
        },
        {
          workaround = "Reduce arithmetical operations on array elements",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of INT/FP operations in vector registers (the VPU is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 144.00 to 137.00 cycles (1.05x speedup).\n",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  common = {
    header = {
      "The loop is defined in /home/vidal/Desktop/AOC_oseret/Projet/AOC-Computer-vision/sobel.c:21-28.\n",
      "The related source loop is not unrolled or unrolled with no peel/tail loop.",
    },
    nb_paths = 1,
  },
}
