Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 01:14:57 2025
| Host         : choon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.706        0.000                      0                 1086        0.135        0.000                      0                 1086       49.500        0.000                       0                   396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              80.706        0.000                      0                 1082        0.135        0.000                      0                 1082       49.500        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.959        0.000                      0                    4        0.796        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       80.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.706ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            datapath/FSM_sequential_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 2.502ns (13.054%)  route 16.664ns (86.946%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.681    21.227    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.351 r  datapath/FSM_sequential_D_state_q[0]_i_12/O
                         net (fo=1, routed)           0.915    22.265    datapath/FSM_sequential_D_state_q[0]_i_12_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.389 r  datapath/FSM_sequential_D_state_q[0]_i_10/O
                         net (fo=1, routed)           0.890    23.279    datapath/FSM_sequential_D_state_q[0]_i_10_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    23.403 f  datapath/FSM_sequential_D_state_q[0]_i_2/O
                         net (fo=1, routed)           0.398    23.801    datapath/FSM_sequential_D_state_q[0]_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.925 r  datapath/FSM_sequential_D_state_q[0]_i_1__2/O
                         net (fo=1, routed)           0.379    24.304    datapath/FSM_sequential_D_state_q[0]_i_1__2_n_0
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.437   104.841    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[0]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)       -0.067   105.011    datapath/FSM_sequential_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -24.304    
  -------------------------------------------------------------------
                         slack                                 80.706    

Slack (MET) :             81.498ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            datapath/FSM_sequential_D_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 2.502ns (13.571%)  route 15.934ns (86.429%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.527    22.838    datapath/M_alu_out[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.962 r  datapath/FSM_sequential_D_state_q[3]_i_1/O
                         net (fo=1, routed)           0.612    23.574    datapath/FSM_sequential_D_state_q[3]_i_1_n_0
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.437   104.841    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)       -0.031   105.072    datapath/FSM_sequential_D_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.072    
                         arrival time                         -23.574    
  -------------------------------------------------------------------
                         slack                                 81.498    

Slack (MET) :             81.537ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            regfile/D_led3_dff_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.383ns  (logic 2.378ns (12.936%)  route 16.005ns (87.064%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          1.210    23.521    regfile/D[0]
    SLICE_X61Y68         FDRE                                         r  regfile/D_led3_dff_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.498   104.902    regfile/CLK
    SLICE_X61Y68         FDRE                                         r  regfile/D_led3_dff_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)       -0.067   105.058    regfile/D_led3_dff_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -23.521    
  -------------------------------------------------------------------
                         slack                                 81.537    

Slack (MET) :             81.571ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            datapath/FSM_sequential_D_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.308ns  (logic 2.502ns (13.666%)  route 15.806ns (86.334%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.680    22.991    datapath/M_alu_out[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.115 r  datapath/FSM_sequential_D_state_q[2]_i_1/O
                         net (fo=1, routed)           0.331    23.446    datapath/FSM_sequential_D_state_q[2]_i_1_n_0
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.437   104.841    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)       -0.061   105.017    datapath/FSM_sequential_D_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.017    
                         arrival time                         -23.446    
  -------------------------------------------------------------------
                         slack                                 81.571    

Slack (MET) :             81.655ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            datapath/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.203ns  (logic 2.502ns (13.745%)  route 15.701ns (86.255%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.527    22.838    datapath/M_alu_out[0]
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    22.962 r  datapath/FSM_sequential_D_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.379    23.341    datapath/FSM_sequential_D_state_q[1]_i_1__2_n_0
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.437   104.841    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)       -0.081   104.997    datapath/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -23.341    
  -------------------------------------------------------------------
                         slack                                 81.655    

Slack (MET) :             81.744ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            regfile/D_led2_dff_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.215ns  (logic 2.378ns (13.055%)  route 15.837ns (86.944%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          1.042    23.353    regfile/D[0]
    SLICE_X64Y67         FDRE                                         r  regfile/D_led2_dff_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.501   104.905    regfile/CLK
    SLICE_X64Y67         FDRE                                         r  regfile/D_led2_dff_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.031   105.097    regfile/D_led2_dff_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        105.097    
                         arrival time                         -23.353    
  -------------------------------------------------------------------
                         slack                                 81.744    

Slack (MET) :             81.754ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            datapath/FSM_sequential_D_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.166ns  (logic 2.502ns (13.773%)  route 15.664ns (86.227%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.537    22.848    datapath/M_alu_out[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.972 r  datapath/FSM_sequential_D_state_q[4]_i_2/O
                         net (fo=1, routed)           0.332    23.304    datapath/FSM_sequential_D_state_q[4]_i_2_n_0
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.437   104.841    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[4]/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)       -0.045   105.058    datapath/FSM_sequential_D_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -23.304    
  -------------------------------------------------------------------
                         slack                                 81.754    

Slack (MET) :             81.788ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            regfile/D_led1_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.140ns  (logic 2.378ns (13.109%)  route 15.762ns (86.891%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.967    23.278    regfile/D[0]
    SLICE_X58Y60         FDRE                                         r  regfile/D_led1_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.506   104.910    regfile/CLK
    SLICE_X58Y60         FDRE                                         r  regfile/D_led1_dff_q_reg[0]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.067   105.066    regfile/D_led1_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.066    
                         arrival time                         -23.278    
  -------------------------------------------------------------------
                         slack                                 81.788    

Slack (MET) :             81.802ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            regfile/D_score_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.075ns  (logic 2.378ns (13.156%)  route 15.697ns (86.844%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.903    23.213    regfile/D[0]
    SLICE_X53Y58         FDRE                                         r  regfile/D_score_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441   104.845    regfile/CLK
    SLICE_X53Y58         FDRE                                         r  regfile/D_score_dff_q_reg[0]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X53Y58         FDRE (Setup_fdre_C_D)       -0.067   105.015    regfile/D_score_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -23.213    
  -------------------------------------------------------------------
                         slack                                 81.802    

Slack (MET) :             81.816ns  (required time - arrival time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            regfile/D_led3_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.149ns  (logic 2.378ns (13.103%)  route 15.771ns (86.897%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.554     5.138    datapath/CLK
    SLICE_X52Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=115, routed)         3.595     9.251    datapath/D_state_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.375 r  datapath/D_led1_dff_q[31]_i_7/O
                         net (fo=55, routed)          2.723    12.098    datapath/D_led1_dff_q[31]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.222 r  datapath/D_led1_dff_q[7]_i_16/O
                         net (fo=2, routed)           0.167    12.389    datapath/D_led1_dff_q[7]_i_16_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.513 r  datapath/D_led1_dff_q[12]_i_18/O
                         net (fo=1, routed)           0.505    13.018    datapath/D_led1_dff_q[12]_i_18_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.142 r  datapath/D_led1_dff_q[12]_i_16/O
                         net (fo=2, routed)           0.509    13.651    datapath/D_led1_dff_q[12]_i_16_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.775 r  datapath/D_led1_dff_q[12]_i_15/O
                         net (fo=1, routed)           0.908    14.683    datapath/D_led1_dff_q[12]_i_15_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.807 r  datapath/D_led1_dff_q[12]_i_8/O
                         net (fo=3, routed)           0.604    15.411    datapath/D_led1_dff_q[12]_i_8_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.535 f  datapath/D_led1_dff_q[12]_i_4/O
                         net (fo=2, routed)           0.809    16.344    datapath/D_led1_dff_q[12]_i_4_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.468 f  datapath/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.720    17.188    datapath/D_led1_dff_q[0]_i_26_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    17.312 f  datapath/D_led1_dff_q[0]_i_24/O
                         net (fo=1, routed)           1.025    18.337    datapath/D_led1_dff_q[0]_i_24_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  datapath/D_led1_dff_q[0]_i_21/O
                         net (fo=1, routed)           0.945    19.406    datapath/D_led1_dff_q[0]_i_21_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.530 r  datapath/D_led1_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.892    20.422    datapath/D_led1_dff_q[0]_i_17_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.546 r  datapath/D_led1_dff_q[0]_i_14/O
                         net (fo=2, routed)           0.289    20.835    datapath/D_led1_dff_q[0]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.959 r  datapath/D_led1_dff_q[0]_i_9/O
                         net (fo=1, routed)           0.688    21.648    datapath/D_led1_dff_q[0]_i_9_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  datapath/D_led1_dff_q[0]_i_6/O
                         net (fo=2, routed)           0.415    22.187    datapath/D_led1_dff_q[0]_i_6_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.311 r  datapath/D_led1_dff_q[0]_i_1/O
                         net (fo=12, routed)          0.976    23.287    regfile/D[0]
    SLICE_X60Y58         FDRE                                         r  regfile/D_led3_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507   104.911    regfile/CLK
    SLICE_X60Y58         FDRE                                         r  regfile/D_led3_dff_q_reg[0]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)       -0.031   105.103    regfile/D_led3_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -23.287    
  -------------------------------------------------------------------
                         slack                                 81.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 led_driver/driver1/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver1/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.246ns (46.988%)  route 0.278ns (53.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.540    led_driver/driver1/CLK
    SLICE_X64Y48         FDRE                                         r  led_driver/driver1/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  led_driver/driver1/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.278     1.965    led_driver/driver1/D_ctr_q[2]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.098     2.063 r  led_driver/driver1/D_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.063    led_driver/driver1/D_ctr_d__0[3]
    SLICE_X64Y50         FDRE                                         r  led_driver/driver1/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     2.054    led_driver/driver1/CLK
    SLICE_X64Y50         FDRE                                         r  led_driver/driver1/D_ctr_q_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.120     1.929    led_driver/driver1/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 led_driver/driver3/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver3/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.566     1.510    led_driver/driver3/CLK
    SLICE_X56Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_driver/driver3/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.072     1.746    led_driver/driver3/D_ctr_q_reg_n_0_[2]
    SLICE_X57Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  led_driver/driver3/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    led_driver/driver3/D_ctr_d__0[4]
    SLICE_X57Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     2.024    led_driver/driver3/CLK
    SLICE_X57Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.092     1.615    led_driver/driver3/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_driver/driver3/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver3/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.593     1.537    led_driver/driver3/CLK
    SLICE_X63Y55         FDRE                                         r  led_driver/driver3/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  led_driver/driver3/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.120     1.798    led_driver/driver3/D_bit_ctr_q[3]
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.049     1.847 r  led_driver/driver3/D_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.847    led_driver/driver3/D_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X62Y55         FDRE                                         r  led_driver/driver3/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.863     2.053    led_driver/driver3/CLK
    SLICE_X62Y55         FDRE                                         r  led_driver/driver3/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107     1.657    led_driver/driver3/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 led_driver/driver3/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver3/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.566     1.510    led_driver/driver3/CLK
    SLICE_X57Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_driver/driver3/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.147     1.797    led_driver/driver3/D_ctr_q_reg_n_0_[1]
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  led_driver/driver3/D_ctr_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.842    led_driver/driver3/D_ctr_d__0[6]
    SLICE_X56Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     2.024    led_driver/driver3/CLK
    SLICE_X56Y54         FDRE                                         r  led_driver/driver3/D_ctr_q_reg[6]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.121     1.644    led_driver/driver3/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 led_driver/driver2/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver2/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.564     1.508    led_driver/driver2/CLK
    SLICE_X55Y53         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  led_driver/driver2/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.083     1.719    led_driver/driver2/D_ctr_q_reg_n_0_[2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.099     1.818 r  led_driver/driver2/D_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    led_driver/driver2/D_ctr_d__0[4]
    SLICE_X55Y53         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     2.024    led_driver/driver2/CLK
    SLICE_X55Y53         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.092     1.600    led_driver/driver2/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 led_driver/driver1/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver1/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.594     1.538    led_driver/driver1/CLK
    SLICE_X65Y52         FDRE                                         r  led_driver/driver1/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  led_driver/driver1/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.125     1.804    led_driver/driver1/p_0_in[2]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  led_driver/driver1/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    led_driver/driver1/D_pixel_address_ctr_q[2]_i_1_n_0
    SLICE_X65Y52         FDRE                                         r  led_driver/driver1/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     2.054    led_driver/driver1/CLK
    SLICE_X65Y52         FDRE                                         r  led_driver/driver1/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.091     1.629    led_driver/driver1/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led_driver/driver3/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver3/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    led_driver/driver3/CLK
    SLICE_X61Y55         FDRE                                         r  led_driver/driver3/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  led_driver/driver3/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.134     1.811    led_driver/driver3/p_2_in[2]
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  led_driver/driver3/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    led_driver/driver3/D_pixel_address_ctr_q[2]_i_1_n_0
    SLICE_X61Y55         FDRE                                         r  led_driver/driver3/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.861     2.051    led_driver/driver3/CLK
    SLICE_X61Y55         FDRE                                         r  led_driver/driver3/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.092     1.628    led_driver/driver3/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 led_driver/driver2/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver2/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.990%)  route 0.159ns (46.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    led_driver/driver2/CLK
    SLICE_X58Y54         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  led_driver/driver2/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.159     1.835    led_driver/driver2/D_pixel_address_ctr_q_reg[0]_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  led_driver/driver2/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    led_driver/driver2/D_pixel_address_ctr_q[2]_i_1_n_0
    SLICE_X58Y53         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.861     2.051    led_driver/driver2/CLK
    SLICE_X58Y53         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.092     1.644    led_driver/driver2/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 led_driver/driver2/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver2/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.816%)  route 0.165ns (44.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.566     1.510    led_driver/driver2/CLK
    SLICE_X56Y53         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_driver/driver2/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.165     1.839    led_driver/driver2/D_ctr_q_reg_n_0_[0]
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.884 r  led_driver/driver2/D_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    led_driver/driver2/D_ctr_d__0[3]
    SLICE_X56Y52         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.835     2.025    led_driver/driver2/CLK
    SLICE_X56Y52         FDRE                                         r  led_driver/driver2/D_ctr_q_reg[3]/C
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.120     1.647    led_driver/driver2/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_driver/driver2/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_driver/driver2/D_pixel_address_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.834%)  route 0.160ns (46.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    led_driver/driver2/CLK
    SLICE_X58Y54         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  led_driver/driver2/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.160     1.836    led_driver/driver2/D_pixel_address_ctr_q_reg[0]_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  led_driver/driver2/D_pixel_address_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    led_driver/driver2/D_pixel_address_ctr_q[1]_i_1_n_0
    SLICE_X58Y53         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.861     2.051    led_driver/driver2/CLK
    SLICE_X58Y53         FDRE                                         r  led_driver/driver2/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.091     1.643    led_driver/driver2/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y56   counter/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y58   counter/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y58   counter/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y59   counter/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y59   counter/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y59   counter/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y59   counter/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y60   counter/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y60   counter/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y56   counter/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y56   counter/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y56   counter/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y56   counter/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y58   counter/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y59   counter/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.959ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.148ns (20.429%)  route 4.472ns (79.571%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.547     5.131    forLoop_idx_0_1767566733[0].io_button_cond/CLK
    SLICE_X43Y65         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.682     6.269    forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.802     7.195    forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.319 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.426     7.746    forLoop_idx_0_1244760336[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.116     7.862 r  forLoop_idx_0_1244760336[0].io_button_edge/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.470     9.332    datapath/D_stage_q_reg[3]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.660 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.091    10.751    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.442   104.846    reset_cond/CLK
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X57Y57         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 93.959    

Slack (MET) :             94.418ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.148ns (22.251%)  route 4.011ns (77.749%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.547     5.131    forLoop_idx_0_1767566733[0].io_button_cond/CLK
    SLICE_X43Y65         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.682     6.269    forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.802     7.195    forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.319 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.426     7.746    forLoop_idx_0_1244760336[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.116     7.862 r  forLoop_idx_0_1244760336[0].io_button_edge/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.470     9.332    datapath/D_stage_q_reg[3]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.660 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631    10.290    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441   104.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X53Y57         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 94.418    

Slack (MET) :             94.418ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.148ns (22.251%)  route 4.011ns (77.749%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.547     5.131    forLoop_idx_0_1767566733[0].io_button_cond/CLK
    SLICE_X43Y65         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.682     6.269    forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.802     7.195    forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.319 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.426     7.746    forLoop_idx_0_1244760336[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.116     7.862 r  forLoop_idx_0_1244760336[0].io_button_edge/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.470     9.332    datapath/D_stage_q_reg[3]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.660 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631    10.290    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441   104.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X53Y57         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 94.418    

Slack (MET) :             94.418ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.148ns (22.251%)  route 4.011ns (77.749%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.547     5.131    forLoop_idx_0_1767566733[0].io_button_cond/CLK
    SLICE_X43Y65         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.682     6.269    forLoop_idx_0_1767566733[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.802     7.195    forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_2__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.319 f  forLoop_idx_0_1767566733[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.426     7.746    forLoop_idx_0_1244760336[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.116     7.862 r  forLoop_idx_0_1244760336[0].io_button_edge/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.470     9.332    datapath/D_stage_q_reg[3]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.660 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631    10.290    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441   104.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X53Y57         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 94.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.836%)  route 0.534ns (74.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.504    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  datapath/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=116, routed)         0.332     1.977    datapath/D_state_q[2]
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.022 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.224    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X53Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.836%)  route 0.534ns (74.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.504    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  datapath/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=116, routed)         0.332     1.977    datapath/D_state_q[2]
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.022 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.224    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X53Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.836%)  route 0.534ns (74.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.504    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  datapath/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=116, routed)         0.332     1.977    datapath/D_state_q[2]
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.022 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.224    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X53Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 datapath/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.503%)  route 0.721ns (79.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.504    datapath/CLK
    SLICE_X51Y64         FDRE                                         r  datapath/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  datapath/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=116, routed)         0.332     1.977    datapath/D_state_q[2]
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.022 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.389     2.411    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.962    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.577ns  (logic 11.712ns (31.167%)  route 25.865ns (68.833%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.772    34.446    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.150    34.596 r  regfile/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.408    39.004    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    42.785 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.785    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.485ns  (logic 11.473ns (30.606%)  route 26.013ns (69.394%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.772    34.446    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.124    34.570 r  regfile/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.555    39.126    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    42.693 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.693    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.447ns  (logic 11.706ns (31.259%)  route 25.741ns (68.741%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688    34.363    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.153    34.516 r  regfile/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.367    38.883    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.772    42.655 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.655    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.409ns  (logic 11.710ns (31.302%)  route 25.700ns (68.698%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.770    34.444    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.150    34.594 r  regfile/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.244    38.839    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    42.617 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    42.617    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.297ns  (logic 11.469ns (30.751%)  route 25.828ns (69.249%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.770    34.444    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.124    34.568 r  regfile/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.372    38.941    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    42.505 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.505    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.289ns  (logic 11.484ns (30.797%)  route 25.805ns (69.203%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688    34.363    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.124    34.487 r  regfile/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.431    38.918    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    42.497 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.497    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_score_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.787ns  (logic 11.473ns (31.187%)  route 25.314ns (68.813%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.624     5.208    regfile/CLK
    SLICE_X61Y57         FDRE                                         r  regfile/D_score_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  regfile/D_score_dff_q_reg[7]/Q
                         net (fo=14, routed)          1.303     6.930    regfile/M_in_state_renderer_value[7]
    SLICE_X52Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.229 r  regfile/L_03dfb985_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.846     8.075    regfile/L_03dfb985_remainder0_carry_i_19_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  regfile/L_03dfb985_remainder0_carry_i_28/O
                         net (fo=1, routed)           0.416     8.615    regfile/L_03dfb985_remainder0_carry_i_28_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.739 f  regfile/L_03dfb985_remainder0_carry_i_14/O
                         net (fo=8, routed)           0.908     9.647    regfile/L_03dfb985_remainder0_carry_i_14_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.771 r  regfile/L_03dfb985_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.810    10.581    regfile/L_03dfb985_remainder0_carry_i_22_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.705 r  regfile/L_03dfb985_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.850    11.555    regfile/L_03dfb985_remainder0_carry_i_11_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.679 r  regfile/L_03dfb985_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.679    in_state_renderer/S[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.229 r  in_state_renderer/L_03dfb985_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    in_state_renderer/L_03dfb985_remainder0_carry_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.542 r  in_state_renderer/L_03dfb985_remainder0_carry__0/O[3]
                         net (fo=4, routed)           0.955    13.497    regfile/L_03dfb985_remainder0[7]
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.803 f  regfile/i__carry_i_26__0/O
                         net (fo=6, routed)           0.638    14.441    regfile/i__carry_i_26__0_n_0
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.150    14.591 f  regfile/i__carry__0_i_19/O
                         net (fo=6, routed)           1.226    15.816    regfile/i__carry__0_i_19_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.326    16.142 r  regfile/i__carry_i_21__0/O
                         net (fo=2, routed)           1.041    17.183    regfile/i__carry_i_21__0_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152    17.335 r  regfile/i__carry_i_29/O
                         net (fo=2, routed)           0.660    17.996    regfile/i__carry_i_29_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.352    18.348 r  regfile/i__carry_i_27__0/O
                         net (fo=2, routed)           0.484    18.831    regfile/i__carry_i_27__0_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I0_O)        0.328    19.159 f  regfile/i__carry_i_13__0/O
                         net (fo=3, routed)           0.875    20.034    regfile/i__carry_i_13__0_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.124    20.158 r  regfile/i__carry_i_3__0/O
                         net (fo=2, routed)           0.931    21.089    regfile/D_score_dff_q_reg[4]_1[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.213 r  regfile/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.213    in_state_renderer/i__carry_i_12_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.763    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.877    in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.211 r  in_state_renderer/L_03dfb985_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    23.200    regfile/i__carry_i_21[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I4_O)        0.303    23.503 f  regfile/i__carry_i_26/O
                         net (fo=1, routed)           0.263    23.766    in_state_renderer/i__carry_i_18
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.890 f  in_state_renderer/i__carry_i_21/O
                         net (fo=6, routed)           1.144    25.035    regfile/i__carry_i_8_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.159 r  regfile/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           1.139    26.297    regfile/io_segment_OBUF[6]_inst_i_15_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.124    26.421 f  regfile/i__carry_i_24/O
                         net (fo=1, routed)           0.495    26.916    regfile/i__carry_i_24_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    27.040 r  regfile/i__carry_i_13/O
                         net (fo=4, routed)           0.829    27.869    regfile/i__carry_i_13_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.124    27.993 r  regfile/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.993    in_state_renderer/io_segment_OBUF[6]_inst_i_11_0[1]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.543 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.543    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.657    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.991 r  in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.924    29.915    in_state_renderer/L_03dfb985_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.303    30.218 f  in_state_renderer/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.491    30.709    in_state_renderer/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    30.833 f  in_state_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.842    31.676    regfile/io_segment_OBUF[6]_inst_i_11_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.124    31.800 r  regfile/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.815    32.615    regfile/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.739 r  regfile/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    33.551    regfile/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.675 r  regfile/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.760    34.435    regfile/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I2_O)        0.124    34.559 r  regfile/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.868    38.427    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    41.995 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    41.995    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 4.392ns (43.568%)  route 5.689ns (56.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.559     5.143    seg/ctr/CLK
    SLICE_X53Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.516     7.115    seg/ctr/S[1]
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.153     7.268 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.173    11.441    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.783    15.224 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.224    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.162ns (42.209%)  route 5.698ns (57.791%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.559     5.143    seg/ctr/CLK
    SLICE_X53Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.516     7.115    seg/ctr/S[1]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.182    11.421    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.003 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.003    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.376ns (45.048%)  route 5.338ns (54.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.559     5.143    seg/ctr/CLK
    SLICE_X53Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.184     6.783    seg/ctr/S[0]
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.150     6.933 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.154    11.087    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.770    14.856 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.856    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.364ns (80.413%)  route 0.332ns (19.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    regfile/CLK
    SLICE_X65Y59         FDRE                                         r  regfile/D_led1_dff_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  regfile/D_led1_dff_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.009    lopt_17
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.232 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.232    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.390ns (80.903%)  route 0.328ns (19.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.589     1.533    regfile/CLK
    SLICE_X64Y65         FDRE                                         r  regfile/D_led1_dff_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  regfile/D_led1_dff_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.025    lopt_16
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.251 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.251    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.414ns (80.568%)  route 0.341ns (19.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.587     1.531    regfile/CLK
    SLICE_X64Y67         FDSE                                         r  regfile/D_led2_dff_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDSE (Prop_fdse_C_Q)         0.164     1.695 r  regfile/D_led2_dff_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.341     2.036    lopt_9
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.286 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.286    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.366ns (76.750%)  route 0.414ns (23.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    regfile/CLK
    SLICE_X64Y57         FDRE                                         r  regfile/D_led2_dff_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  regfile/D_led2_dff_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.414     2.114    lopt_15
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.315 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.315    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.363ns (75.729%)  route 0.437ns (24.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.590     1.534    regfile/CLK
    SLICE_X63Y62         FDSE                                         r  regfile/D_led1_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  regfile/D_led1_dff_q_reg[2]/Q
                         net (fo=7, routed)           0.437     2.112    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.334 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.334    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.370ns (76.150%)  route 0.429ns (23.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    regfile/CLK
    SLICE_X62Y58         FDRE                                         r  regfile/D_led1_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  regfile/D_led1_dff_q_reg[5]/Q
                         net (fo=5, routed)           0.429     2.106    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.335 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.335    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.412ns (77.626%)  route 0.407ns (22.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.587     1.531    regfile/CLK
    SLICE_X64Y67         FDRE                                         r  regfile/D_led2_dff_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  regfile/D_led2_dff_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.407     2.102    lopt_8
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.350 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.350    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.371ns (74.716%)  route 0.464ns (25.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     1.536    regfile/CLK
    SLICE_X62Y58         FDSE                                         r  regfile/D_led1_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  regfile/D_led1_dff_q_reg[6]/Q
                         net (fo=5, routed)           0.464     2.141    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.371 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.371    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led3_dff_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.383ns (73.918%)  route 0.488ns (26.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.591     1.535    regfile/CLK
    SLICE_X63Y60         FDSE                                         r  regfile/D_led3_dff_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  regfile/D_led3_dff_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.488     2.164    lopt_7
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.406 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.406    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led3_dff_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.383ns (73.612%)  route 0.496ns (26.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.591     1.535    regfile/CLK
    SLICE_X63Y60         FDRE                                         r  regfile/D_led3_dff_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  regfile/D_led3_dff_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.496     2.171    lopt_6
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.413 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.413    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.057ns  (logic 1.634ns (23.153%)  route 5.423ns (76.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124     5.966 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.091     7.057    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.442     4.846    reset_cond/CLK
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.634ns (24.769%)  route 4.963ns (75.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124     5.966 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     6.596    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.634ns (24.769%)  route 4.963ns (75.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124     5.966 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     6.596    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.634ns (24.769%)  route 4.963ns (75.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124     5.966 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     6.596    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.529ns (31.341%)  route 3.350ns (68.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.350     4.879    forLoop_idx_0_1767566733[4].io_button_cond/sync/D[0]
    SLICE_X48Y60         FDRE                                         r  forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.439     4.843    forLoop_idx_0_1767566733[4].io_button_cond/sync/CLK
    SLICE_X48Y60         FDRE                                         r  forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.627ns  (logic 1.492ns (41.134%)  route 2.135ns (58.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.135     3.627    forLoop_idx_0_1767566733[0].io_button_cond/sync/D[0]
    SLICE_X44Y68         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.428     4.832    forLoop_idx_0_1767566733[0].io_button_cond/sync/CLK
    SLICE_X44Y68         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 1.489ns (44.890%)  route 1.828ns (55.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.828     3.317    forLoop_idx_0_1767566733[1].io_button_cond/sync/D[0]
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.431     4.835    forLoop_idx_0_1767566733[1].io_button_cond/sync/CLK
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 1.502ns (45.338%)  route 1.811ns (54.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.811     3.313    forLoop_idx_0_1767566733[3].io_button_cond/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.499     4.903    forLoop_idx_0_1767566733[3].io_button_cond/sync/CLK
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.270ns (26.339%)  route 0.754ns (73.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.754     1.023    forLoop_idx_0_1767566733[3].io_button_cond/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.854     2.044    forLoop_idx_0_1767566733[3].io_button_cond/sync/CLK
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1767566733[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.257ns (24.042%)  route 0.811ns (75.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.811     1.068    forLoop_idx_0_1767566733[1].io_button_cond/sync/D[0]
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.823     2.013    forLoop_idx_0_1767566733[1].io_button_cond/sync/CLK
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1767566733[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.260ns (20.851%)  route 0.986ns (79.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.986     1.246    forLoop_idx_0_1767566733[0].io_button_cond/sync/D[0]
    SLICE_X44Y68         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.822     2.012    forLoop_idx_0_1767566733[0].io_button_cond/sync/CLK
    SLICE_X44Y68         FDRE                                         r  forLoop_idx_0_1767566733[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.296ns (16.003%)  route 1.556ns (83.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.556     1.852    forLoop_idx_0_1767566733[4].io_button_cond/sync/D[0]
    SLICE_X48Y60         FDRE                                         r  forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.831     2.021    forLoop_idx_0_1767566733[4].io_button_cond/sync/CLK
    SLICE_X48Y60         FDRE                                         r  forLoop_idx_0_1767566733[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.499ns  (logic 0.322ns (12.902%)  route 2.177ns (87.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.252    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.297 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.499    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.499ns  (logic 0.322ns (12.902%)  route 2.177ns (87.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.252    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.297 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.499    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.499ns  (logic 0.322ns (12.902%)  route 2.177ns (87.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.252    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.297 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.499    reset_cond/AS[0]
    SLICE_X53Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X53Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.686ns  (logic 0.322ns (12.002%)  route 2.364ns (87.998%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.252    datapath/rst_n_IBUF
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.297 f  datapath/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.389     2.686    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





