 # 224-LABS-
 Assembly
 SystemVerilog
 I/O


The following labs are individual and were completed during  spring semester 2016-2017 in computer organisation course. The first 3 labs are directly related to mips assembly coding, the 4,5 are in SystemVerilog (making a pipelined processor and enhancing it) and the last two are about I/O.
