<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file wallpanel_fpga_impl1_map.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Jan 12 12:24:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  29.226MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#map_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz (221 errors)</FONT></A></LI>
</FONT>            1384 items scored, 221 timing errors detected.
Warning:  24.329MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "CLK_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 13.579ns (weighted slack = -27.158ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM0

   Delay:              16.911ns  (31.1% logic, 68.9% route), 13 logic levels.

 Constraint Details:

     16.911ns physical path delay SLICE_1286 to MDM/Sprite_pointers6/SLICE_974 exceeds
      3.530ns delay constraint less
      0.198ns WRE_SET requirement (totaling 3.332ns) by 13.579ns

 Physical Path Details:

      Data path SLICE_1286 to MDM/Sprite_pointers6/SLICE_974:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367 SLICE_1286.CLK to  SLICE_1286.Q1 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       350   e 0.896  SLICE_1286.Q1 to  SLICE_2031.A0 BUS_currGrantID[0]
CTOF_DEL    ---     0.408  SLICE_2031.A0 to  SLICE_2031.F0 SLICE_2031
ROUTE        70   e 0.896  SLICE_2031.F0 to  SLICE_2530.B1 BUS_grant[1]_N_keep_keep_18
CTOF_DEL    ---     0.408  SLICE_2530.B1 to  SLICE_2530.F1 SLICE_2530
ROUTE         1   e 0.896  SLICE_2530.F1 to  SLICE_2427.C1 n28278
CTOF_DEL    ---     0.408  SLICE_2427.C1 to  SLICE_2427.F1 SLICE_2427
ROUTE         1   e 0.896  SLICE_2427.F1 to  SLICE_2894.B0 n12_adj_4527
CTOF_DEL    ---     0.408  SLICE_2894.B0 to  SLICE_2894.F0 SLICE_2894
ROUTE         1   e 0.896  SLICE_2894.F0 to  SLICE_2388.D0 n14
CTOF_DEL    ---     0.408  SLICE_2388.D0 to  SLICE_2388.F0 SLICE_2388
ROUTE         3   e 0.896  SLICE_2388.F0 to *SLICE_2537.B0 n28074
CTOF_DEL    ---     0.408 *SLICE_2537.B0 to *SLICE_2537.F0 MD/SLICE_2537
ROUTE         1   e 0.896 *SLICE_2537.F0 to *SLICE_2529.D0 MD/n31066
CTOF_DEL    ---     0.408 *SLICE_2529.D0 to *SLICE_2529.F0 MD/SLICE_2529
ROUTE         4   e 0.896 *SLICE_2529.F0 to  SLICE_2387.C1 n63_adj_4487
CTOF_DEL    ---     0.408  SLICE_2387.C1 to  SLICE_2387.F1 SLICE_2387
ROUTE         8   e 0.896  SLICE_2387.F1 to *SLICE_2593.B0 n28067
CTOF_DEL    ---     0.408 *SLICE_2593.B0 to *SLICE_2593.F0 MDM/SLICE_2593
ROUTE         2   e 0.896 *SLICE_2593.F0 to  SLICE_2429.D1 MDM/n28025
CTOF_DEL    ---     0.408  SLICE_2429.D1 to  SLICE_2429.F1 SLICE_2429
ROUTE        11   e 0.896  SLICE_2429.F1 to  SLICE_2428.C0 n10321
CTOF_DEL    ---     0.408  SLICE_2428.C0 to  SLICE_2428.F0 SLICE_2428
ROUTE         6   e 0.896  SLICE_2428.F0 to *SLICE_2729.C1 n31033
CTOF_DEL    ---     0.408 *SLICE_2729.C1 to *SLICE_2729.F1 MDM/SLICE_2729
ROUTE        16   e 0.896 *SLICE_2729.F1 to *SLICE_974.WRE MDM/n6930 (to LOGIC_CLOCK)
                  --------
                   16.911   (31.1% logic, 68.9% route), 13 logic levels.

Warning:  29.226MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1384 items scored, 221 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.218ns (weighted slack = -12.872ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i0  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i6  (to PIXEL_CLOCK +)
                   FF                        MD/currPixel_1991__i5

   Delay:              10.053ns  (43.0% logic, 57.0% route), 14 logic levels.

 Constraint Details:

     10.053ns physical path delay MD/SLICE_1568 to MD/SLICE_281 exceeds
      7.058ns delay constraint less
      0.223ns LSR_SET requirement (totaling 6.835ns) by 3.218ns

 Physical Path Details:

      Data path MD/SLICE_1568 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367 *LICE_1568.CLK to *SLICE_1568.Q0 MD/SLICE_1568 (from LOGIC_CLOCK)
ROUTE         4   e 0.896 *SLICE_1568.Q0 to   SLICE_307.A1 currPWMCount[0]
C1TOFCO_DE  ---     0.684   SLICE_307.A1 to  SLICE_307.FCO SLICE_307
ROUTE         1   e 0.001  SLICE_307.FCO to  SLICE_306.FCI n25386
FCITOFCO_D  ---     0.130  SLICE_306.FCI to  SLICE_306.FCO SLICE_306
ROUTE         1   e 0.001  SLICE_306.FCO to  SLICE_305.FCI n25387
FCITOFCO_D  ---     0.130  SLICE_305.FCI to  SLICE_305.FCO SLICE_305
ROUTE         1   e 0.001  SLICE_305.FCO to  SLICE_304.FCI n25388
FCITOFCO_D  ---     0.130  SLICE_304.FCI to  SLICE_304.FCO SLICE_304
ROUTE         1   e 0.001  SLICE_304.FCO to  SLICE_303.FCI n25389
FCITOFCO_D  ---     0.130  SLICE_303.FCI to  SLICE_303.FCO SLICE_303
ROUTE         1   e 0.001  SLICE_303.FCO to  SLICE_302.FCI n25390
FCITOFCO_D  ---     0.130  SLICE_302.FCI to  SLICE_302.FCO SLICE_302
ROUTE         1   e 0.001  SLICE_302.FCO to  SLICE_301.FCI n25391
FCITOFCO_D  ---     0.130  SLICE_301.FCI to  SLICE_301.FCO SLICE_301
ROUTE         1   e 0.001  SLICE_301.FCO to  SLICE_300.FCI n25392
FCITOF0_DE  ---     0.450  SLICE_300.FCI to   SLICE_300.F0 SLICE_300
ROUTE         1   e 0.896   SLICE_300.F0 to *SLICE_1574.A1 n5408
CTOF_DEL    ---     0.408 *SLICE_1574.A1 to *SLICE_1574.F1 MD/SLICE_1574
ROUTE        21   e 0.896 *SLICE_1574.F1 to  SLICE_1298.A1 n31063
CTOF_DEL    ---     0.408  SLICE_1298.A1 to  SLICE_1298.F1 SLICE_1298
ROUTE         1   e 0.896  SLICE_1298.F1 to *SLICE_2536.D1 n10124
CTOF_DEL    ---     0.408 *SLICE_2536.D1 to *SLICE_2536.F1 MD/SLICE_2536
ROUTE         4   e 0.349 *SLICE_2536.F1 to *SLICE_2536.C0 MD/n10250
CTOF_DEL    ---     0.408 *SLICE_2536.C0 to *SLICE_2536.F0 MD/SLICE_2536
ROUTE         1   e 0.896 *SLICE_2536.F0 to *SLICE_2525.D1 MD/n4
CTOF_DEL    ---     0.408 *SLICE_2525.D1 to *SLICE_2525.F1 MD/SLICE_2525
ROUTE         3   e 0.896 *SLICE_2525.F1 to *SLICE_281.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   10.053   (43.0% logic, 57.0% route), 14 logic levels.

Warning:  24.329MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |  141.667 MHz|   29.226 MHz|  13 *
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |   35.417 MHz|   24.329 MHz|  14 *
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2087.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 51
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1   Loads: 19
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_737.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 797
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4317  Score: 97412208
Cumulative negative slack: 49387856

Constraints cover 10492338 paths, 5 nets, and 21500 connections (88.23% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Jan 12 12:24:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,M
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz (0 errors)</A></LI>            1384 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "CLK_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1384 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |     0.000 ns|     0.290 ns|   0  
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |     0.000 ns|     0.447 ns|   0  
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2087.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 51
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1   Loads: 19
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_737.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 797
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10492338 paths, 5 nets, and 21901 connections (89.88% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4317 (setup), 0 (hold)
Score: 97412208 (setup), 0 (hold)
Cumulative negative slack: 49387856 (49387856+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
