#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Feb 19 12:39:03 2026
# Process ID         : 35080
# Current directory  : C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25320 C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.xpr
# Log file           : C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/vivado.log
# Journal file       : C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026\vivado.jou
# Running On         : LAPTOP-B5L0QDBQ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17041 MB
# Swap memory        : 15032 MB
# Total Virtual      : 32074 MB
# Available Virtual  : 8977 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.1\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385_1:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385_2\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vrk160:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vrk160\1.0\board.xml as part xcvr1602-vsva2488-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vrk160:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vrk160\1.1\board.xml as part xcvr1602-vsva2488-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.5 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.5\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2023.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.605 ; gain = 225.004
update_compile_order -fileset sources_1
CRITICAL WARNING: [IP_Flow 19-4309] IP 'blk_mem_gen_0' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 12:40:22 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [SIM-utils-40] Using sources from the locked IP version (pre-compiled version will not be referenced) - blk_mem_gen_v8_4_6
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.395 ; gain = 43.789
CRITICAL WARNING: [IP_Flow 19-4309] IP 'blk_mem_gen_0' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
export_ip_user_files -of_objects  [get_files {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ip/blk_mem_gen_0}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.coe' provided. It will be converted relative to IP Instance files '../../../../Z80_Drop_In_2026.srcs/sources_1/new/memory.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.coe} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Write_Width_A {8} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.coe' provided. It will be converted relative to IP Instance files '../../new/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.coe' provided. It will be converted relative to IP Instance files '../../new/memory.coe'
generate_target {instantiation_template} [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = fad913c64c13b465; cache size = 2.015 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci'
export_simulation -lib_map_path [list {modelsim=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/questa} {riviera=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/activehdl}] -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -directory {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files} -ipstatic_source_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 12:45:18 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_12_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
[Thu Feb 19 12:49:25 2026] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/questa} {riviera=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/activehdl}] -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -directory {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files} -ipstatic_source_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 12:50:46 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v:18]
INFO: [VRFC 10-311] analyzing module execute
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'use_ixiy' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:65]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_halt' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:66]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_cb' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:67]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_ed' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:68]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_alu' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:69]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:70]
INFO: [VRFC 10-311] analyzing module condition_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pla_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_memory_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_12_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 12:53:58 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v:18]
INFO: [VRFC 10-311] analyzing module execute
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'use_ixiy' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:65]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_halt' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:66]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_cb' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:67]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_ed' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:68]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_alu' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:69]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:70]
INFO: [VRFC 10-311] analyzing module condition_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pla_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_memory_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_12_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
reset_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_0] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
generate_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
[Thu Feb 19 12:55:30 2026] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/questa} {riviera=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/activehdl}] -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -directory {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files} -ipstatic_source_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 12:56:43 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v:18]
INFO: [VRFC 10-311] analyzing module execute
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'use_ixiy' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:65]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_halt' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:66]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_cb' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:67]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_ed' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:68]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_alu' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:69]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:70]
INFO: [VRFC 10-311] analyzing module condition_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pla_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_memory_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_12_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
reset_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_0] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

generate_target all [get_files  {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
[Thu Feb 19 13:02:00 2026] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/questa} {riviera=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.cache/compile_simlib/activehdl}] -of_objects [get_files {{c:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci}}] -directory {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files} -ipstatic_source_dir {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\z80_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\danie\Senior Design\z80-fpga-drop-in-replacement\Z80_Drop_In_2026\Z80_Drop_In_2026.srcs\sources_1\new\pla_defines.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Thu Feb 19 13:04:18 2026

INFO: [Vivado 12-12493] Simulation top is 'z80_memory_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.2/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/2025.2/Vivado/data/xsim/xsim.ini' copied to run dir:'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'z80_memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj z80_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v:18]
INFO: [VRFC 10-311] analyzing module execute
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'use_ixiy' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:65]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_halt' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:66]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_cb' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:67]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_ed' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:68]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_alu' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:69]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:70]
INFO: [VRFC 10-311] analyzing module condition_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pla_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_memory_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "z80_memory_tb_behav -key {Behavioral:sim_1:Functional:z80_memory_tb} -tclbatch {z80_memory_tb.tcl} -view {{C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/z80_memory_tb_behav.wcfg}
source z80_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module z80_memory_tb.memory_.RAM.inst.native_mem_module.blk_mem_gen_v8_4_12_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'z80_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 19 17:11:41 2026...
