*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS
INFO: Auto-config - VLOG: /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/.dvt/default.build
    -f /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [64 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALU32.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALU32.v [26 ms, 50 lines, Verilog_2001] ...
Loading (2) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALUDecoder.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALUDecoder.v [7 ms, 42 lines, Verilog_2001] ...
Loading (3) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALU_Mux.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ALU_Mux.v [2 ms, 11 lines, Verilog_2001] ...
Loading (4) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Data_Memory.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Data_Memory.v [3 ms, 22 lines, Verilog_2001] ...
Loading (5) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Dff.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Dff.v [1 ms, 13 lines, Verilog_2001] ...
Loading (6) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Extend.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Extend.v [2 ms, 17 lines, Verilog_2001] ...
Loading (7) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Instruction_Memory.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Instruction_Memory.v [1 ms, 31 lines, Verilog_2001] ...
Loading (8) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Main_Decoder.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Main_Decoder.v [8 ms, 121 lines, Verilog_2001] ...
Loading (9) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Mux.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Mux.v [1 ms, 11 lines, Verilog_2001] ...
Loading (10) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Plus_4.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Plus_4.v [1 ms, 9 lines, Verilog_2001] ...
Loading (11) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Target.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/PC_Target.v [1 ms, 8 lines, Verilog_2001] ...
Loading (12) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v [7 ms, 52 lines, Verilog_2001] ...
Loading (13) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule_tb.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule_tb.v [1 ms, 28 lines, Verilog_2001] ...
Loading (14) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ResgisterFile.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/ResgisterFile.v [3 ms, 26 lines, Verilog_2001] ...
Loading (15) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Result_Mux.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/Result_Mux.v [1 ms, 10 lines, Verilog_2001] ...
Loading (16) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/controlpath.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/controlpath.v [2 ms, 47 lines, Verilog_2001] ...
Loading (17) /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v ...
Done /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v [5 ms, 109 lines, Verilog_2001] ...
*** Done invocation #1 [77 ms] ***
*** Done parsing [LT 29 ms, PT 77 ms] ***
*** Total number of lines [607] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [17 total, 17 unique, 0 optimized] ***
*** Done SystemVerilog build [193 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.RISCV_TopModule_tb
Performing mixed post full build step (MIXED - ELAB) [177 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'WE' is never used
    at line 4 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v:4 [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'RegWrite' is never read (connected to sub-instance output port)
    at line 4 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v:4 [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'RD2' is never used
    at line 7 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v:7 [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'ReadData' is never used
    at line 7 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/RISCV_TopModule.v:7 [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'RegSrc' is never used
    at line 1 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/controlpath.v:1 [compile index 16]
*** Warning: SIGNAL_NEVER_READ: Signal 'Jump' is never read (connected to sub-instance output port)
    at line 30 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/controlpath.v:30 [compile index 16]
*** Warning: SIGNAL_NEVER_USED: Signal 'RegSrc' is never used
    at line 1 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:1 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'Clk' is never used
    at line 14 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:14 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'PCTarget' is never used
    at line 18 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:18 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'carry' is never used
    at line 19 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:19 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'RA1' is never used
    at line 34 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:34 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'RA2' is never used
    at line 35 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:35 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'WA3' is never used
    at line 36 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:36 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'WD3' is never used
    at line 37 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:37 [compile index 17]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'WE3' is never written (connected to sub-instance input port)
    at line 38 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:38 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'CLK' is never used
    at line 39 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:39 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'A' is never used
    at line 90 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:90 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'Overflow' is never used
    at line 93 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:93 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'Carry' is never used
    at line 94 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:94 [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'Negative' is never used
    at line 95 in /home/IITBBS0125_10332/Desktop/DigitalDesign/RIS/datapath.v:95 [compile index 17]
*** Done mixed mode extension build [292 ms] ***
*** Total build time [591 ms] ***
