{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718180754101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718180754102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 04:25:54 2024 " "Processing started: Wed Jun 12 04:25:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718180754102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718180754102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systolic_array -c systolic_array --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off systolic_array -c systolic_array --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718180754102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1718180754363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1718180754363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_array.sv 1 1 " "Using design file systolic_array.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "/home/aaditya/Desktop/TPU/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718180760876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1718180760876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic_array " "Elaborating entity \"systolic_array\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1718180760877 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1718180760921 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "x_internal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"x_internal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1718180760921 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "y_internal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"y_internal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1718180760921 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1718180760922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processing_element.sv 1 1 " "Using design file processing_element.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.sv" "" { Text "/home/aaditya/Desktop/TPU/processing_element.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718180760953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1718180760953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element processing_element:row_gen\[0\].col_gen\[0\].PE " "Elaborating entity \"processing_element\" for hierarchy \"processing_element:row_gen\[0\].col_gen\[0\].PE\"" {  } { { "systolic_array.sv" "row_gen\[0\].col_gen\[0\].PE" { Text "/home/aaditya/Desktop/TPU/systolic_array.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718180760954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MAC.sv 1 1 " "Using design file MAC.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.sv" "" { Text "/home/aaditya/Desktop/TPU/MAC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718180760957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1718180760957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC processing_element:row_gen\[0\].col_gen\[0\].PE\|MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"processing_element:row_gen\[0\].col_gen\[0\].PE\|MAC:mac\"" {  } { { "processing_element.sv" "mac" { Text "/home/aaditya/Desktop/TPU/processing_element.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718180760958 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ovr MAC.sv(14) " "Output port \"ovr\" at MAC.sv(14) has no driver" {  } { { "MAC.sv" "" { Text "/home/aaditya/Desktop/TPU/MAC.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1718180760958 "|systolic_array|processing_element:row_gen[0].col_gen[0].PE|MAC:mac"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718180761527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 04:26:01 2024 " "Processing ended: Wed Jun 12 04:26:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718180761527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718180761527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718180761527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718180761527 ""}
