<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">altera_eth_10gbaser_phy</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.insertDefaultSlave</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.maxAdditionalLatency</name>
        <value>1</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>altera_eth_10gbaser_phy</className>
    <version>1.0</version>
    <name>altera_eth_10gbaser_phy</name>
    <uniqueName>altera_eth_10gbaser_phy</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">xcvr_native_a10_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>adme_data_rate</name>
            <value>10312500000</value>
          </parameter>
          <parameter>
            <name>adme_prot_mode</name>
            <value>teng_baser_mode</value>
          </parameter>
          <parameter>
            <name>anlg_enable_rx_default_ovr</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_enable_tx_default_ovr</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_ctle_acgain_4s</name>
            <value>radp_ctle_acgain_4s_1</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_ctle_eqz_1s_sel</name>
            <value>radp_ctle_eqz_1s_sel_3</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap1</name>
            <value>radp_dfe_fxtap1_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap10</name>
            <value>radp_dfe_fxtap10_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap11</name>
            <value>radp_dfe_fxtap11_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap2</name>
            <value>radp_dfe_fxtap2_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap3</name>
            <value>radp_dfe_fxtap3_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap4</name>
            <value>radp_dfe_fxtap4_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap5</name>
            <value>radp_dfe_fxtap5_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap6</name>
            <value>radp_dfe_fxtap6_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap7</name>
            <value>radp_dfe_fxtap7_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap8</name>
            <value>radp_dfe_fxtap8_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_dfe_fxtap9</name>
            <value>radp_dfe_fxtap9_0</value>
          </parameter>
          <parameter>
            <name>anlg_rx_adp_vga_sel</name>
            <value>radp_vga_sel_2</value>
          </parameter>
          <parameter>
            <name>anlg_rx_eq_dc_gain_trim</name>
            <value>stg2_gain7</value>
          </parameter>
          <parameter>
            <name>anlg_rx_one_stage_enable</name>
            <value>s1_mode</value>
          </parameter>
          <parameter>
            <name>anlg_rx_term_sel</name>
            <value>r_r1</value>
          </parameter>
          <parameter>
            <name>anlg_tx_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>anlg_tx_compensation_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_sign_1st_post_tap</name>
            <value>fir_post_1t_neg</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_sign_2nd_post_tap</name>
            <value>fir_post_2t_neg</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_sign_pre_tap_1t</name>
            <value>fir_pre_1t_neg</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_sign_pre_tap_2t</name>
            <value>fir_pre_2t_neg</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_switching_ctrl_1st_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_switching_ctrl_2nd_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_1t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_2t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>anlg_tx_slew_rate_ctrl</name>
            <value>slew_r5</value>
          </parameter>
          <parameter>
            <name>anlg_tx_term_sel</name>
            <value>r_r1</value>
          </parameter>
          <parameter>
            <name>anlg_tx_vod_output_swing_ctrl</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>anlg_voltage</name>
            <value>1_1V</value>
          </parameter>
          <parameter>
            <name>base_device</name>
            <value>NIGHTFURY5</value>
          </parameter>
          <parameter>
            <name>bonded_mode</name>
            <value>not_bonded</value>
          </parameter>
          <parameter>
            <name>cdr_pll_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>cdr_pll_atb_select_control</name>
            <value>atb_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_auto_reset_on</name>
            <value>auto_reset_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bandwidth_range_high</name>
            <value>0 hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bandwidth_range_low</name>
            <value>0 hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bbpd_data_pattern_filter_select</name>
            <value>bbpd_data_pat_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bw_sel</name>
            <value>medium</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cal_vco_count_length</name>
            <value>sel_8b_count</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_odi_select</name>
            <value>sel_cdr</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_phaselock_mode</name>
            <value>no_ignore_lock</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_powerdown_mode</name>
            <value>power_up</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cgb_div</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_dn_pd</name>
            <value>cp_current_pd_dn_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_dn_trim</name>
            <value>cp_current_trimming_dn_setting0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_pd</name>
            <value>cp_current_pd_setting0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_pfd</name>
            <value>cp_current_pfd_setting2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_up_pd</name>
            <value>cp_current_pd_up_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_up_trim</name>
            <value>cp_current_trimming_up_setting0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_dn_pd_trim_double</name>
            <value>normal_dn_trim_current</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_replicate</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_testmode</name>
            <value>cp_test_disable</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_up_pd_trim_double</name>
            <value>normal_up_trim_current</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_vccreg</name>
            <value>vreg_fw0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clklow_mux_select</name>
            <value>clklow_mux_cdr_fbclk</value>
          </parameter>
          <parameter>
            <name>cdr_pll_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>cdr_pll_diag_loopback_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_disable_up_dn</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_enable_idle_rx_channel_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_cmu_out_freq</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_m_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_pfd</name>
            <value>350000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_ref</name>
            <value>800000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_vco</name>
            <value>9800000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_gt_channel</name>
            <value>8700000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_pfd</name>
            <value>50000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_ref</name>
            <value>50000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_vco</name>
            <value>4900000000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_fb_select</name>
            <value>direct_fb</value>
          </parameter>
          <parameter>
            <name>cdr_pll_fref_clklow_div</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_fref_mux_select</name>
            <value>fref_mux_cdr_refclk</value>
          </parameter>
          <parameter>
            <name>cdr_pll_gpon_lck2ref_control</name>
            <value>gpon_lck2ref_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_iqclk_mux_sel</name>
            <value>power_down</value>
          </parameter>
          <parameter>
            <name>cdr_pll_is_cascaded_pll</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lck2ref_delay_control</name>
            <value>lck2ref_delay_2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_resistor_pd</name>
            <value>lf_pd_setting2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_resistor_pfd</name>
            <value>lf_pfd_setting2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_ripple_cap</name>
            <value>lf_no_ripple</value>
          </parameter>
          <parameter>
            <name>cdr_pll_loop_filter_bias_select</name>
            <value>lpflt_bias_7</value>
          </parameter>
          <parameter>
            <name>cdr_pll_loopback_mode</name>
            <value>loopback_disabled</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lpd_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lpfd_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_ltd_ltr_micro_controller_select</name>
            <value>ltd_ltr_pcs</value>
          </parameter>
          <parameter>
            <name>cdr_pll_m_counter</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>cdr_pll_n_counter</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_n_counter_scratch</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_output_clock_frequency</name>
            <value>5156250000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pd_fastlock_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pd_l_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pfd_l_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pm_speed_grade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pma_width</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>cdr_pll_position</name>
            <value>position_unknown</value>
          </parameter>
          <parameter>
            <name>cdr_pll_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>cdr_pll_primary_use</name>
            <value>cdr</value>
          </parameter>
          <parameter>
            <name>cdr_pll_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>cdr_pll_reference_clock_frequency</name>
            <value>644531250 hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_requires_gt_capable_channel</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_reverse_serial_loopback</name>
            <value>no_loopback</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_input_freq_range</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_v2i_enable</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_reset</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed_fix</name>
            <value>60</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed_pciegen3</name>
            <value>cdr_vco_max_speedbin_pciegen3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_side</name>
            <value>side_unknown</value>
          </parameter>
          <parameter>
            <name>cdr_pll_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>cdr_pll_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>cdr_pll_top_or_bottom</name>
            <value>tb_unknown</value>
          </parameter>
          <parameter>
            <name>cdr_pll_tx_pll_prot_mode</name>
            <value>txpll_unused</value>
          </parameter>
          <parameter>
            <name>cdr_pll_txpll_hclk_driver_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_uc_cru_rstb</name>
            <value>cdr_lf_reset_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_uc_ro_cal</name>
            <value>uc_ro_cal_on</value>
          </parameter>
          <parameter>
            <name>cdr_pll_uc_ro_cal_status</name>
            <value>uc_ro_cal_notdone</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_freq</name>
            <value>5156250000 Hz</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_overrange_voltage</name>
            <value>vco_overrange_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_underrange_voltage</name>
            <value>vco_underange_off</value>
          </parameter>
          <parameter>
            <name>cdr_refclk_cnt</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_refclk_select</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>channels</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>data_rate_bps</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>datapath_select</name>
            <value>Enhanced</value>
          </parameter>
          <parameter>
            <name>dbg_capability_reg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_ctrl_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_embedded_debug_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_odi_soft_logic_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>dbg_prbs_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_stat_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_user_identifier</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>design_environment</name>
            <value>NATIVE</value>
          </parameter>
          <parameter>
            <name>device</name>
            <value>10AX115N3F40E2SG</value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>device_revision</name>
            <value>20nm5</value>
          </parameter>
          <parameter>
            <name>disable_continuous_dfe</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>display_std_rx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>display_std_tx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>duplex_mode</name>
            <value>duplex</value>
          </parameter>
          <parameter>
            <name>enable_advanced_avmm_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_advanced_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_advanced_upi_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_analog_resets</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_analog_settings</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_calibration</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_debug_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_hard_reset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_hip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_odi_accelerator</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_parallel_loopback</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_pcie_data_mask_option</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_pcie_dfe_ip</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_physical_bonding_clocks</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_rx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_rx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_tx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_pipe_rx_polarity</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_analog_reset_ack</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_blk_lock</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_clr_errblk_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_crc32_err</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_data_valid</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_align_clr</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_align_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_del</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_empty</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_full</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_insert</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_pempty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_pfull</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_fifo_rd_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame_lock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_highber</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_highber_clr_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_is_lockedtodata</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_is_lockedtoref</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_clkout</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_clkslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_div_clkout</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_iqtxrx_clkout</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_qpipulldn</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_polinv</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_seriallpbken</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_seriallpbken_tx</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_signaldetect</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitrev_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitslipboundarysel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_byterev_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_pcfifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_pcfifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_rmfifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_rmfifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_signaldetect</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_wa_a1a2size</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_wa_patternalign</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_analog_reset_ack</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_fifo_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_fifo_empty</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_fifo_full</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_fifo_pempty</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_fifo_pfull</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame_burst_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_clkout</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_div_clkout</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_elecidle</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_iqtxrx_clkout</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_qpipulldn</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_qpipullup</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_rxfound</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_txdetectrx</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_polinv</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_std_bitslipboundarysel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_std_pcfifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_std_pcfifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_adaptation</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_g3_analog</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_hclk</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_rx_elecidle</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_sw</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_rx_manual_cdr_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_rx_manual_ppm</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_rx_prbs</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_reset_sequence</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_simple_interface</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_skp_ports</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_split_interface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_transparent_pcs</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_upi_pipeline_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_low_latency_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_pcs_pma_width</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>enh_pld_pcs_width</name>
            <value>66</value>
          </parameter>
          <parameter>
            <name>enh_rx_64b66b_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_rx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_blksync_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_rx_crcchk_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_descram_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_rx_dispchk_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_frmsync_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_frmsync_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>enh_rx_krfec_err_mark_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_krfec_err_mark_type</name>
            <value>10G</value>
          </parameter>
          <parameter>
            <name>enh_rx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rxfifo_align_del</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rxfifo_control_del</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rxfifo_mode</name>
            <value>10GBase-R</value>
          </parameter>
          <parameter>
            <name>enh_rxfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>enh_rxfifo_pfull</name>
            <value>23</value>
          </parameter>
          <parameter>
            <name>enh_rxtxfifo_double_width</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_64b66b_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_tx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_crcerr_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_crcgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_dispgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_burst_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>enh_tx_krfec_burst_err_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_krfec_burst_err_len</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_tx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_randomdispbit_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_scram_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_tx_scram_seed</name>
            <value>288230376151711743</value>
          </parameter>
          <parameter>
            <name>enh_tx_sh_err</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_txfifo_mode</name>
            <value>Phase compensation</value>
          </parameter>
          <parameter>
            <name>enh_txfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>enh_txfifo_pfull</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>generate_add_hdl_instance_example</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>generate_docs</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hip_cal_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_advanced_user_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_align_del</name>
            <value>align_del_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_bit_err_total_cnt</name>
            <value>bit_err_total_cnt_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_clken</name>
            <value>ber_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_xus_timer_window</name>
            <value>19530</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_bitslip_mode</name>
            <value>bitslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_type</name>
            <value>bitslip_comb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_wait_type</name>
            <value>bitslip_cnt</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bypass</name>
            <value>blksync_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_clken</name>
            <value>blksync_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</name>
            <value>enum_invalid_sh_cnt_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</name>
            <value>knum_sh_cnt_postlock_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</name>
            <value>knum_sh_cnt_prelock_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_pipeln</name>
            <value>blksync_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_clr_errblk_cnt_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_control_del</name>
            <value>control_del_none</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_bypass</name>
            <value>crcchk_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_clken</name>
            <value>crcchk_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_inv</name>
            <value>crcchk_inv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_pipeln</name>
            <value>crcchk_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcflag_pipeln</name>
            <value>crcflag_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dec64b66b_clken</name>
            <value>dec64b66b_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</name>
            <value>dec_64b66b_rxsm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_bypass</name>
            <value>descrm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_clken</name>
            <value>descrm_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_mode</name>
            <value>async</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_pipeln</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dft_clk_out_sel</name>
            <value>rx_master_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dis_signal_ok</name>
            <value>dis_signal_ok_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dispchk_bypass</name>
            <value>dispchk_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_empty_flag_type</name>
            <value>empty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fast_path</name>
            <value>fast_path_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fec_clken</name>
            <value>fec_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fec_enable</name>
            <value>fec_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_double_read</name>
            <value>fifo_double_read_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_stop_rd</name>
            <value>n_rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_force_align</name>
            <value>force_align_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_bypass</name>
            <value>frmsync_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_clken</name>
            <value>frmsync_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_enum_scrm</name>
            <value>enum_scrm_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_enum_sync</name>
            <value>enum_sync_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_flag_type</name>
            <value>location_only</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_knum_sync</name>
            <value>knum_sync_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_pipeln</name>
            <value>frmsync_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_full_flag_type</name>
            <value>full_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gb_rx_idwidth</name>
            <value>width_32</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gb_rx_odwidth</name>
            <value>width_66</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gbexp_clken</name>
            <value>gbexp_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_lpbk_mode</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_master_clk_sel</name>
            <value>master_rx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pempty_flag_type</name>
            <value>pempty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pfull_flag_type</name>
            <value>pfull_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_phcomp_rd_del</name>
            <value>phcomp_rd_del2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pld_if_type</name>
            <value>fifo</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_prot_mode</name>
            <value>teng_baser_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rand_clken</name>
            <value>rand_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rd_clk_sel</name>
            <value>rd_rx_pld_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rdfifo_clken</name>
            <value>rdfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_fifo_write_ctrl</name>
            <value>blklock_stops</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_scrm_width</name>
            <value>bit64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sh_location</name>
            <value>lsb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_signal_ok_sel</name>
            <value>synchronized_ver</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_bypass</name>
            <value>rx_sm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_hiber</name>
            <value>rx_sm_hiber_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_pipeln</name>
            <value>rx_sm_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_testbus_sel</name>
            <value>rx_fifo_testbus1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_true_b2b</name>
            <value>b2b</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_full</name>
            <value>full_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_mode</name>
            <value>clk_comp_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_pfull</name>
            <value>23</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_stretch_num_stages</name>
            <value>two_stage</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_test_mode</name>
            <value>test_off</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_wrfifo_clken</name>
            <value>wrfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_advanced_user_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bitslip_en</name>
            <value>bitslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_bypass</name>
            <value>crcgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_clken</name>
            <value>crcgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_err</name>
            <value>crcgen_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_inv</name>
            <value>crcgen_inv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dft_clk_out_sel</name>
            <value>tx_master_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_bypass</name>
            <value>dispgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_clken</name>
            <value>dispgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_err</name>
            <value>dispgen_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_pipeln</name>
            <value>dispgen_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distdwn_bypass_pipeln</name>
            <value>distdwn_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distdwn_master</name>
            <value>distdwn_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distup_bypass_pipeln</name>
            <value>distup_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distup_master</name>
            <value>distup_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dv_bond</name>
            <value>dv_bond_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_empty_flag_type</name>
            <value>empty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_enc64b66b_txsm_clken</name>
            <value>enc64b66b_txsm_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</name>
            <value>enc_64b66b_txsm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fastpath</name>
            <value>fastpath_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fec_clken</name>
            <value>fec_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fec_enable</name>
            <value>fec_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_double_write</name>
            <value>fifo_double_write_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_reg_fast</name>
            <value>fifo_reg_fast_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_stop_rd</name>
            <value>rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_burst</name>
            <value>frmgen_burst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_bypass</name>
            <value>frmgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_clken</name>
            <value>frmgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_pipeln</name>
            <value>frmgen_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_pyld_ins</name>
            <value>frmgen_pyld_ins_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_wordslip</name>
            <value>frmgen_wordslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_full_flag_type</name>
            <value>full_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_pipeln_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_tx_idwidth</name>
            <value>width_66</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_tx_odwidth</name>
            <value>width_32</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gbred_clken</name>
            <value>gbred_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_master_clk_sel</name>
            <value>master_tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pempty_flag_type</name>
            <value>pempty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pfull_flag_type</name>
            <value>pfull_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_phcomp_rd_del</name>
            <value>phcomp_rd_del4</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pld_if_type</name>
            <value>fifo</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_prot_mode</name>
            <value>teng_baser_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_random</name>
            <value>all_0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_seed_a</name>
            <value>288230376151711743</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_seed_b</name>
            <value>288230376151711743</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_random_disp</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_rdfifo_clken</name>
            <value>rdfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_bypass</name>
            <value>scrm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_clken</name>
            <value>scrm_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_mode</name>
            <value>async</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_pipeln</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sh_err</name>
            <value>sh_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sop_mark</name>
            <value>sop_mark_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_stretch_num_stages</name>
            <value>two_stage</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_test_mode</name>
            <value>test_off</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_scrm_err</name>
            <value>scrm_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_scrm_width</name>
            <value>bit64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sh_location</name>
            <value>lsb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sm_bypass</name>
            <value>tx_sm_bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sm_pipeln</name>
            <value>tx_sm_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_testbus_sel</name>
            <value>tx_fifo_testbus1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_full</name>
            <value>full_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_mode</name>
            <value>phase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_pfull</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_wr_clk_sel</name>
            <value>wr_tx_pld_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_wrfifo_clken</name>
            <value>wrfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_auto_error_replacement</name>
            <value>dis_err_replace</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_auto_speed_nego</name>
            <value>dis_asn</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bit_reversal</name>
            <value>dis_bit_reversal</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bypass_pipeline_reg</name>
            <value>dis_bypass_pipeline</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_byte_deserializer</name>
            <value>dis_bds</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</name>
            <value>dis_rxvalid_mask</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clkcmp_pattern_n</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clkcmp_pattern_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_bds_dec_asn</name>
            <value>en_bds_dec_asn_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_cdr_eidle</name>
            <value>en_cdr_eidle_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</name>
            <value>en_dw_pc_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_rm_rd</name>
            <value>en_dw_rm_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_rm_wr</name>
            <value>en_dw_rm_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_wa</name>
            <value>en_dw_wa_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_pc_rdclk</name>
            <value>en_pc_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</name>
            <value>en_sw_pc_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_rm_rd</name>
            <value>en_sw_rm_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_rm_wr</name>
            <value>en_sw_rm_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_wa</name>
            <value>en_sw_wa_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_observation_in_pld_core</name>
            <value>internal_sw_wa_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</name>
            <value>dis_compensation</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</name>
            <value>not_master_chnl_distr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_eios</name>
            <value>dis_eidle_eios</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_iei</name>
            <value>dis_eidle_iei</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_sd</name>
            <value>dis_eidle_sd</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eightb_tenb_decoder</name>
            <value>en_8b10b_ibm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_err_flags_sel</name>
            <value>err_flags_wa</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_fixed_pat_det</name>
            <value>dis_fixed_patdet</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_fixed_pat_num</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_force_signal_detect</name>
            <value>en_force_signal_detect</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_clk_en</name>
            <value>disable_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_rx_clk_sel</name>
            <value>rcvd_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_tx_clk_sel</name>
            <value>tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ibm_invalid_code</name>
            <value>dis_ibm_invalid_code</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_invalid_code_flag_only</name>
            <value>dis_invalid_code_only</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pad_or_edb_error_replace</name>
            <value>replace_edb</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pcs_bypass</name>
            <value>dis_pcs_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_phase_comp_rdptr</name>
            <value>disable_rdptr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_phase_compensation_fifo</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pipe_if_enable</name>
            <value>dis_pipe_rx</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pma_dw</name>
            <value>ten_bit</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_polinv_8b10b_dec</name>
            <value>dis_polinv_8b10b_dec</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match</name>
            <value>dis_rm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_del_thres</name>
            <value>dis_rm_del_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_empty_thres</name>
            <value>dis_rm_empty_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_full_thres</name>
            <value>dis_rm_full_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_ins_thres</name>
            <value>dis_rm_ins_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_start_thres</name>
            <value>dis_rm_start_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_clk2</name>
            <value>rcvd_clk_clk2</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_clk_free_running</name>
            <value>en_rx_clk_free_run</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_pcs_urst</name>
            <value>en_rx_pcs_urst</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_rcvd_clk</name>
            <value>rcvd_clk_rcvd_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_rd_clk</name>
            <value>pld_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_refclk</name>
            <value>dis_refclk_sel</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_wr_clk</name>
            <value>rx_clk2_div_1_2_4</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_symbol_swap</name>
            <value>dis_symbol_swap</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_sync_sm_idle_eios</name>
            <value>dis_syncsm_idle</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_test_bus_sel</name>
            <value>tx_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_tx_rx_parallel_loopback</name>
            <value>dis_plpbk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_boundary_lock_ctrl</name>
            <value>sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_clk_slip_spacing</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</name>
            <value>dont_care_assert_sync</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_disp_err_flag</name>
            <value>en_disp_err_flag</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_kchar</name>
            <value>dis_kchar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd</name>
            <value>wa_pd_10</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd_polarity</name>
            <value>dont_care_both_pol</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pld_controlled</name>
            <value>dis_pld_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_renumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rgnumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rknumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rosnumber_data</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rvnumber_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_sync_sm_ctrl</name>
            <value>gige_sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wait_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_auto_speed_nego_gen2</name>
            <value>dis_asn_g2</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bit_reversal</name>
            <value>dis_bit_reversal</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bypass_pipeline_reg</name>
            <value>dis_bypass_pipeline</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_byte_serializer</name>
            <value>dis_bs</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_bs_enc</name>
            <value>en_bs_enc_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_dw_fifowr</name>
            <value>en_dw_fifowr_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_fiford</name>
            <value>en_fiford_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_sw_fifowr</name>
            <value>en_sw_fifowr_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_observation_in_pld_core</name>
            <value>internal_refclk_b</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</name>
            <value>dis_compensation</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</name>
            <value>not_master_chnl_distr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</name>
            <value>normal_data_path</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_dynamic_clk_switch</name>
            <value>dis_dyn_clk_switch</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</name>
            <value>dis_disp_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_eightb_tenb_encoder</name>
            <value>en_8b10b_ibm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_force_echar</name>
            <value>dis_force_echar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_force_kchar</name>
            <value>dis_force_kchar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_gen3_tx_clk_sel</name>
            <value>dis_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</name>
            <value>dis_tx_pipe_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_pcs_bypass</name>
            <value>dis_pcs_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phase_comp_rdptr</name>
            <value>disable_rdptr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phase_compensation_fifo</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phfifo_write_clk_sel</name>
            <value>pld_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_pma_dw</name>
            <value>ten_bit</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_refclk_b_clk_sel</name>
            <value>tx_pma_clock</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_revloop_back_rm</name>
            <value>dis_rev_loopback_rx_rm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_symbol_swap</name>
            <value>dis_symbol_swap</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_bitslip</name>
            <value>dis_tx_bitslip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_compliance_controlled_disparity</name>
            <value>dis_txcompliance</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_fast_pld_reg</name>
            <value>dis_tx_fast_pld_reg</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_txclk_freerun</name>
            <value>en_freerun_tx</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_txpcs_urst</name>
            <value>en_txpcs_urst</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_asn_clk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_asn_enable</name>
            <value>dis_asn</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_block_sel</name>
            <value>eight_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_early_eios</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pcie_switch</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pma_ltr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pma_sw_done</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_ppm_lock</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_txdetectrx</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cdr_control</name>
            <value>dis_cdr_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cid_enable</name>
            <value>dis_cid_mode</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_cons_sel</name>
            <value>cp_cons_master</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_dwn_mstr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_up_mstr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_data_mask_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_data_mask_count_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_dft_observation_clock_selection</name>
            <value>dft_clk_obsrv_tx0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_early_eios_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_force_freqdet</name>
            <value>force_freqdet_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_free_run_clk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ignore_sigdet_g23</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pc_en_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pc_rst_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pcie_hip_mode</name>
            <value>hip_disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ph_fifo_reg_mode</name>
            <value>phfifo_reg_mode_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_phfifo_flush_wait</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pipe_if_g3pcs</name>
            <value>pipe_if_8gpcs</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_done_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_if_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_cnt_rst</name>
            <value>ppm_cnt_rst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_deassert_early</name>
            <value>deassert_early_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_det_buckets</name>
            <value>ppm_100_bucket</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</name>
            <value>cnt_32k</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_post_eidle_delay</name>
            <value>cnt_200_cycles</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppmsel</name>
            <value>ppmsel_1000</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_prot_mode</name>
            <value>other_protocols</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_rxvalid_mask</name>
            <value>rxvalid_mask_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sigdet_wait_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_testout_sel</name>
            <value>asn_test</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_clk_on_off_timer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_pipe_synchronizing</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_dft_clk_out_en</name>
            <value>dft_clk_out_disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_dft_clk_out_sel</name>
            <value>teng_rx_dft_clk</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_hrdrstctrl_en</name>
            <value>hrst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_pcs_testbus_block_sel</name>
            <value>pma_if</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_double_read_mode</name>
            <value>double_read_dis</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_prot_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_double_write_mode</name>
            <value>double_write_dis</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_prot_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_block_sync</name>
            <value>bypass_block_sync</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_block_sync_sm</name>
            <value>disable_blk_sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_lpbk_force</name>
            <value>lpbk_frce_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rate_match_fifo</name>
            <value>bypass_rm_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rate_match_fifo_latency</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_reverse_lpbk</name>
            <value>rev_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</name>
            <value>b4gb_par_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_force_balign</name>
            <value>dis_force_balign</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_ins_del_one_skip</name>
            <value>ins_del_one_skip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_num_fixed_pat</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_test_out_sel</name>
            <value>rx_test_out0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_reverse_lpbk</name>
            <value>rev_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_tx_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_tx_gbox_byp</name>
            <value>bypass_gbox</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_blksync_cor_en</name>
            <value>detect</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_bypass_gb</name>
            <value>bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_clr_ctrl</name>
            <value>both_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_dv_start</name>
            <value>with_blklock</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_err_mark_type</name>
            <value>err_mark_10g</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_error_marking_en</name>
            <value>err_mark_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_lpbk_mode</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_parity_invalid_enum</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_parity_valid_num</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_blksync</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_descrm</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errcorrect</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_ind</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_loc</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_pat</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_gearbox</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_syndrm</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_trans_dec</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_prot_mode</name>
            <value>disable_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_receive_order</name>
            <value>receive_lsb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_rx_testbus_sel</name>
            <value>overall</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_signal_ok_en</name>
            <value>sig_ok_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_burst_err</name>
            <value>burst_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_burst_err_len</name>
            <value>burst_err_len1</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_enc_frame_query</name>
            <value>enc_query_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_pipeln_encoder</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_pipeln_scrambler</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_prot_mode</name>
            <value>disable_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_transcode_err</name>
            <value>trans_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_transmit_order</name>
            <value>transmit_lsb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_tx_testbus_sel</name>
            <value>overall</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_elec_idle_delay_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_error_replace_pad</name>
            <value>replace_edb</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_ind_error_reporting</name>
            <value>dis_ind_error_reporting</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_phystatus_delay_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_phystatus_rst_toggle</name>
            <value>dis_phystatus_rst_toggle</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_pipe_byte_de_serializer_en</name>
            <value>dont_care_bds</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_a_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_b_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_c_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_d_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_e_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_a_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_b_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_c_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_d_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_e_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rx_pipe_enable</name>
            <value>dis_pipe_rx</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rxdetect_bypass</name>
            <value>dis_rxdetect_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_tx_pipe_enable</name>
            <value>dis_pipe_tx</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_txswing</name>
            <value>dis_txswing</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_detection_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_preset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_preset_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_tx_coefficent</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_tx_coefficent_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_elecidle_delay_g3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_ind_error_reporting</name>
            <value>dis_ind_error_reporting</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phy_status_delay_g12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phy_status_delay_g3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phystatus_rst_toggle_g12</name>
            <value>dis_phystatus_rst_toggle</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phystatus_rst_toggle_g3</name>
            <value>dis_phystatus_rst_toggle_g3</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_rate_match_pad_insertion</name>
            <value>dis_rm_fifo_pad_ins</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_test_out_sel</name>
            <value>disable_test_out</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_block_sel</name>
            <value>ten_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_clkslip_sel</name>
            <value>pld</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_master_clk_sel</name>
            <value>master_rx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pldif_datawidth_mode</name>
            <value>pldif_data_10bit</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_dw_rx</name>
            <value>pma_32b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_if_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs9_dwidth</name>
            <value>prbs9_64b</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs_clken</name>
            <value>prbs_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs_ver</name>
            <value>prbs_off</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prot_mode_rx</name>
            <value>teng_krfec_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</name>
            <value>rx_dyn_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_lpbk_en</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</name>
            <value>force_sig_ok</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_mask</name>
            <value>prbsmask128</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</name>
            <value>sel_sig_det</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</name>
            <value>rx_stat_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</name>
            <value>uhsif_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx</name>
            <value>fifo_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx</name>
            <value>pma_32b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx</name>
            <value>teng_baser_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode</name>
            <value>rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx</name>
            <value>fifo_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_hip_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx</name>
            <value>pma_10b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx</name>
            <value>disabled_prot_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_8g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_func_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage</name>
            <value>standard</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk</name>
            <value>pma_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx</name>
            <value>fifo_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz</name>
            <value>156250000</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx</name>
            <value>pma_32b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx</name>
            <value>teng_baser_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_speed_grade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx</name>
            <value>teng_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_fifo_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_g3_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_g3_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</name>
            <value>disabled_prot_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</name>
            <value>tx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx</name>
            <value>teng_pld_fifo_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pldif_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx</name>
            <value>pma_32b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx</name>
            <value>teng_krfec_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_block_sel</name>
            <value>teng</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</name>
            <value>teng_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</name>
            <value>pld_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</name>
            <value>hip_rx_disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_output_sel</name>
            <value>teng_output</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_master_clk_sel</name>
            <value>master_tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</name>
            <value>other_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pldif_datawidth_mode</name>
            <value>pldif_data_10bit</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pma_dw_tx</name>
            <value>pma_32b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pmagate_en</name>
            <value>pmagate_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs9_dwidth</name>
            <value>prbs9_64b</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs_clken</name>
            <value>prbs_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs_gen_pat</name>
            <value>prbs_gen_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prot_mode_tx</name>
            <value>teng_krfec_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sq_wave_num</name>
            <value>sq_wave_default</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sqwgen_clken</name>
            <value>sqwgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</name>
            <value>tx_dyn_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_pma_data_sel</name>
            <value>ten_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</name>
            <value>tx_stat_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</name>
            <value>uhsif_filt_stepsz_b4lock_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</name>
            <value>uhsif_filt_cntthr_b4lock_8</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</name>
            <value>uhsif_dcn_test_period_4</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</name>
            <value>uhsif_dcn_test_mode_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</name>
            <value>uhsif_dzt_cnt_thr_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</name>
            <value>uhsif_dzt_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</name>
            <value>uhsif_dzt_obr_win_16</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</name>
            <value>uhsif_dzt_skipsz_4</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</name>
            <value>uhsif_index_cram</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</name>
            <value>uhsif_dcn_margin_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</name>
            <value>uhsif_dft_dz_det_val_0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</name>
            <value>uhsif_dft_up_val_0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_enable</name>
            <value>uhsif_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</name>
            <value>uhsif_lkd_segsz_aflock_512</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</name>
            <value>uhsif_lkd_segsz_b4lock_16</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx</name>
            <value>individual_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx</name>
            <value>fifo_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx</name>
            <value>pma_32b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx</name>
            <value>teng_baser_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_10g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx</name>
            <value>ctrl_master_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx</name>
            <value>fifo_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_hip_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx</name>
            <value>pma_10b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx</name>
            <value>disabled_prot_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_8g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx</name>
            <value>individual_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_func_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk</name>
            <value>pma_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx</name>
            <value>fifo_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz</name>
            <value>156250000</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx</name>
            <value>pma_32b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx</name>
            <value>teng_baser_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_speed_grade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_chnl_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx</name>
            <value>teng_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_fifo_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_g3_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_g3_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</name>
            <value>disabled_prot_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx</name>
            <value>teng_pld_fifo_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pldif_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx</name>
            <value>pma_32b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx</name>
            <value>teng_krfec_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</name>
            <value>teng_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_source</name>
            <value>teng</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_data_source</name>
            <value>hip_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</name>
            <value>delay1_clk_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</name>
            <value>pcs_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</name>
            <value>delay1_path0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</name>
            <value>one_ff_delay</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</name>
            <value>delay2_clk_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</name>
            <value>delay2_path0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_output_sel</name>
            <value>teng_output</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>l_anlg_rx_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_anlg_tx_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_channels</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_pma_bonding</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_reve_support</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_enh_iface</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_std_iface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_std_pipe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_enh_iface</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_std_iface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_pcs_pma_width</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>l_pll_settings</name>
            <value>343.750000 {refclk 343.750000 m 15 n 1 lpfd 1 lpd 1 fvco 5156.25} 687.500000 {refclk 687.500000 m 15 n 2 lpfd 1 lpd 1 fvco 5156.25} 322.265625 {refclk 322.265625 m 16 n 1 lpfd 1 lpd 1 fvco 5156.25} 644.531250 {refclk 644.531250 m 16 n 2 lpfd 1 lpd 1 fvco 5156.25} 303.308824 {refclk 303.308824 m 17 n 1 lpfd 1 lpd 1 fvco 5156.25} 606.617647 {refclk 606.617647 m 17 n 2 lpfd 1 lpd 1 fvco 5156.25} 286.458333 {refclk 286.458333 m 18 n 1 lpfd 1 lpd 1 fvco 5156.25} 572.916667 {refclk 572.916667 m 18 n 2 lpfd 1 lpd 1 fvco 5156.25} 271.381579 {refclk 271.381579 m 19 n 1 lpfd 1 lpd 1 fvco 5156.25} 542.763158 {refclk 542.763158 m 19 n 2 lpfd 1 lpd 1 fvco 5156.25} 257.812500 {refclk 257.812500 m 20 n 1 lpfd 1 lpd 1 fvco 5156.25} 515.625000 {refclk 515.625000 m 20 n 2 lpfd 1 lpd 1 fvco 5156.25} 245.535714 {refclk 245.535714 m 21 n 1 lpfd 1 lpd 1 fvco 5156.25} 491.071429 {refclk 491.071429 m 21 n 2 lpfd 1 lpd 1 fvco 5156.25} 234.375000 {refclk 234.375000 m 22 n 1 lpfd 1 lpd 1 fvco 5156.25} 468.750000 {refclk 468.750000 m 22 n 2 lpfd 1 lpd 1 fvco 5156.25} 224.184783 {refclk 224.184783 m 23 n 1 lpfd 1 lpd 1 fvco 5156.25} 448.369565 {refclk 448.369565 m 23 n 2 lpfd 1 lpd 1 fvco 5156.25} 214.843750 {refclk 214.843750 m 24 n 1 lpfd 1 lpd 1 fvco 5156.25} 429.687500 {refclk 429.687500 m 24 n 2 lpfd 1 lpd 1 fvco 5156.25} 206.250000 {refclk 206.250000 m 25 n 1 lpfd 1 lpd 1 fvco 5156.25} 412.500000 {refclk 412.500000 m 25 n 2 lpfd 1 lpd 1 fvco 5156.25} 198.317308 {refclk 198.317308 m 26 n 1 lpfd 1 lpd 1 fvco 5156.25} 396.634615 {refclk 396.634615 m 26 n 2 lpfd 1 lpd 1 fvco 5156.25} 793.269231 {refclk 793.269231 m 26 n 4 lpfd 1 lpd 1 fvco 5156.25} 190.972222 {refclk 190.972222 m 27 n 1 lpfd 1 lpd 1 fvco 5156.25} 381.944444 {refclk 381.944444 m 27 n 2 lpfd 1 lpd 1 fvco 5156.25} 763.888889 {refclk 763.888889 m 27 n 4 lpfd 1 lpd 1 fvco 5156.25} 184.151786 {refclk 184.151786 m 28 n 1 lpfd 1 lpd 1 fvco 5156.25} 368.303571 {refclk 368.303571 m 28 n 2 lpfd 1 lpd 1 fvco 5156.25} 736.607143 {refclk 736.607143 m 28 n 4 lpfd 1 lpd 1 fvco 5156.25} 177.801724 {refclk 177.801724 m 29 n 1 lpfd 1 lpd 1 fvco 5156.25} 355.603448 {refclk 355.603448 m 29 n 2 lpfd 1 lpd 1 fvco 5156.25} 711.206897 {refclk 711.206897 m 29 n 4 lpfd 1 lpd 1 fvco 5156.25} 171.875000 {refclk 171.875000 m 30 n 1 lpfd 1 lpd 1 fvco 5156.25} 166.330645 {refclk 166.330645 m 31 n 1 lpfd 1 lpd 1 fvco 5156.25} 332.661290 {refclk 332.661290 m 31 n 2 lpfd 1 lpd 1 fvco 5156.25} 665.322581 {refclk 665.322581 m 31 n 4 lpfd 1 lpd 1 fvco 5156.25} 161.132812 {refclk 161.132812 m 32 n 1 lpfd 1 lpd 1 fvco 5156.25} 156.250000 {refclk 156.250000 m 33 n 1 lpfd 1 lpd 1 fvco 5156.25} 312.500000 {refclk 312.500000 m 33 n 2 lpfd 1 lpd 1 fvco 5156.25} 625.000000 {refclk 625.000000 m 33 n 4 lpfd 1 lpd 1 fvco 5156.25} 151.654412 {refclk 151.654412 m 34 n 1 lpfd 1 lpd 1 fvco 5156.25} 147.321429 {refclk 147.321429 m 35 n 1 lpfd 1 lpd 1 fvco 5156.25} 294.642857 {refclk 294.642857 m 35 n 2 lpfd 1 lpd 1 fvco 5156.25} 589.285714 {refclk 589.285714 m 35 n 4 lpfd 1 lpd 1 fvco 5156.25} 143.229167 {refclk 143.229167 m 36 n 1 lpfd 1 lpd 1 fvco 5156.25} 139.358108 {refclk 139.358108 m 37 n 1 lpfd 1 lpd 1 fvco 5156.25} 278.716216 {refclk 278.716216 m 37 n 2 lpfd 1 lpd 1 fvco 5156.25} 557.432432 {refclk 557.432432 m 37 n 4 lpfd 1 lpd 1 fvco 5156.25} 135.690789 {refclk 135.690789 m 38 n 1 lpfd 1 lpd 1 fvco 5156.25} 132.211538 {refclk 132.211538 m 39 n 1 lpfd 1 lpd 1 fvco 5156.25} 264.423077 {refclk 264.423077 m 39 n 2 lpfd 1 lpd 1 fvco 5156.25} 528.846154 {refclk 528.846154 m 39 n 4 lpfd 1 lpd 1 fvco 5156.25} 128.906250 {refclk 128.906250 m 40 n 1 lpfd 1 lpd 1 fvco 5156.25} 125.762195 {refclk 125.762195 m 41 n 1 lpfd 1 lpd 1 fvco 5156.25} 251.524390 {refclk 251.524390 m 41 n 2 lpfd 1 lpd 1 fvco 5156.25} 503.048780 {refclk 503.048780 m 41 n 4 lpfd 1 lpd 1 fvco 5156.25} 122.767857 {refclk 122.767857 m 42 n 1 lpfd 1 lpd 1 fvco 5156.25} 119.912791 {refclk 119.912791 m 43 n 1 lpfd 1 lpd 1 fvco 5156.25} 239.825581 {refclk 239.825581 m 43 n 2 lpfd 1 lpd 1 fvco 5156.25} 479.651163 {refclk 479.651163 m 43 n 4 lpfd 1 lpd 1 fvco 5156.25} 117.187500 {refclk 117.187500 m 44 n 1 lpfd 1 lpd 1 fvco 5156.25} 114.583333 {refclk 114.583333 m 45 n 1 lpfd 1 lpd 1 fvco 5156.25} 229.166667 {refclk 229.166667 m 45 n 2 lpfd 1 lpd 1 fvco 5156.25} 458.333333 {refclk 458.333333 m 45 n 4 lpfd 1 lpd 1 fvco 5156.25} 112.092391 {refclk 112.092391 m 46 n 1 lpfd 1 lpd 1 fvco 5156.25} 109.707447 {refclk 109.707447 m 47 n 1 lpfd 1 lpd 1 fvco 5156.25} 219.414894 {refclk 219.414894 m 47 n 2 lpfd 1 lpd 1 fvco 5156.25} 438.829787 {refclk 438.829787 m 47 n 4 lpfd 1 lpd 1 fvco 5156.25} 107.421875 {refclk 107.421875 m 48 n 1 lpfd 1 lpd 1 fvco 5156.25} 105.229592 {refclk 105.229592 m 49 n 1 lpfd 1 lpd 1 fvco 5156.25} 210.459184 {refclk 210.459184 m 49 n 2 lpfd 1 lpd 1 fvco 5156.25} 420.918367 {refclk 420.918367 m 49 n 4 lpfd 1 lpd 1 fvco 5156.25} 103.125000 {refclk 103.125000 m 50 n 1 lpfd 1 lpd 1 fvco 5156.25} 101.102941 {refclk 101.102941 m 51 n 1 lpfd 1 lpd 1 fvco 5156.25} 202.205882 {refclk 202.205882 m 51 n 2 lpfd 1 lpd 1 fvco 5156.25} 404.411765 {refclk 404.411765 m 51 n 4 lpfd 1 lpd 1 fvco 5156.25} 99.158654 {refclk 99.158654 m 52 n 1 lpfd 1 lpd 1 fvco 5156.25} 97.287736 {refclk 97.287736 m 53 n 1 lpfd 1 lpd 1 fvco 5156.25} 194.575472 {refclk 194.575472 m 53 n 2 lpfd 1 lpd 1 fvco 5156.25} 389.150943 {refclk 389.150943 m 53 n 4 lpfd 1 lpd 1 fvco 5156.25} 778.301887 {refclk 778.301887 m 53 n 8 lpfd 1 lpd 1 fvco 5156.25} 95.486111 {refclk 95.486111 m 54 n 1 lpfd 1 lpd 1 fvco 5156.25} 93.750000 {refclk 93.750000 m 55 n 1 lpfd 1 lpd 1 fvco 5156.25} 187.500000 {refclk 187.500000 m 55 n 2 lpfd 1 lpd 1 fvco 5156.25} 375.000000 {refclk 375.000000 m 55 n 4 lpfd 1 lpd 1 fvco 5156.25} 750.000000 {refclk 750.000000 m 55 n 8 lpfd 1 lpd 1 fvco 5156.25} 92.075893 {refclk 92.075893 m 56 n 1 lpfd 1 lpd 1 fvco 5156.25} 90.460526 {refclk 90.460526 m 57 n 1 lpfd 1 lpd 1 fvco 5156.25} 180.921053 {refclk 180.921053 m 57 n 2 lpfd 1 lpd 1 fvco 5156.25} 361.842105 {refclk 361.842105 m 57 n 4 lpfd 1 lpd 1 fvco 5156.25} 723.684211 {refclk 723.684211 m 57 n 8 lpfd 1 lpd 1 fvco 5156.25} 88.900862 {refclk 88.900862 m 58 n 1 lpfd 1 lpd 1 fvco 5156.25} 87.394068 {refclk 87.394068 m 59 n 1 lpfd 1 lpd 1 fvco 5156.25} 174.788136 {refclk 174.788136 m 59 n 2 lpfd 1 lpd 1 fvco 5156.25} 349.576271 {refclk 349.576271 m 59 n 4 lpfd 1 lpd 1 fvco 5156.25} 699.152542 {refclk 699.152542 m 59 n 8 lpfd 1 lpd 1 fvco 5156.25} 85.937500 {refclk 85.937500 m 60 n 1 lpfd 1 lpd 1 fvco 5156.25} 84.528689 {refclk 84.528689 m 61 n 1 lpfd 1 lpd 1 fvco 5156.25} 169.057377 {refclk 169.057377 m 61 n 2 lpfd 1 lpd 1 fvco 5156.25} 338.114754 {refclk 338.114754 m 61 n 4 lpfd 1 lpd 1 fvco 5156.25} 676.229508 {refclk 676.229508 m 61 n 8 lpfd 1 lpd 1 fvco 5156.25} 83.165323 {refclk 83.165323 m 62 n 1 lpfd 1 lpd 1 fvco 5156.25} 81.845238 {refclk 81.845238 m 63 n 1 lpfd 1 lpd 1 fvco 5156.25} 163.690476 {refclk 163.690476 m 63 n 2 lpfd 1 lpd 1 fvco 5156.25} 327.380952 {refclk 327.380952 m 63 n 4 lpfd 1 lpd 1 fvco 5156.25} 654.761905 {refclk 654.761905 m 63 n 8 lpfd 1 lpd 1 fvco 5156.25} 80.566406 {refclk 80.566406 m 64 n 1 lpfd 1 lpd 1 fvco 5156.25} 79.326923 {refclk 79.326923 m 65 n 1 lpfd 1 lpd 1 fvco 5156.25} 158.653846 {refclk 158.653846 m 65 n 2 lpfd 1 lpd 1 fvco 5156.25} 317.307692 {refclk 317.307692 m 65 n 4 lpfd 1 lpd 1 fvco 5156.25} 634.615385 {refclk 634.615385 m 65 n 8 lpfd 1 lpd 1 fvco 5156.25} 78.125000 {refclk 78.125000 m 66 n 1 lpfd 1 lpd 1 fvco 5156.25} 76.958955 {refclk 76.958955 m 67 n 1 lpfd 1 lpd 1 fvco 5156.25} 153.917910 {refclk 153.917910 m 67 n 2 lpfd 1 lpd 1 fvco 5156.25} 307.835821 {refclk 307.835821 m 67 n 4 lpfd 1 lpd 1 fvco 5156.25} 615.671642 {refclk 615.671642 m 67 n 8 lpfd 1 lpd 1 fvco 5156.25} 75.827206 {refclk 75.827206 m 68 n 1 lpfd 1 lpd 1 fvco 5156.25} 74.728261 {refclk 74.728261 m 69 n 1 lpfd 1 lpd 1 fvco 5156.25} 149.456522 {refclk 149.456522 m 69 n 2 lpfd 1 lpd 1 fvco 5156.25} 298.913043 {refclk 298.913043 m 69 n 4 lpfd 1 lpd 1 fvco 5156.25} 597.826087 {refclk 597.826087 m 69 n 8 lpfd 1 lpd 1 fvco 5156.25} 73.660714 {refclk 73.660714 m 70 n 1 lpfd 1 lpd 1 fvco 5156.25} 72.623239 {refclk 72.623239 m 71 n 1 lpfd 1 lpd 1 fvco 5156.25} 145.246479 {refclk 145.246479 m 71 n 2 lpfd 1 lpd 1 fvco 5156.25} 290.492958 {refclk 290.492958 m 71 n 4 lpfd 1 lpd 1 fvco 5156.25} 580.985915 {refclk 580.985915 m 71 n 8 lpfd 1 lpd 1 fvco 5156.25} 71.614583 {refclk 71.614583 m 72 n 1 lpfd 1 lpd 1 fvco 5156.25} 70.633562 {refclk 70.633562 m 73 n 1 lpfd 1 lpd 1 fvco 5156.25} 141.267123 {refclk 141.267123 m 73 n 2 lpfd 1 lpd 1 fvco 5156.25} 282.534247 {refclk 282.534247 m 73 n 4 lpfd 1 lpd 1 fvco 5156.25} 565.068493 {refclk 565.068493 m 73 n 8 lpfd 1 lpd 1 fvco 5156.25} 69.679054 {refclk 69.679054 m 74 n 1 lpfd 1 lpd 1 fvco 5156.25} 68.750000 {refclk 68.750000 m 75 n 1 lpfd 1 lpd 1 fvco 5156.25} 137.500000 {refclk 137.500000 m 75 n 2 lpfd 1 lpd 1 fvco 5156.25} 275.000000 {refclk 275.000000 m 75 n 4 lpfd 1 lpd 1 fvco 5156.25} 550.000000 {refclk 550.000000 m 75 n 8 lpfd 1 lpd 1 fvco 5156.25} 67.845395 {refclk 67.845395 m 76 n 1 lpfd 1 lpd 1 fvco 5156.25} 66.964286 {refclk 66.964286 m 77 n 1 lpfd 1 lpd 1 fvco 5156.25} 133.928571 {refclk 133.928571 m 77 n 2 lpfd 1 lpd 1 fvco 5156.25} 267.857143 {refclk 267.857143 m 77 n 4 lpfd 1 lpd 1 fvco 5156.25} 535.714286 {refclk 535.714286 m 77 n 8 lpfd 1 lpd 1 fvco 5156.25} 66.105769 {refclk 66.105769 m 78 n 1 lpfd 1 lpd 1 fvco 5156.25} 65.268987 {refclk 65.268987 m 79 n 1 lpfd 1 lpd 1 fvco 5156.25} 130.537975 {refclk 130.537975 m 79 n 2 lpfd 1 lpd 1 fvco 5156.25} 261.075949 {refclk 261.075949 m 79 n 4 lpfd 1 lpd 1 fvco 5156.25} 522.151899 {refclk 522.151899 m 79 n 8 lpfd 1 lpd 1 fvco 5156.25} 64.453125 {refclk 64.453125 m 80 n 1 lpfd 1 lpd 1 fvco 5156.25} 63.657407 {refclk 63.657407 m 81 n 1 lpfd 1 lpd 1 fvco 5156.25} 127.314815 {refclk 127.314815 m 81 n 2 lpfd 1 lpd 1 fvco 5156.25} 254.629630 {refclk 254.629630 m 81 n 4 lpfd 1 lpd 1 fvco 5156.25} 509.259259 {refclk 509.259259 m 81 n 8 lpfd 1 lpd 1 fvco 5156.25} 62.881098 {refclk 62.881098 m 82 n 1 lpfd 1 lpd 1 fvco 5156.25} 62.123494 {refclk 62.123494 m 83 n 1 lpfd 1 lpd 1 fvco 5156.25} 124.246988 {refclk 124.246988 m 83 n 2 lpfd 1 lpd 1 fvco 5156.25} 248.493976 {refclk 248.493976 m 83 n 4 lpfd 1 lpd 1 fvco 5156.25} 496.987952 {refclk 496.987952 m 83 n 8 lpfd 1 lpd 1 fvco 5156.25} 61.383929 {refclk 61.383929 m 84 n 1 lpfd 1 lpd 1 fvco 5156.25} 60.661765 {refclk 60.661765 m 85 n 1 lpfd 1 lpd 1 fvco 5156.25} 121.323529 {refclk 121.323529 m 85 n 2 lpfd 1 lpd 1 fvco 5156.25} 242.647059 {refclk 242.647059 m 85 n 4 lpfd 1 lpd 1 fvco 5156.25} 485.294118 {refclk 485.294118 m 85 n 8 lpfd 1 lpd 1 fvco 5156.25} 59.956395 {refclk 59.956395 m 86 n 1 lpfd 1 lpd 1 fvco 5156.25} 59.267241 {refclk 59.267241 m 87 n 1 lpfd 1 lpd 1 fvco 5156.25} 118.534483 {refclk 118.534483 m 87 n 2 lpfd 1 lpd 1 fvco 5156.25} 237.068966 {refclk 237.068966 m 87 n 4 lpfd 1 lpd 1 fvco 5156.25} 474.137931 {refclk 474.137931 m 87 n 8 lpfd 1 lpd 1 fvco 5156.25} 58.593750 {refclk 58.593750 m 88 n 1 lpfd 1 lpd 1 fvco 5156.25} 57.935393 {refclk 57.935393 m 89 n 1 lpfd 1 lpd 1 fvco 5156.25} 115.870787 {refclk 115.870787 m 89 n 2 lpfd 1 lpd 1 fvco 5156.25} 231.741573 {refclk 231.741573 m 89 n 4 lpfd 1 lpd 1 fvco 5156.25} 463.483146 {refclk 463.483146 m 89 n 8 lpfd 1 lpd 1 fvco 5156.25} 57.291667 {refclk 57.291667 m 90 n 1 lpfd 1 lpd 1 fvco 5156.25} 56.662088 {refclk 56.662088 m 91 n 1 lpfd 1 lpd 1 fvco 5156.25} 113.324176 {refclk 113.324176 m 91 n 2 lpfd 1 lpd 1 fvco 5156.25} 226.648352 {refclk 226.648352 m 91 n 4 lpfd 1 lpd 1 fvco 5156.25} 453.296703 {refclk 453.296703 m 91 n 8 lpfd 1 lpd 1 fvco 5156.25} 56.046196 {refclk 56.046196 m 92 n 1 lpfd 1 lpd 1 fvco 5156.25} 55.443548 {refclk 55.443548 m 93 n 1 lpfd 1 lpd 1 fvco 5156.25} 110.887097 {refclk 110.887097 m 93 n 2 lpfd 1 lpd 1 fvco 5156.25} 221.774194 {refclk 221.774194 m 93 n 4 lpfd 1 lpd 1 fvco 5156.25} 443.548387 {refclk 443.548387 m 93 n 8 lpfd 1 lpd 1 fvco 5156.25} 54.853723 {refclk 54.853723 m 94 n 1 lpfd 1 lpd 1 fvco 5156.25} 54.276316 {refclk 54.276316 m 95 n 1 lpfd 1 lpd 1 fvco 5156.25} 108.552632 {refclk 108.552632 m 95 n 2 lpfd 1 lpd 1 fvco 5156.25} 217.105263 {refclk 217.105263 m 95 n 4 lpfd 1 lpd 1 fvco 5156.25} 434.210526 {refclk 434.210526 m 95 n 8 lpfd 1 lpd 1 fvco 5156.25} 53.710938 {refclk 53.710938 m 96 n 1 lpfd 1 lpd 1 fvco 5156.25} 53.157216 {refclk 53.157216 m 97 n 1 lpfd 1 lpd 1 fvco 5156.25} 106.314433 {refclk 106.314433 m 97 n 2 lpfd 1 lpd 1 fvco 5156.25} 212.628866 {refclk 212.628866 m 97 n 4 lpfd 1 lpd 1 fvco 5156.25} 425.257732 {refclk 425.257732 m 97 n 8 lpfd 1 lpd 1 fvco 5156.25} 52.614796 {refclk 52.614796 m 98 n 1 lpfd 1 lpd 1 fvco 5156.25} 52.083333 {refclk 52.083333 m 99 n 1 lpfd 1 lpd 1 fvco 5156.25} 104.166667 {refclk 104.166667 m 99 n 2 lpfd 1 lpd 1 fvco 5156.25} 208.333333 {refclk 208.333333 m 99 n 4 lpfd 1 lpd 1 fvco 5156.25} 416.666667 {refclk 416.666667 m 99 n 8 lpfd 1 lpd 1 fvco 5156.25} 51.562500 {refclk 51.562500 m 100 n 1 lpfd 1 lpd 1 fvco 5156.25} 51.051980 {refclk 51.051980 m 101 n 1 lpfd 1 lpd 1 fvco 5156.25} 102.103960 {refclk 102.103960 m 101 n 2 lpfd 1 lpd 1 fvco 5156.25} 204.207921 {refclk 204.207921 m 101 n 4 lpfd 1 lpd 1 fvco 5156.25} 408.415842 {refclk 408.415842 m 101 n 8 lpfd 1 lpd 1 fvco 5156.25} 50.551471 {refclk 50.551471 m 102 n 1 lpfd 1 lpd 1 fvco 5156.25} 50.060680 {refclk 50.060680 m 103 n 1 lpfd 1 lpd 1 fvco 5156.25} 100.121359 {refclk 100.121359 m 103 n 2 lpfd 1 lpd 1 fvco 5156.25} 200.242718 {refclk 200.242718 m 103 n 4 lpfd 1 lpd 1 fvco 5156.25} 400.485437 {refclk 400.485437 m 103 n 8 lpfd 1 lpd 1 fvco 5156.25} allowed_ranges {50.060680 50.551471 51.051980 51.562500 52.083333 52.614796 53.157216 53.710938 54.276316 54.853723 55.443548 56.046196 56.662088 57.291667 57.935393 58.593750 59.267241 59.956395 60.661765 61.383929 62.123494 62.881098 63.657407 64.453125 65.268987 66.105769 66.964286 67.845395 68.750000 69.679054 70.633562 71.614583 72.623239 73.660714 74.728261 75.827206 76.958955 78.125000 79.326923 80.566406 81.845238 83.165323 84.528689 85.937500 87.394068 88.900862 90.460526 92.075893 93.750000 95.486111 97.287736 99.158654 100.121359 101.102941 102.103960 103.125000 104.166667 105.229592 106.314433 107.421875 108.552632 109.707447 110.887097 112.092391 113.324176 114.583333 115.870787 117.187500 118.534483 119.912791 121.323529 122.767857 124.246988 125.762195 127.314815 128.906250 130.537975 132.211538 133.928571 135.690789 137.500000 139.358108 141.267123 143.229167 145.246479 147.321429 149.456522 151.654412 153.917910 156.250000 158.653846 161.132812 163.690476 166.330645 169.057377 171.875000 174.788136 177.801724 180.921053 184.151786 187.500000 190.972222 194.575472 198.317308 200.242718 202.205882 204.207921 206.250000 208.333333 210.459184 212.628866 214.843750 217.105263 219.414894 221.774194 224.184783 226.648352 229.166667 231.741573 234.375000 237.068966 239.825581 242.647059 245.535714 248.493976 251.524390 254.629630 257.812500 261.075949 264.423077 267.857143 271.381579 275.000000 278.716216 282.534247 286.458333 290.492958 294.642857 298.913043 303.308824 307.835821 312.500000 317.307692 322.265625 327.380952 332.661290 338.114754 343.750000 349.576271 355.603448 361.842105 368.303571 375.000000 381.944444 389.150943 396.634615 400.485437 404.411765 408.415842 412.500000 416.666667 420.918367 425.257732 429.687500 434.210526 438.829787 443.548387 448.369565 453.296703 458.333333 463.483146 468.750000 474.137931 479.651163 485.294118 491.071429 496.987952 503.048780 509.259259 515.625000 522.151899 528.846154 535.714286 542.763158 550.000000 557.432432 565.068493 572.916667 580.985915 589.285714 597.826087 606.617647 615.671642 625.000000 634.615385 644.531250 654.761905 665.322581 676.229508 687.500000 699.152542 711.206897 723.684211 736.607143 750.000000 763.888889 778.301887 793.269231}</value>
          </parameter>
          <parameter>
            <name>l_pll_settings_key</name>
            <value>644.531250</value>
          </parameter>
          <parameter>
            <name>l_protocol_mode</name>
            <value>teng_baser_mode</value>
          </parameter>
          <parameter>
            <name>l_rcfg_addr_bits</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_rcfg_datapath_message</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_rcfg_ifaces</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_rx_pld_pcs_width</name>
            <value>66</value>
          </parameter>
          <parameter>
            <name>l_split_iface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_std_data_mask_count_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_std_rx_field_width</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>l_std_rx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_rx_word_count</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_std_rx_word_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_tx_field_width</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>l_std_tx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_tx_word_count</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_std_tx_word_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_tx_pld_pcs_width</name>
            <value>66</value>
          </parameter>
          <parameter>
            <name>message_level</name>
            <value>error</value>
          </parameter>
          <parameter>
            <name>number_physical_bonding_clocks</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pcie_rate_match</name>
            <value>Bypass</value>
          </parameter>
          <parameter>
            <name>pcs_bonding_master</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pcs_direct_width</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>pcs_speedgrade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>pcs_tx_delay1_ctrl</name>
            <value>delay1_path0</value>
          </parameter>
          <parameter>
            <name>pcs_tx_delay1_data_sel</name>
            <value>one_ff_delay</value>
          </parameter>
          <parameter>
            <name>pcs_tx_delay2_ctrl</name>
            <value>delay2_path0</value>
          </parameter>
          <parameter>
            <name>pll_select</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>plls</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_dfe_control_sel</name>
            <value>r_adapt_dfe_control_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_dfe_sel</name>
            <value>r_adapt_dfe_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_mode</name>
            <value>manual</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_vga_sel</name>
            <value>r_adapt_vga_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_vref_sel</name>
            <value>r_adapt_vref_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_1s_ctle_bypass</name>
            <value>radp_1s_ctle_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_4s_ctle_bypass</name>
            <value>radp_4s_ctle_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_adapt_control_sel</name>
            <value>radp_adapt_control_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_adapt_rstn</name>
            <value>radp_adapt_rstn_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_adapt_start</name>
            <value>radp_adapt_start_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_auxpath_en</name>
            <value>radp_bist_auxpath_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_count_rstn</name>
            <value>radp_bist_count_rstn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_datapath_en</name>
            <value>radp_bist_datapath_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_mode</name>
            <value>radp_bist_mode_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_odi_dfe_sel</name>
            <value>radp_bist_odi_dfe_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_spec_en</name>
            <value>radp_bist_spec_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_control_mux_bypass</name>
            <value>radp_control_mux_bypass_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_acgain_4s</name>
            <value>radp_ctle_acgain_4s_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_adapt_bw</name>
            <value>radp_ctle_adapt_bw_3</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_adapt_cycle_window</name>
            <value>radp_ctle_adapt_cycle_window_7</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_adapt_oneshot</name>
            <value>radp_ctle_adapt_oneshot_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_en</name>
            <value>radp_ctle_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_eqz_1s_sel</name>
            <value>radp_ctle_eqz_1s_sel_3</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_force_spec_sign</name>
            <value>radp_ctle_force_spec_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_hold_en</name>
            <value>radp_ctle_not_held</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_load</name>
            <value>radp_ctle_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_load_value</name>
            <value>radp_ctle_load_value_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_scale</name>
            <value>radp_ctle_scale_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_scale_en</name>
            <value>radp_ctle_scale_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_spec_sign</name>
            <value>radp_ctle_spec_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_sweep_direction</name>
            <value>radp_ctle_sweep_direction_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_threshold</name>
            <value>radp_ctle_threshold_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_threshold_en</name>
            <value>radp_ctle_threshold_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_vref_polarity</name>
            <value>radp_ctle_vref_polarity_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_window</name>
            <value>radp_ctle_window_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_bw</name>
            <value>radp_dfe_bw_3</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_clkout_div_sel</name>
            <value>radp_dfe_clkout_div_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_cycle</name>
            <value>radp_dfe_cycle_6</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fltap_bypass</name>
            <value>radp_dfe_fltap_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fltap_en</name>
            <value>radp_dfe_fltap_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fltap_hold_en</name>
            <value>radp_dfe_fltap_not_held</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fltap_load</name>
            <value>radp_dfe_fltap_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fltap_position</name>
            <value>radp_dfe_fltap_position_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_force_spec_sign</name>
            <value>radp_dfe_force_spec_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap1</name>
            <value>radp_dfe_fxtap1_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap10</name>
            <value>radp_dfe_fxtap10_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap10_sgn</name>
            <value>radp_dfe_fxtap10_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap11</name>
            <value>radp_dfe_fxtap11_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap11_sgn</name>
            <value>radp_dfe_fxtap11_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap2</name>
            <value>radp_dfe_fxtap2_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap2_sgn</name>
            <value>radp_dfe_fxtap2_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap3</name>
            <value>radp_dfe_fxtap3_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap3_sgn</name>
            <value>radp_dfe_fxtap3_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap4</name>
            <value>radp_dfe_fxtap4_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap4_sgn</name>
            <value>radp_dfe_fxtap4_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap5</name>
            <value>radp_dfe_fxtap5_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap5_sgn</name>
            <value>radp_dfe_fxtap5_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap6</name>
            <value>radp_dfe_fxtap6_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap6_sgn</name>
            <value>radp_dfe_fxtap6_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap7</name>
            <value>radp_dfe_fxtap7_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap7_sgn</name>
            <value>radp_dfe_fxtap7_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap8</name>
            <value>radp_dfe_fxtap8_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap8_sgn</name>
            <value>radp_dfe_fxtap8_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap9</name>
            <value>radp_dfe_fxtap9_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap9_sgn</name>
            <value>radp_dfe_fxtap9_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap_bypass</name>
            <value>radp_dfe_fxtap_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap_en</name>
            <value>radp_dfe_fxtap_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap_hold_en</name>
            <value>radp_dfe_fxtap_not_held</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap_load</name>
            <value>radp_dfe_fxtap_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_mode</name>
            <value>radp_dfe_mode_4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_spec_sign</name>
            <value>radp_dfe_spec_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_vref_polarity</name>
            <value>radp_dfe_vref_polarity_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_force_freqlock</name>
            <value>radp_force_freqlock_off</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_capture</name>
            <value>radp_frame_capture_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_en</name>
            <value>radp_frame_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_odi_sel</name>
            <value>radp_frame_odi_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_out_sel</name>
            <value>radp_frame_out_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_lfeq_fb_sel</name>
            <value>radp_lfeq_fb_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_mode</name>
            <value>radp_mode_8</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_control_sel</name>
            <value>radp_odi_control_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_onetime_dfe</name>
            <value>radp_onetime_dfe_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_spec_avg_window</name>
            <value>radp_spec_avg_window_4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_spec_trans_filter</name>
            <value>radp_spec_trans_filter_2</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_status_sel</name>
            <value>radp_status_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_bypass</name>
            <value>radp_vga_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_en</name>
            <value>radp_vga_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_load</name>
            <value>radp_vga_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_polarity</name>
            <value>radp_vga_polarity_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_sel</name>
            <value>radp_vga_sel_2</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_sweep_direction</name>
            <value>radp_vga_sweep_direction_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_threshold</name>
            <value>radp_vga_threshold_4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_bw</name>
            <value>radp_vref_bw_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_bypass</name>
            <value>radp_vref_bypass_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_cycle</name>
            <value>radp_vref_cycle_6</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_dfe_spec_en</name>
            <value>radp_vref_dfe_spec_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_en</name>
            <value>radp_vref_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_hold_en</name>
            <value>radp_vref_not_held</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_load</name>
            <value>radp_vref_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_polarity</name>
            <value>radp_vref_polarity_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_sel</name>
            <value>radp_vref_sel_21</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vref_vga_level</name>
            <value>radp_vref_vga_level_13</value>
          </parameter>
          <parameter>
            <name>pma_adapt_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_adapt_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_count_threshold</name>
            <value>rodi_count_threshold_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_dfe_spec_en</name>
            <value>rodi_dfe_spec_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_en</name>
            <value>rodi_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_mode</name>
            <value>rodi_mode_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_rstn</name>
            <value>rodi_rstn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_spec_sel</name>
            <value>rodi_spec_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_start</name>
            <value>rodi_start_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_vref_sel</name>
            <value>rodi_vref_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_adapt_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_adapt_rrx_pcie_eqz</name>
            <value>rrx_pcie_eqz_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_adapt_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_cdr_clkin_scratch0_src</name>
            <value>cdr_clkin_scratch0_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_cdr_clkin_scratch1_src</name>
            <value>cdr_clkin_scratch1_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_cdr_clkin_scratch2_src</name>
            <value>cdr_clkin_scratch2_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_cdr_clkin_scratch3_src</name>
            <value>cdr_clkin_scratch3_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_cdr_clkin_scratch4_src</name>
            <value>cdr_clkin_scratch4_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk0_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk1_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk2_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk3_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk4_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_receiver_detect_src</name>
            <value>iqclk_src</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_refclk_select</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xmux_refclk_src</name>
            <value>refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</name>
            <value>power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_scratch0_src</name>
            <value>scratch0_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_scratch1_src</name>
            <value>scratch1_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_scratch2_src</name>
            <value>scratch2_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_scratch3_src</name>
            <value>scratch3_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_scratch4_src</name>
            <value>scratch4_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bitslip_enable</name>
            <value>disable_bitslip</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bonding_mode</name>
            <value>x1_non_bonded</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bonding_reset_enable</name>
            <value>disallow_bonding_reset</value>
          </parameter>
          <parameter>
            <name>pma_cgb_cgb_power_down</name>
            <value>normal_cgb</value>
          </parameter>
          <parameter>
            <name>pma_cgb_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_cgb_dprio_cgb_vreg_boost</name>
            <value>no_voltage_boost</value>
          </parameter>
          <parameter>
            <name>pma_cgb_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_gen3</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_x1</name>
            <value>fpll_bot</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_xn</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_observe_cgb_clocks</name>
            <value>observe_nothing</value>
          </parameter>
          <parameter>
            <name>pma_cgb_pcie_gen3_bitwidth</name>
            <value>pciegen3_wide</value>
          </parameter>
          <parameter>
            <name>pma_cgb_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch0_x1_clock_src</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch1_x1_clock_src</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch2_x1_clock_src</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch3_x1_clock_src</name>
            <value>unused</value>
          </parameter>
          <parameter>
            <name>pma_cgb_select_done_master_or_slave</name>
            <value>choose_master_pcie_sw_done</value>
          </parameter>
          <parameter>
            <name>pma_cgb_ser_mode</name>
            <value>thirty_two_bit</value>
          </parameter>
          <parameter>
            <name>pma_cgb_ser_powerdown</name>
            <value>normal_poweron_ser</value>
          </parameter>
          <parameter>
            <name>pma_cgb_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_cgb_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_pcie</name>
            <value>gen1</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_reset</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_cgb_vccdreg_output</name>
            <value>vccdreg_nominal</value>
          </parameter>
          <parameter>
            <name>pma_cgb_x1_clock_source_sel</name>
            <value>cdr_txpll_t</value>
          </parameter>
          <parameter>
            <name>pma_cgb_x1_div_m_sel</name>
            <value>divbypass</value>
          </parameter>
          <parameter>
            <name>pma_cgb_xn_clock_source_sel</name>
            <value>sel_xn_up</value>
          </parameter>
          <parameter>
            <name>pma_mode</name>
            <value>basic</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_act_isource_disable</name>
            <value>isrc_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bodybias_enable</name>
            <value>bodybias_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bodybias_select</name>
            <value>bodybias_sel1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bypass_eqz_stages_234</name>
            <value>bypass_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_cdrclk_to_cgb</name>
            <value>cdrclk_2cgb_dis</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_cgm_bias_disable</name>
            <value>cgmbias_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_diag_lp_en</name>
            <value>dlp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_bw_sel</name>
            <value>eq_bw_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_dc_gain_trim</name>
            <value>stg2_gain7</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_input_vcm_sel</name>
            <value>high_vcm</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_iostandard</name>
            <value>hssi_diffio</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_lfeq_enable</name>
            <value>non_lfeq_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_lfeq_zero_control</name>
            <value>lfeq_setting_2</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_link_rx</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_loopback_modes</name>
            <value>lpbk_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_cal_pd</name>
            <value>eqz1_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_cancellation_coarse</name>
            <value>coarse_setting_00</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_cancellation_ctrl</name>
            <value>volt_0mv</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_cancellation_fine</name>
            <value>fine_setting_00</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_pd</name>
            <value>oc_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_one_stage_enable</name>
            <value>s1_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pdb_rx</name>
            <value>normal_rx_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_speed_grade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_tx_rx_cvp_mode</name>
            <value>cvp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_tx_rx_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth</name>
            <value>pcie_gen3_32b</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_tx_rx_testmux_select</name>
            <value>setting0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_mode_rx</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_rail_eht</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_rail_er</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_qpi_enable</name>
            <value>non_qpi_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_refclk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_atb_select</name>
            <value>atb_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_refclk_divider</name>
            <value>bypass_divider</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_sel_bias_source</name>
            <value>bias_vcmdrv</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_vga_oc_en</name>
            <value>vga_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_term_sel</name>
            <value>r_r1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_term_tri_enable</name>
            <value>disable_tri</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vccela_supply_voltage</name>
            <value>vccela_1p1v</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_current_add</name>
            <value>vcm_current_default</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_sel</name>
            <value>vcm_setting_02</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vga_bandwidth_select</name>
            <value>vga_bw_1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_datawidth</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_gt_enabled</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_jtag_hys</name>
            <value>hys_increase_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_jtag_lp</name>
            <value>lp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_pma_rx_divclk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_uc_cal_enable</name>
            <value>rx_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_uc_cru_rstb</name>
            <value>cdr_lf_reset_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_uc_pcie_sw</name>
            <value>uc_pcie_gen1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_uc_rx_rstb</name>
            <value>rx_reset_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_bitslip_bypass</name>
            <value>bs_bypass_yes</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_clkdiv_source</name>
            <value>vco_bypass_normal</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_clkdivrx_user_mode</name>
            <value>clkdivrx_user_clkdiv_div2</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_factor</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_powerdown</name>
            <value>deser_power_up</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_force_adaptation_outputs</name>
            <value>normal_outputs</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_force_clkdiv_for_testing</name>
            <value>normal_clkdiv</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_pcie_gen_bitwidth</name>
            <value>pcie_gen3_32b</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_rst_n_adapt_odi</name>
            <value>no_rst_adapt_odi</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_sdclk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_tdr_mode</name>
            <value>select_bbpd_data</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_atb_select</name>
            <value>atb_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dft_en</name>
            <value>dft_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_adp1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_adp2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_c270</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_c90</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_d0c0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_d0c180</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_d1c0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_d1c180</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb</name>
            <value>dfe_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_fixedtap</name>
            <value>fixtap_dfe_powerdown</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_floattap</name>
            <value>floattap_dfe_powerdown</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_fxtap4t7</name>
            <value>fxtap4t7_powerdown</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_fltapstep_dec</name>
            <value>fltap_step_no_dec</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_fltapstep_inc</name>
            <value>fltap_step_no_inc</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_fxtapstep_dec</name>
            <value>fxtap_step_no_dec</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_fxtapstep_inc</name>
            <value>fxtap_step_no_inc</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_oc_en</name>
            <value>off_canc_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_probe_tstmx</name>
            <value>probe_tstmx_none</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_uc_rx_dfe_cal</name>
            <value>uc_rx_dfe_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_uc_rx_dfe_cal_status</name>
            <value>uc_rx_dfe_cal_notdone</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_clk_dcd_bypass</name>
            <value>no_bypass</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_enable_odi</name>
            <value>power_down_eye</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_invert_dfe_vref</name>
            <value>no_inversion</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_monitor_bw_sel</name>
            <value>bw_1</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_oc_sa_c0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_oc_sa_c180</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_phase_steps_64_vs_128</name>
            <value>phase_steps_64</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_phase_steps_sel</name>
            <value>step40</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_sel_oc_en</name>
            <value>off_canc_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_step_ctrl_sel</name>
            <value>dprio_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_v_vert_sel</name>
            <value>plus</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_v_vert_threshold_scaling</name>
            <value>scale_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_vert_threshold</name>
            <value>vert_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_output_off</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_output_on</name>
            <value>15</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_pdb</name>
            <value>sd_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_threshold</name>
            <value>sdlv_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_speedgrade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_calibration_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_calibration_resistor_value</name>
            <value>res_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_cdr_cp_calibration_en</name>
            <value>cdr_cp_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_current_dn_trim</name>
            <value>cp_current_trimming_dn_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_current_up_trim</name>
            <value>cp_current_trimming_up_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_dn_trim_double</name>
            <value>normal_dn_trim_current</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_up_trim_double</name>
            <value>normal_up_trim_current</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_compensation_driver_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_compensation_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_cpen_ctrl</name>
            <value>cp_l0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dcd_clk_div_ctrl</name>
            <value>dcd_ck_div128</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dcd_detection_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dft_sel</name>
            <value>dft_disabled</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_bandwidth</name>
            <value>dcc_bw_12</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_bandwidth_dn</name>
            <value>dcd_bw_dn_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_mode_ctrl</name>
            <value>dcc_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reference1</name>
            <value>dcc_ref1_3</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reference2</name>
            <value>dcc_ref2_3</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reset_n</name>
            <value>reset_n</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_cp_comp_en</name>
            <value>cp_comp_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_detector_cp_cal</name>
            <value>dcd_cp_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_detector_sa_cal</name>
            <value>dcd_sa_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_input_polarity</name>
            <value>dcc_input_pos</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_setting</name>
            <value>dcc_t32</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_setting_aux</name>
            <value>dcc2_t32</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_enable_idle_tx_channel_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_jtag_drv_sel</name>
            <value>drv1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_jtag_lp</name>
            <value>lp_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_link_tx</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_low_power_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_lst</name>
            <value>atb_disabled</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_mcgb_location_for_pcie</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_speed_grade</name>
            <value>e3</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_power_rail_eht</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_power_rail_et</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_1st_post_tap</name>
            <value>fir_post_1t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_2nd_post_tap</name>
            <value>fir_post_2t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_pre_tap_1t</name>
            <value>fir_pre_1t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_pre_tap_2t</name>
            <value>fir_pre_2t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_res_cal_local</name>
            <value>non_local</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det</name>
            <value>mode_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det_output_sel</name>
            <value>rx_det_pcie_out</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det_pdb</name>
            <value>rx_det_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sense_amp_offset_cal_curr_n</name>
            <value>sa_os_cal_in_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sense_amp_offset_cal_curr_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_ser_powerdown</name>
            <value>normal_ser_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_slew_rate_ctrl</name>
            <value>slew_r5</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_swing_level</name>
            <value>lv</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_code</name>
            <value>rterm_code7</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_n_tune</name>
            <value>rterm_n0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_p_tune</name>
            <value>rterm_p0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_sel</name>
            <value>r_r1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tri_driver</name>
            <value>tri_driver_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tx_powerdown</name>
            <value>normal_tx_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_dcd_cal</name>
            <value>uc_dcd_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_dcd_cal_status</name>
            <value>uc_dcd_cal_notdone</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_gen3</name>
            <value>gen3_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_gen4</name>
            <value>gen4_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_skew_cal</name>
            <value>uc_skew_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_skew_cal_status</name>
            <value>uc_skew_cal_notdone</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_txvod_cal</name>
            <value>uc_tx_vod_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_txvod_cal_cont</name>
            <value>uc_tx_vod_cal_cont_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_txvod_cal_status</name>
            <value>uc_tx_vod_cal_notdone</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_vcc_setting</name>
            <value>vcc_setting2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_user_fir_coeff_ctrl_sel</name>
            <value>ram_ctl</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_vod_output_swing_ctrl</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_vreg_output</name>
            <value>vccdreg_nominal</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_bonding_mode</name>
            <value>x1_non_bonded</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_calibration_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_clock_divider_ratio</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_datarate</name>
            <value>10312500000 bps</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_datawidth</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_gt_enabled</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_pma_tx_divclk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_swing_level</name>
            <value>lv</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_tx_pll_clk_hz</name>
            <value>5156250000</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_bonding_mode</name>
            <value>x1_non_bonded</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_clk_divtx_deskew</name>
            <value>deskew_delay8</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_control_clk_divtx</name>
            <value>no_dft_control_clkdivtx</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_duty_cycle_correction_mode_ctrl</name>
            <value>dcc_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_clk_divtx_user_sel</name>
            <value>divtx_user_2</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_clk_mon</name>
            <value>disable_clk_mon</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_powerdown</name>
            <value>normal_poweron_ser</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>protocol_mode</name>
            <value>teng_baser_mode</value>
          </parameter>
          <parameter>
            <name>rcfg_emb_strm_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_enable_avmm_busy_port</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_file_prefix</name>
            <value>altera_xcvr_native_a10</value>
          </parameter>
          <parameter>
            <name>rcfg_h_file_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_iface_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_jtag_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_mif_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_multi_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_param_labels</name>
            <value><![CDATA[VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R & FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination]]></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_params</name>
            <value>anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel</value>
          </parameter>
          <parameter>
            <name>rcfg_profile_cnt</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_select</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_reduced_files_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_separate_avmm_busy</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_shared</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_sv_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rx_pma_ctle_adaptation_mode</name>
            <value>manual</value>
          </parameter>
          <parameter>
            <name>rx_pma_dfe_adaptation_mode</name>
            <value>disabled</value>
          </parameter>
          <parameter>
            <name>rx_pma_dfe_fixed_taps</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>rx_pma_div_clkout_divider</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>rx_ppm_detect_threshold</name>
            <value>1000</value>
          </parameter>
          <parameter>
            <name>set_capability_reg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_cdr_refclk_freq</name>
            <value>644.531250</value>
          </parameter>
          <parameter>
            <name>set_csr_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_data_rate</name>
            <value>10312.5</value>
          </parameter>
          <parameter>
            <name>set_disconnect_analog_resets</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_embedded_debug_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_enable_calibration</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_hip_cal_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_odi_soft_logic_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_pcs_bonding_master</name>
            <value>Auto</value>
          </parameter>
          <parameter>
            <name>set_prbs_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_rcfg_emb_strm_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_user_identifier</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>sim_reduced_counters</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>std_data_mask_count_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_low_latency_bypass_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_pcs_pma_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>std_rx_8b10b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_bitrev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_byte_deser_mode</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>std_rx_byterev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_pcfifo_mode</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>std_rx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_mode</name>
            <value>disabled</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_pattern_n</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_pattern_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_fast_sync_status_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_mode</name>
            <value>bitslip</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_pattern</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_pattern_len</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_renumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rgnumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rknumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rvnumber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_8b10b_disp_ctrl_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_8b10b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_bitrev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_byte_ser_mode</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>std_tx_byterev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_pcfifo_mode</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>std_tx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>support_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>tx_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tx_pma_clk_div</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tx_pma_div_clkout_divider</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>validation_rule_select</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_xcvr_native_a10</className>
        <version>17.0</version>
        <name>xcvr_native_a10_0</name>
        <uniqueName>altera_eth_10gbaser_phy_altera_xcvr_native_a10_170_zhr4bma</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>altera_eth_10gbaser_phy.xcvr_native_a10_0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>