 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips
Version: K-2015.06-SP5-6
Date   : Sun Dec  1 23:57:39 2019
****************************************

Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top

  Startpoint: cont/statelog/state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dp/pcreg/q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cont/statelog/state_reg[2]/CLK (DFFQX1)                 0.00       0.00 r
  cont/statelog/state_reg[2]/Q (DFFQX1)                   0.15       0.15 r
  cont/statelog/state[2] (statelogic)                     0.00       0.15 r
  cont/outputlog/state[2] (outputlogic)                   0.00       0.15 r
  cont/outputlog/U7/Z (INVX2)                             0.07       0.22 f
  cont/outputlog/U12/Z (NAND2X1)                          0.14       0.36 r
  cont/outputlog/U13/Z (NOR2X1)                           0.14       0.50 f
  cont/outputlog/aluop[0] (outputlogic)                   0.00       0.50 f
  cont/ac/aluop[0] (aludec)                               0.00       0.50 f
  cont/ac/U19/Z (MUX2X1)                                  0.22       0.72 f
  cont/ac/alucontrol[2] (aludec)                          0.00       0.72 f
  cont/alucontrol[2] (controller)                         0.00       0.72 f
  dp/alucontrol[2] (datapath_WIDTH8_REGBITS3)             0.00       0.72 f
  dp/alunit/alucontrol[2] (alu_WIDTH8)                    0.00       0.72 f
  dp/alunit/U3/Z (INVX2)                                  0.06       0.78 r
  dp/alunit/U4/Z (INVX4)                                  0.08       0.86 f
  dp/alunit/binv/invert (condinv)                         0.00       0.86 f
  dp/alunit/binv/invmux/s (mux2)                          0.00       0.86 f
  dp/alunit/binv/invmux/U2/Z (XOR2X1)                     0.17       1.04 f
  dp/alunit/binv/invmux/y[0] (mux2)                       0.00       1.04 f
  dp/alunit/binv/y[0] (condinv)                           0.00       1.04 f
  dp/alunit/addblock/b[0] (adder)                         0.00       1.04 f
  dp/alunit/addblock/U14/Z (OR2X1)                        0.10       1.13 f
  dp/alunit/addblock/U16/Z (NAND2X1)                      0.09       1.22 r
  dp/alunit/addblock/U19/Z (NAND3X1)                      0.07       1.28 f
  dp/alunit/addblock/U23/Z (NAND3X1)                      0.09       1.38 r
  dp/alunit/addblock/U24/Z (NOR2X1)                       0.08       1.46 f
  dp/alunit/addblock/U25/Z (INVX2)                        0.06       1.52 r
  dp/alunit/addblock/U52/Z (NAND2X1)                      0.06       1.57 f
  dp/alunit/addblock/U53/Z (MUX2X1)                       0.15       1.72 r
  dp/alunit/addblock/y[3] (adder)                         0.00       1.72 r
  dp/alunit/resultmux/d2[3] (mux4)                        0.00       1.72 r
  dp/alunit/resultmux/U17/Z (NAND2X1)                     0.04       1.76 f
  dp/alunit/resultmux/U20/Z (NAND2X1)                     0.13       1.90 r
  dp/alunit/resultmux/y[3] (mux4)                         0.00       1.90 r
  dp/alunit/zd/a[3] (zerodetect_WIDTH8)                   0.00       1.90 r
  dp/alunit/zd/U3/Z (OR2X1)                               0.12       2.01 r
  dp/alunit/zd/U4/Z (OR2X1)                               0.11       2.12 r
  dp/alunit/zd/U5/Z (OR2X1)                               0.11       2.23 r
  dp/alunit/zd/U6/Z (NOR2X1)                              0.07       2.30 f
  dp/alunit/zd/U7/Z (AND2X1)                              0.12       2.42 f
  dp/alunit/zd/y (zerodetect_WIDTH8)                      0.00       2.42 f
  dp/alunit/zero (alu_WIDTH8)                             0.00       2.42 f
  dp/zero (datapath_WIDTH8_REGBITS3)                      0.00       2.42 f
  cont/zero (controller)                                  0.00       2.42 f
  cont/U1/Z (NAND2X1)                                     0.05       2.47 r
  cont/U3/Z (NAND2X1)                                     0.06       2.53 f
  cont/pcen (controller)                                  0.00       2.53 f
  dp/pcen (datapath_WIDTH8_REGBITS3)                      0.00       2.53 f
  dp/pcreg/en (flopenr_WIDTH8)                            0.00       2.53 f
  dp/pcreg/U5/Z (NOR2X1)                                  0.17       2.70 r
  dp/pcreg/U10/Z (NAND2X1)                                0.06       2.76 f
  dp/pcreg/U11/Z (NAND2X1)                                0.12       2.88 r
  dp/pcreg/q_reg[1]/D (DFFQX1)                            0.00       2.88 r
  data arrival time                                                  2.88

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  dp/pcreg/q_reg[1]/CLK (DFFQX1)                          0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
