`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:58suo
// Engineer:shaoyuxin
//
// Create Date: 2020/04/29 21:49:39
// Design Name:
// Module Name: AD7124_8
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


module AD7124_8_TC_read (
    input            PL_clk         , // osc 50M
    input            PL_USER_RST_N  ,
    output reg       TC_cs_n        , //Serial Control Port Chip Select
    output reg       TC_sclk        , //max 25M
    input            TC_sdo         , //Serial Control Port Unid irectional Serial Data Out
    output reg       TC_sdi         , //Serial Control Port Bidirectional Serial Data In/Out
    input            start          ,
    output reg [7:0] txcnt_loop = 0 ,
    output           data_ie_rd_1   ,
    output           data_ie_rd_2   ,
    output           data_ie_rd_3   ,
    output           data_ie_rd_4   ,
    output           data_ie_rd_5   ,
    output           data_ie_rd_6   ,
    output           data_ie_rd_7   ,
    output      [23:0]  rdata_1    ,
    output reg          stop_all   ,
    output reg wr_en_1_dy2        ,
    output wr_en_1
);

    localparam WIDTH3       = 8      ;
    localparam DLYTIME      = 30'd900; // total 1ms
    localparam DLYTIME_loop = 30'd900; // total 1ms

    wire rst;

    reg [       2:0] TC_status = 3'b000;
    reg [WIDTH3-1:0] tx_data           ;

    wire [23:0] rdata_0;
//    wire [23:0] rdata_1;
     reg  [23:0] TC_data;

    wire wr_en_0;
    wire wr_en_1;

    //è¯»å–çŠ¶æ?å¯„å­˜å™¨æ‰?éœ?è®¡æ•°ä¿¡æ¯
    reg  [29:0] cnt      = 0   ;
    reg  [ 7:0] txcnt    = 0   ;
    wire        data_ie        ;
    wire        stop           ;
    reg         stop_cnt = 1'b1;

    //è¯»å–æ•°æ®å¯„å­˜å™¨æ‰€éœ?è®¡æ•°ä¿¡æ¯
    reg  [29:0] cnt_rd      = 0   ;
    reg  [ 7:0] txcnt_rd    = 0   ;
    reg         stop_cnt_rd = 1'b1;
    wire        data_ie_rd        ;
    wire        stop_rd           ;


    //å¾ªç¯è¯»å–AD_0-AD_7æ‰?éœ?çš„è®¡æ•°ä¿¡æ?
    reg [29:0] cnt_loop = 0;
    // reg [ 7:0] txcnt_loop    = 0   ;
    reg stop_cnt_loop = 1'b1;


    wire TC_sclk1;
    wire TC_sdi1 ;
    wire TC_cs_n1;

    wire TC_sclk2;
    wire TC_sdi2 ;
    wire TC_cs_n2;
    
   reg wr_en_1_dy1;
//   reg wr_en_1_dy2;
//    reg stop_all;

    //add logical program


    assign rst = PL_USER_RST_N;


    always@(posedge PL_clk,negedge rst)//å½“é…ç½®ç»“æŸåï¼Œstartä¼šä¸€ç›´ä¸º1ï¼Œcntæ­£å¸¸è®¡æ•°ï¼ŒåæœŸstop_cntæ§åˆ¶cntæ˜¯å¦è®¡æ•°ï¼Œé»˜è®¤æ?åº”è¯¥ä¸º1
        if(~rst)
            cnt <= 20'b0    ;
        else begin
            if((~start) || (cnt==DLYTIME) || stop_cnt)
                cnt <= 20'b0    ;
            else
                cnt <= cnt+1'b1;
        end

    always@(posedge PL_clk,negedge rst)//é…åˆäº§ç”Ÿdata_ieï¼Œä¹Ÿå¯ä»¥å»æ‰
        if(~rst)
            txcnt <= 0  ;
        else if(stop)   //return
            txcnt <= 0  ;
        else if( start && (cnt== DLYTIME) )
            txcnt <= txcnt + 1'b1;


    //å¾ªç¯äº§ç”Ÿä½¿èƒ½å’Œå¤ä½æ¥è¯»å–çŠ¶æ?å¯„å­˜å™¨çš„ä¿¡å?
    assign data_ie = (start && (cnt == 20'd50) && ( txcnt==8'd0 ))  ? 1'b1 : 1'b0  ;
    assign stop    = (cnt == DLYTIME) && ( txcnt==8'd0 )  ? 1'b1 : 1'b0  ;


    //å¾ªç¯è¯»å–ADçš„çŠ¶æ€å¯„å­˜å™¨å¹¶ä¸”åˆ¤æ–­æ˜¯å¦å¯ä»¥è¯»å–adæ•°æ®å¯„å­˜å™¨çš„æ•°æ®ï¼Œå½“startä¸?1ï¼Œtxcntä¸?0ï¼Œå‘é€tx_dataï¼Œè¿™ä¸ªæ¨¡å—ä¹Ÿå¯ä»¥å»æ‰
    always@(posedge PL_clk,negedge rst)
        if(~rst)
            tx_data <= 0    ;
        else if(start) begin
            case(txcnt)
                8'd0 : begin
                    tx_data <= {8'h40};
                end
            endcase
        end



    //è¯»å–æ•°æ®å¯„å­˜å™¨çš„ç›¸å…³è®¡æ—¶ä¿¡æ¯


    always@(posedge PL_clk,negedge rst)//è¯»å–æ•°æ®å¯„å­˜å™¨æ‰€éœ?çš„è®¡æ—¶ä¿¡æ¯ï¼Œç”±stop_cnt_rdæ¥æ§åˆ¶æ˜¯å¦è®¡æ•°ï¼Œstop_cnt_rdé»˜è®¤æ€åº”è¯¥ä¸º1ã€?
        if(~rst)
            cnt_rd <= 20'b0    ;
        else begin
            if((stop_cnt_rd) || (cnt_rd==DLYTIME))
                cnt_rd <= 20'b0    ;
            else
                cnt_rd <= cnt_rd+1'b1;
        end

    always@(posedge PL_clk,negedge rst)//è¯»å–æ•°æ®è®¡æ•°
        if(~rst)
            txcnt_rd <= 0  ;
        else if(stop_rd)   //return
            txcnt_rd <= 0  ;
        else if(cnt_rd== DLYTIME)
            txcnt_rd <= txcnt_rd + 1'b1;

    //å¾ªç¯äº§ç”ŸAD_0-AD7çš„ä½¿èƒ½å’Œå¤ä½æ¥è¯»å–æ•°æ®å¯„å­˜å™¨çš„ä¿¡å?
    assign data_ie_rd = (start && (cnt_rd   == 20'd50) && ( txcnt_rd==8'd0 ))  ? 1'b1 : 1'b0  ;
    assign stop_rd    = (cnt_rd == DLYTIME) && ( txcnt_rd==8'd0 )  ? 1'b1 : 1'b0  ;

    //å»ºç«‹ä¸?ä¸ªçŠ¶æ€æœºæ¥é?‰æ‹©é…ç½®å¯„å­˜å™¨è¿˜æ˜¯è¯»å–æ•°æ®å¯„å­˜å™¨çš„æ•°æ?
    always@(posedge PL_clk,negedge rst)
        if(~rst)
            begin
                TC_sclk   <= TC_sclk1   ;
                TC_cs_n   <= TC_cs_n1   ;
                TC_sdi    <= TC_sdi1    ;
                TC_status <= 3'b000     ;
            end
        else begin if(start) begin
                case(TC_status)
                    3'b000 : begin
//                        if(txcnt_loop == 8'd0) begin
                            if(~rdata_0[23] && (cnt >= 20'd800)) begin //ä¿è¯ç¬¬äºŒæ¬¡å¾ªç¯è¯»å–æ•°æ®çš„æ­£ç¡®æ€§ï¼Œä¸åŠ cnt >= 20'd800çš„è¯ï¼Œç¬¬äºŒæ¬¡è¯»å–æ•°æ®å°±ä¼šç›´æ¥è¿›å…¥æ•°æ®å¯„å­˜å™¨ï¼Œä¸ä¼šæŸ¥è¯¢çŠ¶æ?å¯„å­˜å™¨
                                stop_cnt      <= 1'b1     ;           //åœæ­¢æŸ¥è¯¢çŠ¶æ?å¯„å­˜å™¨çš„cntè®¡æ•°è®¡æ—¶ä¿¡æ¯ï¼Œåªè¦è¿›å…¥åˆ°è¯»å–æ•°æ®å¯„å­˜å™¨çš„å¾ªç¯ä¸­ï¼Œå°±æŠŠcntè®¡æ•°åœæ‰ï¼Œåˆå§‹æ?ä¸º1
                                stop_cnt_loop <= 1'b0     ;           //å½“ç¡®å®šäº†æ•°æ®å¯„å­˜å™¨å‡†å¤‡å¥½äº†åï¼Œå¼€å§‹cnt_loopè®¡æ•°ï¼Œæ­¤æ—¶AD_0å·²ç»å‡†å¤‡å¥½äº†ï¼ŒåŒæ—¶é»˜è®¤AD_1-AD_7ä¸­çš„æ•°æ®éƒ½å·²ç»å‡†å¤‡å®Œæˆäº†ï¼Œå¯ä»¥ç›´æ¥è¿›è¡Œè¯»å–æ•°æ®å¯„å­˜å™¨æ“ä½œï¼Œåˆå§‹æ?ä¸º1ï¼Œå³åœæ­¢è®¡æ•°
                                stop_cnt_rd   <= 1'b0     ;           //start cnt_dataå¼?å§‹è®¡æ•°ï¼Œåˆå§‹æ€ä¸º1
                                TC_sclk       <= TC_sclk2 ;
                                TC_cs_n       <= TC_cs_n2 ;
                                TC_sdi        <= TC_sdi2  ;
                                TC_status     <= 3'b001   ; end
                            else begin                                 //è¿™é‡Œåˆ¤æ–­è¯»å›æ¥çš„çŠ¶æ?å¯„å­˜å™¨çš„æœ€é«˜ä½æ˜¯å¦ä¸?0ï¼Œå¦‚æœä¸º0åˆ™åœæ­¢è®¿é—®çŠ¶æ€å¯„å­˜å™¨ï¼Œè½¬ä¸ºå‘é€è¯·æ±‚æ•°æ®å¯„å­˜å™¨æ•°æ®çš„tx_dataï¼?42ï¼Œå¦‚æœä¸º1ï¼Œä¸æ–­è®¿é—®ADçš„çŠ¶æ€å¯„å­˜å™¨ï¼Œç›´åˆ°æœ€é«˜ä½ä¸?0.
                                stop_cnt      <= 1'b0     ;           //å½“é…ç½®ç»“æŸåï¼Œé¦–å…ˆå¼€å§‹cntè®¡æ•°ï¼Œç›®çš„æ˜¯æ¥è®¿é—®çŠ¶æ€å¯„å­˜å™¨ï¼Œç¡®å®šADé‡‡é›†çš„æ•°æ®æ˜¯å¦å¯ä»¥è¿›è¡Œè¯»å?
                                stop_cnt_loop <= 1'b1     ;
                                stop_cnt_rd   <= 1'b1     ;
                                TC_sclk       <= TC_sclk1 ;
                                TC_cs_n       <= TC_cs_n1 ;
                                TC_sdi        <= TC_sdi1  ;
                                TC_status     <= 3'b000   ; end
                        end
//                    end
                    3'b001 : begin
                        if(cnt_rd == 20'd850) begin                    //åœ¨cnt_rd == 20'd50çš„æ—¶å€™å‘é€data_ie_rdï¼Œå½“ä¸?ä¸ªcnt_rdå‘¨æœŸç»“æŸåï¼Œé»˜è®¤ç»“æŸå®Œäº†ä¸?æ¬¡è¯»Adé‡‡é›†æ•°æ®çš„æ“ä½œã??
                            stop_cnt_rd <= 1'b1        ;               //stop cnt_dataåœæ­¢è®¡æ•°ï¼Œç»§ç»­è®¿é—®ADçš„çŠ¶æ€å¯„å­˜å™¨ï¼Œç­‰å¾…ä¸‹ä¸?æ¬¡è¯»å–æ•°æ®å¯„å­˜å™¨
                            TC_status   <= 3'b000      ; end
                        else begin                                     //å¼?å§‹å‘é€è¯»å–ADçš„æ•°æ®å¯„å­˜å™¨è¯·æ±‚
                            TC_status <= 3'b001        ;
                            TC_sclk   <= TC_sclk2      ;
                            TC_cs_n   <= TC_cs_n2      ;
                            TC_sdi    <= TC_sdi2       ; end
                    end
//                    3'b010 : begin
//                        if(txcnt_loop == 8'd1) begin                   //åˆ¤æ–­è¯»å–ADæ•°æ®å¯„å­˜å™¨ç»“æŸåå›å½’åˆ°æŸ¥è¯¢çŠ¶æ€å¯„å­˜å™¨çš„çŠ¶æ€ï¼Œå¹¶ä¸”å¼?å§‹ä¸‹ä¸?æ¬¡çš„è¯»å–çŠ¶æ?å¯„å­˜å™¨ï¼Œç­‰åˆ°åˆä¸?æ¬¡rdata_0[23]ä¸?0æ—¶ï¼Œåˆé‡æ–°å¼€å§‹è¯»å–ADçš„æ•°æ®å¯„å­˜å™¨
//                            TC_sclk   <= TC_sclk1      ;
//                            TC_cs_n   <= TC_cs_n1      ;
//                            TC_sdi    <= TC_sdi1       ;
//                            TC_status <= 3'b000        ; end
//                        else begin
//                            TC_status <= 5'b010        ;
//                        end
//                    end
                endcase
            end
        end
        
always@(posedge PL_clk,negedge rst)
if(~rst)
stop_all <= 1'b0;
else if(cnt_rd == 20'd850)
stop_all <= 1'b1;
else if(~start)
stop_all <= 1'b0;
 


    always@(posedge PL_clk,negedge rst)//å½“AD_0è¯»å–å®Œæˆæ•°æ®ï¼Œé»˜è®¤å…¶å®?8ä¸ªADåŒæ ·è½¬æ¢å®Œæˆï¼Œæ‰€ä»¥æ— éœ?å‘AD_0ä¸?æ ·è®¿é—®çŠ¶æ€å¯„å­˜å™¨ï¼Œå¯ä»¥ç›´æ¥è¯»å–æ•°æ®å¯„å­˜å™¨ï¼Œè¿™å°±æ˜¯å…¶å®ƒADè¯»å–æ•°æ®çš„è®¡æ•°ä¿¡æ?
        if(~rst)
            cnt_loop <= 20'b0    ;
        else begin
            if(stop_cnt_loop || (cnt_loop==DLYTIME))
                cnt_loop <= 20'b0    ;
            else
                cnt_loop <= cnt_loop+1'b1;
        end

    always@(posedge PL_clk,negedge rst)//å…¶å®ƒADçš„å¾ªç¯è®¡æ•°ä¿¡æ¯ï¼Œä»?1åˆ?7ä»£è¡¨äº?7ä¸ªAD
        if(~rst)
            txcnt_loop <= 0  ;
        else if(stop_loop)   //return
            txcnt_loop <= 0  ;
        else if((~stop_cnt_loop) && (cnt_loop==DLYTIME) )
            txcnt_loop <= txcnt_loop + 1'b1;


    assign data_ie_rd_1 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd1 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_2 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd2 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_3 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd3 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_4 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd4 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_5 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd5 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_6 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd6 ))  ? 1'b1 : 1'b0  ;
    assign data_ie_rd_7 = (start && (cnt_loop == 20'd50) && ( txcnt_loop==8'd7 ))  ? 1'b1 : 1'b0  ;

    assign stop_loop = (cnt_loop == DLYTIME) && ( txcnt_loop==8'd7 )  ? 1'b1 : 1'b0  ;



    always@(posedge PL_clk,negedge rst)//wr_en_1ä»£è¡¨äº†ä¸€æ¬¡è¯»å–æ•°æ®çš„ç»“æŸï¼Œä¹Ÿä»£è¡¨äº†rdata_1çš„æ›´æ–°ï¼Œ
        if(~rst)
            TC_data <= 24'h000000;
        else if(wr_en_1)
            TC_data <= rdata_1;
            
      always@(posedge PL_clk)
      begin
             wr_en_1_dy1  <= wr_en_1;
             wr_en_1_dy2  <= wr_en_1_dy1;
             end
             
    reg [29:0] cnt_rd_count;
    always@(posedge PL_clk,negedge rst)//è®¡æ•°ï¼Œçœ‹çœ‹åˆ°åº•è¯»äº†ADæ•°æ®å¯„å­˜å™¨å¤šå°‘æ¬¡
        if(~rst)
            cnt_rd_count <= 0;
        else if(wr_en_1)
            cnt_rd_count <= cnt_rd_count + 1'b1;

// vio_0 vio(
// .clk(PL_clk),
// .probe_out0(TC_SYNC)
// );

        // ila_0 ila (
        //     .clk    (PL_clk         ),
        //     .probe0 (TC_sclk        ),
        //     .probe1 (TC_cs_n        ),
        //     .probe2 (TC_sdi         ),
        //     .probe3 (TC_status      ),
        //     .probe4 ( ),
        //     .probe5 ( ),
        //     .probe6 ( ),
        //     .probe7 (),
        //     .probe8 ( ),
        //     .probe9 ( ),
        //     .probe10( ),
        //     .probe11( ),
        //     .probe12( ),
        //     .probe13( ),
        //     .probe14( ),
        //     .probe15( ),
        //     .probe16( ),
        //     .probe17( ),
        //     .probe18( ),
        //     .probe19( ),
        //     .probe20( ),
        //     .probe21( ),
        //     .probe22( ),
        //     .probe23( ),
        //     .probe24( ),
        //     .probe25( )
        // );



    (* KEEP="TRUE" *)spi_master_transmit_TC_status #(
        .CPOL   (1'b1  ),
        .CPHA   (1'b1  ),
        .DIVF   (3     ), //2^DIVF*2=3.125M,32ns
        .WIDTH  (WIDTH3),
        .DATA_WD(24    )
    ) spi_m_transmit (
        .clk    (PL_clk ),
        .rst    (rst    ),
        .data_i (tx_data),
        .data_ie(data_ie),
        .data_o (rdata_0),
        .wr_en  (wr_en_0),
        .sclk   (TC_sclk1   ),
        .cs     (TC_cs_n1   ),
        .miso   (TC_sdo     ),
        .mosi   (TC_sdi1    )
);


        (* KEEP="TRUE" *)spi_master_transmit_TC_data #(
            .CPOL   (1'b1  ),
            .CPHA   (1'b1  ),
            .DIVF   (3     ), //2^DIVF*2=3.125M,32ns
            .WIDTH  (WIDTH3),
            .DATA_WD(24    )
        ) spi_m_rdata (
            .clk    (PL_clk ),
            .rst    (rst    ),
            .data_i (8'h42),
            .data_ie(data_ie_rd),
            .data_o (rdata_1       ),
            .wr_en  (wr_en_1     ),
            .sclk   (TC_sclk2   ),
            .cs     (TC_cs_n2   ),
            .miso   (TC_sdo     ),
            .mosi   (TC_sdi2    )
        );

        endmodule
