==23796== Cachegrind, a cache and branch-prediction profiler
==23796== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==23796== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==23796== Command: ./sift .
==23796== 
--23796-- warning: L3 cache found, using its data for the LL simulation.
--23796-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--23796-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==23796== brk segment overflow in thread #1: can't grow to 0x4a36000
==23796== (see section Limitations in user manual)
==23796== NOTE: further instances of this message will not be shown
==23796== 
==23796== I   refs:      1,142,732,445
==23796== I1  misses:            2,130
==23796== LLi misses:            1,968
==23796== I1  miss rate:          0.00%
==23796== LLi miss rate:          0.00%
==23796== 
==23796== D   refs:        350,629,227  (243,842,190 rd   + 106,787,037 wr)
==23796== D1  misses:       19,208,351  ( 14,575,871 rd   +   4,632,480 wr)
==23796== LLd misses:          696,812  (    161,745 rd   +     535,067 wr)
==23796== D1  miss rate:           5.5% (        6.0%     +         4.3%  )
==23796== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==23796== 
==23796== LL refs:          19,210,481  ( 14,578,001 rd   +   4,632,480 wr)
==23796== LL misses:           698,780  (    163,713 rd   +     535,067 wr)
==23796== LL miss rate:            0.0% (        0.0%     +         0.5%  )
