INFO: [VRFC 10-163] Analyzing VHDL file "F:/A_viraj drive/AMtech/HDL/Practical/Practical 6/Sin_Pout_4b/Sin_Pout_4b.srcs/sim_1/new/Tb_Sin_Pout_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tb_Sin_Pout_4b
