#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fe837b5b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fe837af0f0 .scope module, "falling_sand_game_top_tb" "falling_sand_game_top_tb" 3 5;
 .timescale -9 -12;
P_0x55fe837b4840 .param/l "ACTIVE_COLUMNS" 0 3 11, +C4<00000000000000000000001010000000>;
P_0x55fe837b4880 .param/l "ACTIVE_ROWS" 0 3 12, +C4<00000000000000000000000111100000>;
P_0x55fe837b48c0 .param/l "CLK_PERIOD_NS" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x55fe837b4900 .param/l "TICK_10_NS" 0 3 13, +C4<00000000000001100001101010000000>;
P_0x55fe837b4940 .param/l "VRAM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000010011>;
P_0x55fe837b4980 .param/l "VRAM_DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000000001>;
v0x55fe837db010_0 .var "clk_i", 0 0;
v0x55fe837db0d0_0 .net "hsync_o", 0 0, L_0x55fe837ed1f0;  1 drivers
v0x55fe837db190_0 .var "reset_i", 0 0;
v0x55fe837db230_0 .net "vga_blue_o", 3 0, L_0x55fe837ed7e0;  1 drivers
v0x55fe837db300_0 .net "vga_green_o", 3 0, L_0x55fe837ed9f0;  1 drivers
v0x55fe837db3a0_0 .net "vga_red_o", 3 0, L_0x55fe837ed540;  1 drivers
v0x55fe837db470_0 .net "vsync_o", 0 0, L_0x55fe837ed260;  1 drivers
E_0x55fe83755470 .event negedge, v0x55fe837b9830_0;
S_0x55fe837b6610 .scope module, "UUT" "falling_sand_game_top" 3 23, 4 4 0, S_0x55fe837af0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 4 "vga_red_o";
    .port_info 5 /OUTPUT 4 "vga_blue_o";
    .port_info 6 /OUTPUT 4 "vga_green_o";
P_0x55fe837b37d0 .param/l "ACTIVE_COLUMNS" 0 4 6, +C4<00000000000000000000001010000000>;
P_0x55fe837b3810 .param/l "ACTIVE_ROWS" 0 4 7, +C4<00000000000000000000000111100000>;
P_0x55fe837b3850 .param/l "TICK_10_NS" 0 4 10, +C4<00000101111101011110000100000000>;
P_0x55fe837b3890 .param/l "VRAM_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000010011>;
P_0x55fe837b38d0 .param/l "VRAM_DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000000001>;
L_0x55fe837ed1f0 .functor BUFZ 1, L_0x55fe837ec3b0, C4<0>, C4<0>, C4<0>;
L_0x55fe837ed260 .functor BUFZ 1, L_0x55fe837ebc40, C4<0>, C4<0>, C4<0>;
v0x55fe837d9700_0 .net *"_ivl_10", 3 0, L_0x55fe837ed630;  1 drivers
L_0x7f989d1274e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d9800_0 .net/2u *"_ivl_12", 3 0, L_0x7f989d1274e0;  1 drivers
v0x55fe837d98e0_0 .net *"_ivl_16", 3 0, L_0x55fe837ed950;  1 drivers
L_0x7f989d127528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d99d0_0 .net/2u *"_ivl_18", 3 0, L_0x7f989d127528;  1 drivers
v0x55fe837d9ab0_0 .net *"_ivl_4", 3 0, L_0x55fe837ed2d0;  1 drivers
L_0x7f989d127498 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d9b90_0 .net/2u *"_ivl_6", 3 0, L_0x7f989d127498;  1 drivers
v0x55fe837d9c70_0 .net "clk_i", 0 0, v0x55fe837db010_0;  1 drivers
v0x55fe837d9d10_0 .net "hsync", 0 0, L_0x55fe837ec3b0;  1 drivers
v0x55fe837d9db0_0 .net "hsync_o", 0 0, L_0x55fe837ed1f0;  alias, 1 drivers
v0x55fe837d9e50_0 .net "pixel_count", 18 0, v0x55fe837d80f0_0;  1 drivers
v0x55fe837d9f10_0 .net "pixel_x", 9 0, v0x55fe837d8550_0;  1 drivers
v0x55fe837d9fd0_0 .net "pixel_y", 8 0, v0x55fe837d8630_0;  1 drivers
v0x55fe837da0a0_0 .net "ram_read_address", 18 0, L_0x55fe837ecdc0;  1 drivers
v0x55fe837da190_0 .net "ram_read_data", 0 0, L_0x55fe837ed150;  1 drivers
v0x55fe837da2a0_0 .net "ram_write_address", 18 0, L_0x55fe83763780;  1 drivers
v0x55fe837da360_0 .net "ram_write_data", 0 0, L_0x55fe837ecbe0;  1 drivers
v0x55fe837da420_0 .net "ram_write_en", 0 0, L_0x55fe837ecc50;  1 drivers
v0x55fe837da4c0_0 .net "reset_i", 0 0, v0x55fe837db190_0;  1 drivers
v0x55fe837da560_0 .net "vga_blue_o", 3 0, L_0x55fe837ed7e0;  alias, 1 drivers
v0x55fe837da640_0 .net "vga_green_o", 3 0, L_0x55fe837ed9f0;  alias, 1 drivers
v0x55fe837da720_0 .net "vga_red_o", 3 0, L_0x55fe837ed540;  alias, 1 drivers
v0x55fe837da800_0 .net "video_en", 0 0, L_0x55fe837ec7d0;  1 drivers
v0x55fe837da8a0_0 .net "vram_read_address", 18 0, L_0x55fe837afbc0;  1 drivers
v0x55fe837da940_0 .net "vram_read_data_1", 0 0, v0x55fe837d9170_0;  1 drivers
v0x55fe837daa00_0 .net "vram_read_data_2", 0 0, L_0x55fe837ed020;  1 drivers
v0x55fe837daaa0_0 .net "vram_write_address", 18 0, L_0x55fe837ece30;  1 drivers
v0x55fe837dabb0_0 .net "vram_write_data", 0 0, L_0x55fe837ecea0;  1 drivers
v0x55fe837dacc0_0 .net "vram_write_en", 0 0, L_0x55fe837ecf10;  1 drivers
v0x55fe837dadb0_0 .net "vsync", 0 0, L_0x55fe837ebc40;  1 drivers
v0x55fe837dae50_0 .net "vsync_o", 0 0, L_0x55fe837ed260;  alias, 1 drivers
L_0x55fe837ed2d0 .concat [ 1 1 1 1], v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0;
L_0x55fe837ed540 .functor MUXZ 4, L_0x7f989d127498, L_0x55fe837ed2d0, L_0x55fe837ec7d0, C4<>;
L_0x55fe837ed630 .concat [ 1 1 1 1], v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0;
L_0x55fe837ed7e0 .functor MUXZ 4, L_0x7f989d1274e0, L_0x55fe837ed630, L_0x55fe837ec7d0, C4<>;
L_0x55fe837ed950 .concat [ 1 1 1 1], v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0, v0x55fe837d9170_0;
L_0x55fe837ed9f0 .functor MUXZ 4, L_0x7f989d127528, L_0x55fe837ed950, L_0x55fe837ec7d0, C4<>;
S_0x55fe837b8070 .scope module, "GAME_STATE_CONTROLLER" "game_state_controller" 4 40, 5 4 0, S_0x55fe837b6610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "ram_read_data_i";
    .port_info 3 /INPUT 1 "vram_read_data_i";
    .port_info 4 /OUTPUT 19 "ram_read_address_o";
    .port_info 5 /OUTPUT 19 "vram_read_address_o";
    .port_info 6 /OUTPUT 19 "ram_write_address_o";
    .port_info 7 /OUTPUT 19 "vram_write_address_o";
    .port_info 8 /OUTPUT 1 "ram_write_data_o";
    .port_info 9 /OUTPUT 1 "vram_write_data_o";
    .port_info 10 /OUTPUT 1 "ram_write_ena_o";
    .port_info 11 /OUTPUT 1 "vram_write_ena_o";
P_0x55fe837b3550 .param/l "ACTIVE_COLUMNS" 0 5 6, +C4<00000000000000000000001010000000>;
P_0x55fe837b3590 .param/l "ACTIVE_ROWS" 0 5 7, +C4<00000000000000000000000111100000>;
P_0x55fe837b35d0 .param/l "ADDR_WIDTH" 0 5 8, +C4<00000000000000000000000000010011>;
P_0x55fe837b3610 .param/l "DATA_WIDTH" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x55fe837b3650 .param/l "TICK_10_NS" 0 5 10, +C4<00000101111101011110000100000000>;
enum0x55fe83719bc0 .enum4 (3)
   "IDLE" 3'b000,
   "DELAY" 3'b001,
   "REDRAW_FRAME" 3'b010,
   "WAIT" 3'b011,
   "WRITE_VRAM" 3'b100
 ;
L_0x55fe837ecdc0 .functor BUFZ 19, v0x55fe837d3970_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x55fe837ece30 .functor BUFZ 19, v0x55fe837d45c0_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x55fe837ecea0 .functor BUFZ 1, v0x55fe837d41a0_0, C4<0>, C4<0>, C4<0>;
L_0x55fe837ecf10 .functor BUFZ 1, v0x55fe837d4360_0, C4<0>, C4<0>, C4<0>;
v0x55fe837d3430_0 .net "cell_redraw_done", 0 0, L_0x55fe837ecd50;  1 drivers
v0x55fe837d34f0_0 .var "cell_redraw_ready", 0 0;
v0x55fe837d3590_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837d3630_0 .net "ram_read_address_o", 18 0, L_0x55fe837ecdc0;  alias, 1 drivers
v0x55fe837d36d0_0 .net "ram_read_data_i", 0 0, L_0x55fe837ed150;  alias, 1 drivers
v0x55fe837d3770_0 .net "ram_write_address_o", 18 0, L_0x55fe83763780;  alias, 1 drivers
v0x55fe837d3830_0 .net "ram_write_data_o", 0 0, L_0x55fe837ecbe0;  alias, 1 drivers
v0x55fe837d38d0_0 .net "ram_write_ena_o", 0 0, L_0x55fe837ecc50;  alias, 1 drivers
v0x55fe837d3970_0 .var "read_ram_address", 18 0;
v0x55fe837d3a10_0 .net "reset_i", 0 0, v0x55fe837db190_0;  alias, 1 drivers
v0x55fe837d3ab0_0 .var "state_next", 2 0;
v0x55fe837d3b70_0 .var "state_reg", 2 0;
v0x55fe837d3c50_0 .var "tick_count_next", 26 0;
v0x55fe837d3d30_0 .var "tick_count_reg", 26 0;
v0x55fe837d3e10_0 .net "vram_read_address_o", 18 0, L_0x55fe837afbc0;  alias, 1 drivers
v0x55fe837d3f00_0 .net "vram_read_data_i", 0 0, L_0x55fe837ed020;  alias, 1 drivers
v0x55fe837d3fd0_0 .net "vram_write_address_o", 18 0, L_0x55fe837ece30;  alias, 1 drivers
v0x55fe837d41a0_0 .var "vram_write_data", 0 0;
v0x55fe837d4280_0 .net "vram_write_data_o", 0 0, L_0x55fe837ecea0;  alias, 1 drivers
v0x55fe837d4360_0 .var "vram_write_ena", 0 0;
v0x55fe837d4420_0 .net "vram_write_ena_o", 0 0, L_0x55fe837ecf10;  alias, 1 drivers
v0x55fe837d44e0_0 .var "write_vram_address_next", 18 0;
v0x55fe837d45c0_0 .var "write_vram_address_reg", 18 0;
E_0x55fe837552a0/0 .event edge, v0x55fe837d3b70_0, v0x55fe837d45c0_0, v0x55fe837d3d30_0, v0x55fe8379e690_0;
E_0x55fe837552a0/1 .event edge, v0x55fe837d36d0_0;
E_0x55fe837552a0 .event/or E_0x55fe837552a0/0, E_0x55fe837552a0/1;
S_0x55fe837b7340 .scope module, "SAND_CELL" "sand_cell" 5 44, 6 4 0, S_0x55fe837b8070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 1 "pixel_state_i";
    .port_info 4 /OUTPUT 19 "read_address_o";
    .port_info 5 /OUTPUT 19 "write_address_o";
    .port_info 6 /OUTPUT 1 "write_data_o";
    .port_info 7 /OUTPUT 1 "wr_ena_o";
    .port_info 8 /OUTPUT 1 "done_o";
P_0x55fe837b3cf0 .param/l "ACTIVE_COLUMNS" 0 6 6, +C4<00000000000000000000001010000000>;
P_0x55fe837b3d30 .param/l "ACTIVE_ROWS" 0 6 7, +C4<00000000000000000000000111100000>;
P_0x55fe837b3d70 .param/l "ADDR_WIDTH" 0 6 8, +C4<00000000000000000000000000010011>;
P_0x55fe837b3db0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000000001>;
enum0x55fe8371a520 .enum4 (3)
   "IDLE" 3'b000,
   "DELAY" 3'b001,
   "PIXEL_EMPTY" 3'b010,
   "PIXEL_DOWN" 3'b011,
   "PIXEL_DOWN_LEFT" 3'b100,
   "PIXEL_DOWN_RIGHT" 3'b101,
   "DELETE_PIXEL" 3'b110
 ;
L_0x55fe837afbc0 .functor BUFZ 19, v0x55fe837afdb0_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x55fe83763780 .functor BUFZ 19, v0x55fe837d2f90_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x55fe837ecbe0 .functor BUFZ 1, v0x55fe837d3150_0, C4<0>, C4<0>, C4<0>;
L_0x55fe837ecc50 .functor BUFZ 1, v0x55fe837d2e10_0, C4<0>, C4<0>, C4<0>;
L_0x55fe837ecd50 .functor BUFZ 1, v0x55fe837b4670_0, C4<0>, C4<0>, C4<0>;
v0x55fe83785090_0 .var "base_address_next", 18 0;
v0x55fe83784f00_0 .var "base_address_reg", 18 0;
v0x55fe837b9830_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837b4670_0 .var "done", 0 0;
v0x55fe8379e690_0 .net "done_o", 0 0, L_0x55fe837ecd50;  alias, 1 drivers
v0x55fe837afce0_0 .net "pixel_state_i", 0 0, L_0x55fe837ed020;  alias, 1 drivers
v0x55fe837afdb0_0 .var "read_address", 18 0;
v0x55fe837d29f0_0 .net "read_address_o", 18 0, L_0x55fe837afbc0;  alias, 1 drivers
v0x55fe837d2ad0_0 .net "ready_i", 0 0, v0x55fe837d34f0_0;  1 drivers
v0x55fe837d2b90_0 .net "reset_i", 0 0, v0x55fe837db190_0;  alias, 1 drivers
v0x55fe837d2c50_0 .var "state_next", 2 0;
v0x55fe837d2d30_0 .var "state_reg", 2 0;
v0x55fe837d2e10_0 .var "wr_ena", 0 0;
v0x55fe837d2ed0_0 .net "wr_ena_o", 0 0, L_0x55fe837ecc50;  alias, 1 drivers
v0x55fe837d2f90_0 .var "write_address", 18 0;
v0x55fe837d3070_0 .net "write_address_o", 18 0, L_0x55fe83763780;  alias, 1 drivers
v0x55fe837d3150_0 .var "write_data", 0 0;
v0x55fe837d3230_0 .net "write_data_o", 0 0, L_0x55fe837ecbe0;  alias, 1 drivers
E_0x55fe8373d170 .event edge, v0x55fe837d2d30_0, v0x55fe83784f00_0, v0x55fe837d2ad0_0, v0x55fe837afce0_0;
E_0x55fe837b97a0 .event posedge, v0x55fe837d2b90_0, v0x55fe837b9830_0;
S_0x55fe837d4820 .scope module, "GAME_STATE_RAM" "register_file" 4 82, 7 4 0, S_0x55fe837b6610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 19 "write_address_i";
    .port_info 3 /INPUT 19 "read_address_i";
    .port_info 4 /INPUT 1 "write_data_i";
    .port_info 5 /OUTPUT 1 "read_data_o";
P_0x55fe837b4ac0 .param/l "ADDR_WIDTH" 0 7 6, +C4<00000000000000000000000000010011>;
P_0x55fe837b4b00 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
P_0x55fe837b4b40 .param/str "ROM_FILE" 0 7 8, "vram.mem";
L_0x55fe837ed150 .functor BUFZ 1, v0x55fe837d4ee0_0, C4<0>, C4<0>, C4<0>;
v0x55fe837d4c40_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837d4d50 .array "ram", 307199 0, 0 0;
v0x55fe837d4e10_0 .net "read_address_i", 18 0, L_0x55fe837ecdc0;  alias, 1 drivers
v0x55fe837d4ee0_0 .var "read_data", 0 0;
v0x55fe837d4fa0_0 .net "read_data_o", 0 0, L_0x55fe837ed150;  alias, 1 drivers
v0x55fe837d50b0_0 .net "write_address_i", 18 0, L_0x55fe83763780;  alias, 1 drivers
v0x55fe837d51a0_0 .net "write_data_i", 0 0, L_0x55fe837ecbe0;  alias, 1 drivers
v0x55fe837d52b0_0 .net "write_en", 0 0, L_0x55fe837ecc50;  alias, 1 drivers
E_0x55fe837d4bc0 .event posedge, v0x55fe837b9830_0;
S_0x55fe837d54a0 .scope module, "SYNC_PULSE_GENERATOR" "sync_pulse_generator" 4 23, 8 4 0, S_0x55fe837b6610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 1 "video_en_o";
    .port_info 5 /OUTPUT 10 "x_o";
    .port_info 6 /OUTPUT 9 "y_o";
    .port_info 7 /OUTPUT 19 "pixel_o";
P_0x55fe837d5680 .param/l "ACTIVE_COLUMNS" 0 8 8, +C4<00000000000000000000001010000000>;
P_0x55fe837d56c0 .param/l "ACTIVE_ROWS" 0 8 9, +C4<00000000000000000000000111100000>;
P_0x55fe837d5700 .param/l "BACK_PORCH_HORIZONTAL" 0 8 12, +C4<00000000000000000000000000110000>;
P_0x55fe837d5740 .param/l "BACK_PORCH_VERTICAL" 0 8 13, +C4<00000000000000000000000000100001>;
P_0x55fe837d5780 .param/l "FRONT_PORCH_HORIZONTAL" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x55fe837d57c0 .param/l "FRONT_PORCH_VERTICAL" 0 8 11, +C4<00000000000000000000000000001010>;
P_0x55fe837d5800 .param/l "TOTAL_COLUMNS" 0 8 6, +C4<00000000000000000000001100100000>;
P_0x55fe837d5840 .param/l "TOTAL_ROWS" 0 8 7, +C4<00000000000000000000001000001101>;
L_0x55fe837b9690 .functor OR 1, L_0x55fe837eb700, L_0x55fe837eb9b0, C4<0>, C4<0>;
L_0x55fe83791a70 .functor OR 1, L_0x55fe837ebf50, L_0x55fe837ec220, C4<0>, C4<0>;
L_0x55fe837ec7d0 .functor AND 1, L_0x55fe837ec690, L_0x55fe837ec930, C4<1>, C4<1>;
v0x55fe837d61b0_0 .net *"_ivl_0", 31 0, L_0x55fe837db540;  1 drivers
L_0x7f989d1270a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6290_0 .net *"_ivl_11", 21 0, L_0x7f989d1270a8;  1 drivers
L_0x7f989d1270f0 .functor BUFT 1, C4<00000000000000000000000111101011>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6370_0 .net/2u *"_ivl_12", 31 0, L_0x7f989d1270f0;  1 drivers
v0x55fe837d6460_0 .net *"_ivl_14", 0 0, L_0x55fe837eb9b0;  1 drivers
v0x55fe837d6520_0 .net *"_ivl_16", 0 0, L_0x55fe837b9690;  1 drivers
L_0x7f989d127138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6650_0 .net/2u *"_ivl_18", 0 0, L_0x7f989d127138;  1 drivers
L_0x7f989d127180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6730_0 .net/2u *"_ivl_20", 0 0, L_0x7f989d127180;  1 drivers
v0x55fe837d6810_0 .net *"_ivl_24", 31 0, L_0x55fe837ebe20;  1 drivers
L_0x7f989d1271c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d68f0_0 .net *"_ivl_27", 21 0, L_0x7f989d1271c8;  1 drivers
L_0x7f989d127210 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d69d0_0 .net/2u *"_ivl_28", 31 0, L_0x7f989d127210;  1 drivers
L_0x7f989d127018 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6ab0_0 .net *"_ivl_3", 21 0, L_0x7f989d127018;  1 drivers
v0x55fe837d6b90_0 .net *"_ivl_30", 0 0, L_0x55fe837ebf50;  1 drivers
v0x55fe837d6c50_0 .net *"_ivl_32", 31 0, L_0x55fe837ec090;  1 drivers
L_0x7f989d127258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6d30_0 .net *"_ivl_35", 21 0, L_0x7f989d127258;  1 drivers
L_0x7f989d1272a0 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6e10_0 .net/2u *"_ivl_36", 31 0, L_0x7f989d1272a0;  1 drivers
v0x55fe837d6ef0_0 .net *"_ivl_38", 0 0, L_0x55fe837ec220;  1 drivers
L_0x7f989d127060 .functor BUFT 1, C4<00000000000000000000000111101010>, C4<0>, C4<0>, C4<0>;
v0x55fe837d6fb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f989d127060;  1 drivers
v0x55fe837d71a0_0 .net *"_ivl_40", 0 0, L_0x55fe83791a70;  1 drivers
L_0x7f989d1272e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7280_0 .net/2u *"_ivl_42", 0 0, L_0x7f989d1272e8;  1 drivers
L_0x7f989d127330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7360_0 .net/2u *"_ivl_44", 0 0, L_0x7f989d127330;  1 drivers
v0x55fe837d7440_0 .net *"_ivl_48", 31 0, L_0x55fe837ec5a0;  1 drivers
L_0x7f989d127378 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7520_0 .net *"_ivl_51", 21 0, L_0x7f989d127378;  1 drivers
L_0x7f989d1273c0 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7600_0 .net/2u *"_ivl_52", 31 0, L_0x7f989d1273c0;  1 drivers
v0x55fe837d76e0_0 .net *"_ivl_54", 0 0, L_0x55fe837ec690;  1 drivers
v0x55fe837d77a0_0 .net *"_ivl_56", 31 0, L_0x55fe837ec840;  1 drivers
L_0x7f989d127408 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7880_0 .net *"_ivl_59", 21 0, L_0x7f989d127408;  1 drivers
v0x55fe837d7960_0 .net *"_ivl_6", 0 0, L_0x55fe837eb700;  1 drivers
L_0x7f989d127450 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0x55fe837d7a20_0 .net/2u *"_ivl_60", 31 0, L_0x7f989d127450;  1 drivers
v0x55fe837d7b00_0 .net *"_ivl_62", 0 0, L_0x55fe837ec930;  1 drivers
v0x55fe837d7bc0_0 .net *"_ivl_8", 31 0, L_0x55fe837eb870;  1 drivers
v0x55fe837d7ca0_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837d7d40_0 .var "column_count", 9 0;
v0x55fe837d7e20_0 .net "hsync_o", 0 0, L_0x55fe837ec3b0;  alias, 1 drivers
v0x55fe837d80f0_0 .var "pixel_o", 18 0;
v0x55fe837d81d0_0 .net "reset_i", 0 0, v0x55fe837db190_0;  alias, 1 drivers
v0x55fe837d8270_0 .var "row_count", 9 0;
v0x55fe837d8350_0 .net "sync_pulse_clk", 0 0, v0x55fe837d60a0_0;  1 drivers
v0x55fe837d83f0_0 .net "video_en_o", 0 0, L_0x55fe837ec7d0;  alias, 1 drivers
v0x55fe837d8490_0 .net "vsync_o", 0 0, L_0x55fe837ebc40;  alias, 1 drivers
v0x55fe837d8550_0 .var "x_o", 9 0;
v0x55fe837d8630_0 .var "y_o", 8 0;
E_0x55fe837b9a80 .event posedge, v0x55fe837d60a0_0;
L_0x55fe837db540 .concat [ 10 22 0 0], v0x55fe837d8270_0, L_0x7f989d127018;
L_0x55fe837eb700 .cmp/gt 32, L_0x7f989d127060, L_0x55fe837db540;
L_0x55fe837eb870 .concat [ 10 22 0 0], v0x55fe837d8270_0, L_0x7f989d1270a8;
L_0x55fe837eb9b0 .cmp/gt 32, L_0x55fe837eb870, L_0x7f989d1270f0;
L_0x55fe837ebc40 .functor MUXZ 1, L_0x7f989d127180, L_0x7f989d127138, L_0x55fe837b9690, C4<>;
L_0x55fe837ebe20 .concat [ 10 22 0 0], v0x55fe837d7d40_0, L_0x7f989d1271c8;
L_0x55fe837ebf50 .cmp/gt 32, L_0x7f989d127210, L_0x55fe837ebe20;
L_0x55fe837ec090 .concat [ 10 22 0 0], v0x55fe837d7d40_0, L_0x7f989d127258;
L_0x55fe837ec220 .cmp/gt 32, L_0x55fe837ec090, L_0x7f989d1272a0;
L_0x55fe837ec3b0 .functor MUXZ 1, L_0x7f989d127330, L_0x7f989d1272e8, L_0x55fe83791a70, C4<>;
L_0x55fe837ec5a0 .concat [ 10 22 0 0], v0x55fe837d7d40_0, L_0x7f989d127378;
L_0x55fe837ec690 .cmp/gt 32, L_0x7f989d1273c0, L_0x55fe837ec5a0;
L_0x55fe837ec840 .concat [ 10 22 0 0], v0x55fe837d8270_0, L_0x7f989d127408;
L_0x55fe837ec930 .cmp/gt 32, L_0x7f989d127450, L_0x55fe837ec840;
S_0x55fe837d5ca0 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 8 24, 9 4 0, S_0x55fe837d54a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x55fe837d5f00_0 .var "clk_count", 0 0;
v0x55fe837d5fe0_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837d60a0_0 .var "clk_o", 0 0;
S_0x55fe837d8810 .scope module, "VRAM_RAM" "register_file_dual_port_read" 4 63, 10 4 0, S_0x55fe837b6610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 19 "write_address_i";
    .port_info 3 /INPUT 19 "read_address_1_i";
    .port_info 4 /INPUT 19 "read_address_2_i";
    .port_info 5 /INPUT 1 "write_data_i";
    .port_info 6 /OUTPUT 1 "read_data_1_o";
    .port_info 7 /OUTPUT 1 "read_data_2_o";
P_0x55fe837d89a0 .param/l "ADDR_WIDTH" 0 10 6, +C4<00000000000000000000000000010011>;
P_0x55fe837d89e0 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000000001>;
P_0x55fe837d8a20 .param/str "ROM_FILE" 0 10 8, "vram.mem";
L_0x55fe837ed020 .functor BUFZ 1, v0x55fe837d9360_0, C4<0>, C4<0>, C4<0>;
v0x55fe837d8cd0_0 .net "clk_i", 0 0, v0x55fe837db010_0;  alias, 1 drivers
v0x55fe837d8d90 .array "ram", 307199 0, 0 0;
v0x55fe837d8e50_0 .net "read_address_1_i", 18 0, v0x55fe837d80f0_0;  alias, 1 drivers
v0x55fe837d8f50_0 .net "read_address_2_i", 18 0, L_0x55fe837afbc0;  alias, 1 drivers
v0x55fe837d9040_0 .net "read_data_1_o", 0 0, v0x55fe837d9170_0;  alias, 1 drivers
v0x55fe837d9170_0 .var "read_data_1_reg", 0 0;
v0x55fe837d9250_0 .net "read_data_2_o", 0 0, L_0x55fe837ed020;  alias, 1 drivers
v0x55fe837d9360_0 .var "read_data_2_reg", 0 0;
v0x55fe837d9440_0 .net "write_address_i", 18 0, L_0x55fe837ece30;  alias, 1 drivers
v0x55fe837d9500_0 .net "write_data_i", 0 0, L_0x55fe837ecea0;  alias, 1 drivers
v0x55fe837d95a0_0 .net "write_en", 0 0, L_0x55fe837ecf10;  alias, 1 drivers
    .scope S_0x55fe837d5ca0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d60a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55fe837d5ca0;
T_1 ;
    %wait E_0x55fe837d4bc0;
    %load/vec4 v0x55fe837d5f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55fe837d60a0_0;
    %inv;
    %assign/vec4 v0x55fe837d60a0_0, 0;
T_1.0 ;
    %load/vec4 v0x55fe837d5f00_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55fe837d5f00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe837d54a0;
T_2 ;
    %wait E_0x55fe837b9a80;
    %load/vec4 v0x55fe837d81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d8270_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d7d40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d8550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55fe837d8630_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55fe837d80f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fe837d7d40_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55fe837d8270_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55fe837d8550_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe837d8550_0, 0;
    %load/vec4 v0x55fe837d80f0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x55fe837d80f0_0, 0;
T_2.2 ;
    %load/vec4 v0x55fe837d7d40_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55fe837d7d40_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe837d7d40_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55fe837d8270_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x55fe837d8630_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55fe837d8630_0, 0;
T_2.6 ;
    %load/vec4 v0x55fe837d8270_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x55fe837d8270_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe837d8270_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d8270_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55fe837d80f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55fe837d8630_0, 0;
T_2.9 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d7d40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe837d8550_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe837b7340;
T_3 ;
    %wait E_0x55fe837b97a0;
    %load/vec4 v0x55fe837d2b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fe837d2d30_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55fe83784f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fe837d2c50_0;
    %assign/vec4 v0x55fe837d2d30_0, 0;
    %load/vec4 v0x55fe83785090_0;
    %assign/vec4 v0x55fe83784f00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fe837b7340;
T_4 ;
Ewait_0 .event/or E_0x55fe8373d170, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55fe837d2d30_0;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %load/vec4 v0x55fe83784f00_0;
    %store/vec4 v0x55fe83785090_0, 0, 19;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55fe837d2f90_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d3150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837b4670_0, 0, 1;
    %load/vec4 v0x55fe837d2d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55fe837d2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55fe83785090_0, 0, 19;
    %load/vec4 v0x55fe83785090_0;
    %store/vec4 v0x55fe837afdb0_0, 0, 19;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x55fe83784f00_0;
    %pad/u 32;
    %cmpi/e 307200, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837b4670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55fe837afce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x55fe83784f00_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55fe83785090_0, 0, 19;
    %load/vec4 v0x55fe83785090_0;
    %store/vec4 v0x55fe837afdb0_0, 0, 19;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x55fe83785090_0;
    %pad/u 32;
    %addi 640, 0, 32;
    %pad/u 19;
    %store/vec4 v0x55fe837afdb0_0, 0, 19;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
T_4.11 ;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55fe837afce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x55fe83784f00_0;
    %pad/u 32;
    %addi 640, 0, 32;
    %pad/u 19;
    %store/vec4 v0x55fe837d2f90_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837d3150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837d2e10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
T_4.13 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55fe83784f00_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55fe83785090_0, 0, 19;
    %load/vec4 v0x55fe83785090_0;
    %store/vec4 v0x55fe837afdb0_0, 0, 19;
    %load/vec4 v0x55fe83784f00_0;
    %store/vec4 v0x55fe837d2f90_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d3150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837d2e10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fe837d2c50_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fe837b8070;
T_5 ;
    %wait E_0x55fe837b97a0;
    %load/vec4 v0x55fe837d3a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fe837d3b70_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55fe837d45c0_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x55fe837d3d30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55fe837d3ab0_0;
    %assign/vec4 v0x55fe837d3b70_0, 0;
    %load/vec4 v0x55fe837d44e0_0;
    %assign/vec4 v0x55fe837d45c0_0, 0;
    %load/vec4 v0x55fe837d3c50_0;
    %assign/vec4 v0x55fe837d3d30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fe837b8070;
T_6 ;
Ewait_1 .event/or E_0x55fe837552a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55fe837d3b70_0;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
    %load/vec4 v0x55fe837d45c0_0;
    %store/vec4 v0x55fe837d44e0_0, 0, 19;
    %load/vec4 v0x55fe837d3d30_0;
    %store/vec4 v0x55fe837d3c50_0, 0, 27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d34f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837d4360_0, 0, 1;
    %load/vec4 v0x55fe837d3b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55fe837d3c50_0, 0, 27;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837d34f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55fe837d3d30_0;
    %addi 1, 0, 27;
    %store/vec4 v0x55fe837d3c50_0, 0, 27;
    %load/vec4 v0x55fe837d3430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
T_6.6 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55fe837d3d30_0;
    %pad/u 32;
    %cmpi/e 100000000, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55fe837d3c50_0, 0, 27;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55fe837d44e0_0, 0, 19;
    %load/vec4 v0x55fe837d44e0_0;
    %store/vec4 v0x55fe837d3970_0, 0, 19;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x55fe837d3d30_0;
    %addi 1, 0, 27;
    %store/vec4 v0x55fe837d3c50_0, 0, 27;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55fe837d45c0_0;
    %pad/u 32;
    %cmpi/e 307200, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55fe837d44e0_0, 0, 19;
    %load/vec4 v0x55fe837d44e0_0;
    %store/vec4 v0x55fe837d3970_0, 0, 19;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fe837d3ab0_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x55fe837d45c0_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55fe837d44e0_0, 0, 19;
    %load/vec4 v0x55fe837d44e0_0;
    %store/vec4 v0x55fe837d3970_0, 0, 19;
    %load/vec4 v0x55fe837d36d0_0;
    %store/vec4 v0x55fe837d41a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837d4360_0, 0, 1;
T_6.11 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55fe837d8810;
T_7 ;
    %vpi_call/w 10 23 "$readmemb", "./mem/vram.mem", v0x55fe837d8d90 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55fe837d8810;
T_8 ;
    %wait E_0x55fe837d4bc0;
    %load/vec4 v0x55fe837d95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55fe837d9500_0;
    %load/vec4 v0x55fe837d9440_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe837d8d90, 0, 4;
T_8.0 ;
    %load/vec4 v0x55fe837d8e50_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x55fe837d8d90, 4;
    %assign/vec4 v0x55fe837d9170_0, 0;
    %load/vec4 v0x55fe837d8f50_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x55fe837d8d90, 4;
    %assign/vec4 v0x55fe837d9360_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fe837d4820;
T_9 ;
    %vpi_call/w 7 23 "$readmemb", "./mem/vram.mem", v0x55fe837d4d50 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55fe837d4820;
T_10 ;
    %wait E_0x55fe837d4bc0;
    %load/vec4 v0x55fe837d52b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55fe837d51a0_0;
    %load/vec4 v0x55fe837d50b0_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe837d4d50, 0, 4;
T_10.0 ;
    %load/vec4 v0x55fe837d4e10_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x55fe837d4d50, 4;
    %assign/vec4 v0x55fe837d4ee0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fe837af0f0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55fe837db010_0;
    %inv;
    %store/vec4 v0x55fe837db010_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fe837af0f0;
T_12 ;
    %vpi_call/w 3 30 "$dumpfile", "falling_sand_game_top.fst" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fe837b6610 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837db010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe837db190_0, 0, 1;
    %wait E_0x55fe83755470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe837db190_0, 0, 1;
    %pushi/vec4 1700000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fe83755470;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/falling_sand_game_top_tb.sv";
    "hdl/falling_sand_game_top.sv";
    "hdl/game_state_controller.sv";
    "hdl/sand_cell.sv";
    "hdl/register_file.sv";
    "hdl/sync_pulse_generator.sv";
    "hdl/clk_25MHz.sv";
    "hdl/register_file_dual_port_read.sv";
