# Design

**Title:** Design

| Type                      | `object`                                                |
| ------------------------- | ------------------------------------------------------- |
| **Additional properties** | [[Not allowed]](# "Additional Properties not allowed.") |
|                           |                                                         |

**Description:** Captures attributes of an LWC hardware implementations to enable automated benchmarking and validation.

| Property                       | Type | Title/Description |
| ------------------------------ | ---- | ----------------- |
| + [name](#name )               | No   | string            | No | - | Name                                                                                 |
| - [description](#description ) | No   | string            | No | - | Description                                                                          |
| - [authors](#authors )         | No   | array of string   | No | - | A list of names of author(s) for this implementation.                                |
| - [url](#url )                 | No   | string            | No | - | Uniform Resource Locator pointing to a webpage or source repository associated w ... |
| + [rtl](#rtl )                 | No   | object            | No | - | RTL                                                                                  |
| - [tb](#tb )                   | No   | object            | No | - | Testbench                                                                            |
| + [lwc](#lwc )                 | No   | object            | No | - | LWC                                                                                  |
|                                |      |                   |    |   |                                                                                      |

## <a name="name"></a>1. [Required] Property `Design > name`

**Title:** Name

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** A unique identifier for the design. It can consist of English letters, digits, dashes, and underscores and must start with a letter.

| Restrictions                      |                                                                                                           |
| --------------------------------- | --------------------------------------------------------------------------------------------------------- |
| **Must match regular expression** | ```^[A-Za-z][-A-Za-z_0-9]+$``` [Test](https://regex101.com/?regex=%5E%5BA-Za-z%5D%5B-A-Za-z_0-9%5D%2B%24) |
|                                   |                                                                                                           |

## <a name="description"></a>2. [Optional] Property `Design > description`

**Title:** Description

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** A short description of the design.

## <a name="authors"></a>3. [Optional] Property `Design > authors`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** A list of names of author(s) for this implementation.

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be | Description |
| ------------------------------- | ----------- |
| [items](#authors_items)         | -           |
|                                 |             |

### <a name="autogenerated_heading_2"></a>3.1. Design > authors > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

## <a name="url"></a>4. [Optional] Property `Design > url`

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Uniform Resource Locator pointing to a webpage or source repository associated with this design or its author(s).

## <a name="rtl"></a>5. [Required] Property `Design > rtl`

**Title:** RTL

| Type                      | `object`                                                |
| ------------------------- | ------------------------------------------------------- |
| **Additional properties** | [[Not allowed]](# "Additional Properties not allowed.") |
|                           |                                                         |

**Description:** Details of the synthesizable RTL design

| Property                         | Type | Title/Description |
| -------------------------------- | ---- | ----------------- |
| + [sources](#rtl_sources )       | No   | array of string   | No | - | Non-empty list of HDL source file paths in correct compilation order. All paths  ... |
| - [includes](#rtl_includes )     | No   | array of string   | No | - | Non-empty list of HDL include file paths, such as Verilog headers. Include files ... |
| + [top](#rtl_top )               | No   | string            | No | - | Name of top-level RTL entity/module.                                                 |
| - [clock](#rtl_clock )           | No   | object            | No | - | Top level RTL clock signal. Only a single clock is supported by LWC API              |
| - [reset](#rtl_reset )           | No   | object            | No | - | Top level reset signal. Only a single reset is supported by LWC API.                 |
| - [parameters](#rtl_parameters ) | No   | object            | No | - | Top-level design parameters or generics specified as a key-value map. The defaul ... |
| - [language](#rtl_language )     | No   | object            | No | - | Languages                                                                            |
|                                  |      |                   |    |   |                                                                                      |

### <a name="rtl_sources"></a>5.1. [Required] Property `Design > rtl > sources`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Non-empty list of HDL source file paths in correct compilation order. All paths must be relative to the location of the configuration file. Path separator is '/' (slash) on all platforms. Paths are case-sensitive and should not contain whitespaces. HDL language is inferred from the file extension. NOTE: Xeda `sources` fields can be an `object` containing meta-data such as HDL type and version.

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be | Description |
| ------------------------------- | ----------- |
| [items](#rtl_sources_items)     | -           |
|                                 |             |

#### <a name="autogenerated_heading_3"></a>5.1.1. Design > rtl > sources > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="rtl_includes"></a>5.2. [Optional] Property `Design > rtl > includes`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Non-empty list of HDL include file paths, such as Verilog headers. Include files are not directly compiled but need to be present for elaboration of design. Order is arbitrary. All paths must be relative to the location of the configuration file. Path separator is '/' (slash) on all platforms. Paths are case-sensitive and should not contain whitespaces.

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be | Description |
| ------------------------------- | ----------- |
| [items](#rtl_includes_items)    | -           |
|                                 |             |

#### <a name="autogenerated_heading_4"></a>5.2.1. Design > rtl > includes > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="rtl_top"></a>5.3. [Required] Property `Design > rtl > top`

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"LWC"`                                                                   |
|                           |                                                                           |

**Description:** Name of top-level RTL entity/module.

### <a name="rtl_clock"></a>5.4. [Optional] Property `Design > rtl > clock`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `{}`                                                                      |
|                           |                                                                           |

**Description:** Top level RTL clock signal. Only a single clock is supported by LWC API

| Property                   | Type | Title/Description |
| -------------------------- | ---- | ----------------- |
| - [port](#rtl_clock_port ) | No   | string            | No | - | Name of the top-level RTL clock input. |
|                            |      |                   |    |   |                                        |

#### <a name="rtl_clock_port"></a>5.4.1. [Optional] Property `Design > rtl > clock > port`

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"clk"`                                                                   |
|                           |                                                                           |

**Description:** Name of the top-level RTL clock input.

### <a name="rtl_reset"></a>5.5. [Optional] Property `Design > rtl > reset`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `{}`                                                                      |
|                           |                                                                           |

**Description:** Top level reset signal. Only a single reset is supported by LWC API.

| Property                                 | Type | Title/Description |
| ---------------------------------------- | ---- | ----------------- |
| - [port](#rtl_reset_port )               | No   | string            | No | - | Name of top-level RTL reset input.                                                   |
| - [active_high](#rtl_reset_active_high ) | No   | boolean           | No | - | Polarity of the reset signal. Active-high (positive) if true, otherwise active-l ... |
| - [synchronous](#rtl_reset_synchronous ) | No   | boolean           | No | - | Reset is synchronous (positive) if true, otherwise asynchronous.                     |
|                                          |      |                   |    |   |                                                                                      |

#### <a name="rtl_reset_port"></a>5.5.1. [Optional] Property `Design > rtl > reset > port`

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"reset"`                                                                 |
|                           |                                                                           |

**Description:** Name of top-level RTL reset input.

#### <a name="rtl_reset_active_high"></a>5.5.2. [Optional] Property `Design > rtl > reset > active_high`

| Type                      | `boolean`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `true`                                                                    |
|                           |                                                                           |

**Description:** Polarity of the reset signal. Active-high (positive) if true, otherwise active-low.

#### <a name="rtl_reset_synchronous"></a>5.5.3. [Optional] Property `Design > rtl > reset > synchronous`

| Type                      | `boolean`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `true`                                                                    |
|                           |                                                                           |

**Description:** Reset is synchronous (positive) if true, otherwise asynchronous.

### <a name="rtl_parameters"></a>5.6. [Optional] Property `Design > rtl > parameters`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Top-level design parameters or generics specified as a key-value map. The default value of each parameter is overridden by synthesis tool, simulator, testbench, or wrapper. For the best tool compatibility, we only support integer and string values.

| Property                          | Type | Title/Description |
| --------------------------------- | ---- | ----------------- |
| - [.+](#rtl_parameters_pattern1 ) | Yes  | integer or string | No | - | - |
|                                   |      |                   |    |   |   |

#### <a name="rtl_parameters_pattern1"></a>5.6.1. [Optional]Pattern Property `Design > rtl > parameters > .+`
> All property whose name matches the regular expression 
```.+``` ([Test](https://regex101.com/?regex=.%2B))
must respect the following conditions

| Type                      | `integer or string`                                                       |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="rtl_language"></a>5.7. [Optional] Property `Design > rtl > language`

**Title:** Languages

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Information about Hardware Description/Design Language(s) used.

| Property                                        | Type | Title/Description |
| ----------------------------------------------- | ---- | ----------------- |
| - [vhdl](#rtl_language_vhdl )                   | No   | object            | No | In #/$defs/vhdl          | VHDL language standard supported by all VHDL source files. VHDL files should hav ... |
| - [verilog](#rtl_language_verilog )             | No   | object            | No | In #/$defs/verilog       | Verilog language standard supported by all Verilog source files. Covers pre-Syst ... |
| - [systemverilog](#rtl_language_systemverilog ) | No   | object            | No | In #/$defs/systemverilog | SystemVerilog (IEEE 1800-2005 and onwards) language standard supported by all Sy ... |
|                                                 |      |                   |    |                          |                                                                                      |

#### <a name="rtl_language_vhdl"></a>5.7.1. [Optional] Property `Design > rtl > language > vhdl`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Defined in**            | #/$defs/vhdl                                                              |
|                           |                                                                           |

**Description:** VHDL language standard supported by all VHDL source files. VHDL files should have a '.vhd' or '.vhdl' extension.

| Property                                   | Type | Title/Description |
| ------------------------------------------ | ---- | ----------------- |
| - [version](#rtl_language_vhdl_version )   | No   | enum (of string)  | No | - | -                                                                                    |
| - [synopsys](#rtl_language_vhdl_synopsys ) | No   | boolean           | No | - | Use of non-standard Synopsys packages in IEEE namespace. (NOTE: The use of non-s ... |
|                                            |      |                   |    |   |                                                                                      |

##### <a name="rtl_language_vhdl_version"></a>5.7.1.1. [Optional] Property `Design > rtl > language > vhdl > version`

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"2002"`                                                                  |
|                           |                                                                           |

Must be one of:
* "1993"
* "2000"
* "2002"
* "2008"

##### <a name="rtl_language_vhdl_synopsys"></a>5.7.1.2. [Optional] Property `Design > rtl > language > vhdl > synopsys`

| Type                      | `boolean`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `false`                                                                   |
|                           |                                                                           |

**Description:** Use of non-standard Synopsys packages in IEEE namespace. (NOTE: The use of non-standard IEEE libraries is STRONGLY discouraged!)

#### <a name="rtl_language_verilog"></a>5.7.2. [Optional] Property `Design > rtl > language > verilog`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Defined in**            | #/$defs/verilog                                                           |
|                           |                                                                           |

**Description:** Verilog language standard supported by all Verilog source files. Covers pre-SystemVerilog standards. Verilog files should have a '.v' extension.

| Property                                    | Type | Title/Description |
| ------------------------------------------- | ---- | ----------------- |
| - [version](#rtl_language_verilog_version ) | No   | enum (of string)  | No | - | - |
|                                             |      |                   |    |   |   |

##### <a name="rtl_language_verilog_version"></a>5.7.2.1. [Optional] Property `Design > rtl > language > verilog > version`

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"2001"`                                                                  |
|                           |                                                                           |

Must be one of:
* "1995"
* "2001"

#### <a name="rtl_language_systemverilog"></a>5.7.3. [Optional] Property `Design > rtl > language > systemverilog`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Defined in**            | #/$defs/systemverilog                                                     |
|                           |                                                                           |

**Description:** SystemVerilog (IEEE 1800-2005 and onwards) language standard supported by all SystemVerilog files. Verilog files should have a '.sv' extension.

| Property                                          | Type | Title/Description |
| ------------------------------------------------- | ---- | ----------------- |
| - [version](#rtl_language_systemverilog_version ) | No   | enum (of string)  | No | - | - |
|                                                   |      |                   |    |   |   |

##### <a name="rtl_language_systemverilog_version"></a>5.7.3.1. [Optional] Property `Design > rtl > language > systemverilog > version`

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `"2009"`                                                                  |
|                           |                                                                           |

Must be one of:
* "2005"
* "2009"

## <a name="tb"></a>6. [Optional] Property `Design > tb`

**Title:** Testbench

| Type                      | `object`                                                |
| ------------------------- | ------------------------------------------------------- |
| **Additional properties** | [[Not allowed]](# "Additional Properties not allowed.") |
|                           |                                                         |

**Description:** Details of test-bench used for verification of top-level design. [Optional]

| Property                        | Type | Title/Description |
| ------------------------------- | ---- | ----------------- |
| + [sources](#tb_sources )       | No   | array of string   | No | - | Source files used only for verification. Should NOT contain any of the files inc ... |
| - [includes](#tb_includes )     | No   | array of string   | No | - | HDL include file paths                                                               |
| + [top](#tb_top )               | No   | string            | No | - | Name of top-level test entity or module.                                             |
| - [parameters](#tb_parameters ) | No   | object            | No | - | Testbench parameter or generics specified as a key-value map. The default value  ... |
| - [language](#tb_language )     | No   | object            | No | - | Information about HDL or programming languages used in the testbench.                |
|                                 |      |                   |    |   |                                                                                      |

### <a name="tb_sources"></a>6.1. [Required] Property `Design > tb > sources`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Source files used only for verification. Should NOT contain any of the files included in 'rtl.sources'.

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be | Description |
| ------------------------------- | ----------- |
| [items](#tb_sources_items)      | -           |
|                                 |             |

#### <a name="autogenerated_heading_5"></a>6.1.1. Design > tb > sources > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="tb_includes"></a>6.2. [Optional] Property `Design > tb > includes`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** HDL include file paths

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be | Description |
| ------------------------------- | ----------- |
| [items](#tb_includes_items)     | -           |
|                                 |             |

#### <a name="autogenerated_heading_6"></a>6.2.1. Design > tb > includes > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="tb_top"></a>6.3. [Required] Property `Design > tb > top`

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Name of top-level test entity or module.

### <a name="tb_parameters"></a>6.4. [Optional] Property `Design > tb > parameters`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Testbench parameter or generics specified as a key-value map. The default value of each parameter is overridden by the simulator. For the best tool compatibility, we only support integer and string values.

| Property                         | Type | Title/Description |
| -------------------------------- | ---- | ----------------- |
| - [.+](#tb_parameters_pattern1 ) | Yes  | integer or string | No | - | - |
|                                  |      |                   |    |   |   |

#### <a name="tb_parameters_pattern1"></a>6.4.1. [Optional]Pattern Property `Design > tb > parameters > .+`
> All property whose name matches the regular expression 
```.+``` ([Test](https://regex101.com/?regex=.%2B))
must respect the following conditions

| Type                      | `integer or string`                                                       |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="tb_language"></a>6.5. [Optional] Property `Design > tb > language`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Information about HDL or programming languages used in the testbench.

| Property                                       | Type | Title/Description |
| ---------------------------------------------- | ---- | ----------------- |
| - [vhdl](#tb_language_vhdl )                   | No   | object            | No | Same as [vhdl](#rtl_language_vhdl )                   | VHDL language standard supported by all VHDL source files. VHDL files should hav ... |
| - [verilog](#tb_language_verilog )             | No   | object            | No | Same as [verilog](#rtl_language_verilog )             | Verilog language standard supported by all Verilog source files. Covers pre-Syst ... |
| - [systemverilog](#tb_language_systemverilog ) | No   | object            | No | Same as [systemverilog](#rtl_language_systemverilog ) | SystemVerilog (IEEE 1800-2005 and onwards) language standard supported by all Sy ... |
| - [python](#tb_language_python )               | No   | object            | No | -                                                     | -                                                                                    |
|                                                |      |                   |    |                                                       |                                                                                      |

#### <a name="tb_language_vhdl"></a>6.5.1. [Optional] Property `Design > tb > language > vhdl`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Same definition as**    | [vhdl](#rtl_language_vhdl)                                                |
|                           |                                                                           |

**Description:** VHDL language standard supported by all VHDL source files. VHDL files should have a '.vhd' or '.vhdl' extension.

#### <a name="tb_language_verilog"></a>6.5.2. [Optional] Property `Design > tb > language > verilog`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Same definition as**    | [verilog](#rtl_language_verilog)                                          |
|                           |                                                                           |

**Description:** Verilog language standard supported by all Verilog source files. Covers pre-SystemVerilog standards. Verilog files should have a '.v' extension.

#### <a name="tb_language_systemverilog"></a>6.5.3. [Optional] Property `Design > tb > language > systemverilog`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Same definition as**    | [systemverilog](#rtl_language_systemverilog)                              |
|                           |                                                                           |

**Description:** SystemVerilog (IEEE 1800-2005 and onwards) language standard supported by all SystemVerilog files. Verilog files should have a '.sv' extension.

#### <a name="tb_language_python"></a>6.5.4. [Optional] Property `Design > tb > language > python`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

| Property                                      | Type | Title/Description |
| --------------------------------------------- | ---- | ----------------- |
| - [framework](#tb_language_python_framework ) | No   | enum (of string)  | No | - | - |
|                                               |      |                   |    |   |   |

##### <a name="tb_language_python_framework"></a>6.5.4.1. [Optional] Property `Design > tb > language > python > framework`

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

Must be one of:
* "cocotb"

## <a name="lwc"></a>7. [Required] Property `Design > lwc`

**Title:** LWC

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** LWC-specific meta-data

| Property                                 | Type | Title/Description |
| ---------------------------------------- | ---- | ----------------- |
| + [algorithm](#lwc_algorithm )           | No   | string or array   | No | - | LWC AEAD/Hash algorithm(s) supported by this design. Should follow [SUPERCOP](ht ... |
| - [pdi_order](#lwc_pdi_order )           | No   | object            | No | - | Order in which different input segment types should be fed to PDI.                   |
| + [pt_block_bits](#lwc_pt_block_bits )   | No   | integer           | No | - | Algorithm's size of plaintext/ciphertext 'blocks' in bits. This is the number of ... |
| + [ad_block_bits](#lwc_ad_block_bits )   | No   | integer           | No | - | Algorithm's size of associated-data 'blocks' in bits. This is the number of bits ... |
| - [key_bits](#lwc_key_bits )             | No   | integer           | No | - | -                                                                                    |
| - [npub_bits](#lwc_npub_bits )           | No   | integer           | No | - | -                                                                                    |
| - [tag_bits](#lwc_tag_bits )             | No   | integer           | No | - | -                                                                                    |
| - [hash_bits](#lwc_hash_bits )           | No   | integer           | No | - | -                                                                                    |
| + [ports](#lwc_ports )                   | No   | object            | No | - | Description of LWC ports.                                                            |
| + [sca_protection](#lwc_sca_protection ) | No   | object            | No | - | Implemented countermeasures against side-channel attacks.                            |
|                                          |      |                   |    |   |                                                                                      |

### <a name="lwc_algorithm"></a>7.1. [Required] Property `Design > lwc > algorithm`

| Type                      | `string or array`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** LWC AEAD/Hash algorithm(s) supported by this design. Should follow [SUPERCOP](https://bench.cr.yp.to/primitives-aead.html) naming conventions and uniquely identify the scheme's variant and version. Example: 'romulusn1v12'

### <a name="lwc_pdi_order"></a>7.2. [Optional] Property `Design > lwc > pdi_order`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `{}`                                                                      |
|                           |                                                                           |

**Description:** Order in which different input segment types should be fed to PDI.

| Property                     | Type | Title/Description         |
| ---------------------------- | ---- | ------------------------- |
| + [enc](#lwc_pdi_order_enc ) | No   | array of enum (of string) | No | - | - |
| + [dec](#lwc_pdi_order_dec ) | No   | array of enum (of string) | No | - | - |
|                              |      |                           |    |   |   |

#### <a name="lwc_pdi_order_enc"></a>7.2.1. [Required] Property `Design > lwc > pdi_order > enc`

| Type                      | `array of enum (of string)`                                               |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `["npub", "ad", "data", "tag"]`                                           |
|                           |                                                                           |

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be   | Description |
| --------------------------------- | ----------- |
| [items](#lwc_pdi_order_enc_items) | -           |
|                                   |             |

##### <a name="autogenerated_heading_7"></a>7.2.1.1. Design > lwc > pdi_order > enc > items

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

Must be one of:
* "ad"
* "data"
* "npub"
* "tag"

#### <a name="lwc_pdi_order_dec"></a>7.2.2. [Required] Property `Design > lwc > pdi_order > dec`

| Type                      | `array of enum (of string)`                                               |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `["npub", "ad", "data", "tag"]`                                           |
|                           |                                                                           |

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be   | Description |
| --------------------------------- | ----------- |
| [items](#lwc_pdi_order_dec_items) | -           |
|                                   |             |

##### <a name="autogenerated_heading_8"></a>7.2.2.1. Design > lwc > pdi_order > dec > items

| Type                      | `enum (of string)`                                                        |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

Must be one of:
* "ad"
* "data"
* "npub"
* "tag"

### <a name="lwc_pt_block_bits"></a>7.3. [Required] Property `Design > lwc > pt_block_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Algorithm's size of plaintext/ciphertext 'blocks' in bits. This is the number of bits that the algorithm operates upon during its basic operations.

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 1 |
|              |        |

### <a name="lwc_ad_block_bits"></a>7.4. [Required] Property `Design > lwc > ad_block_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Algorithm's size of associated-data 'blocks' in bits. This is the number of bits that the algorithm operates upon during its basic operations.

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 1 |
|              |        |

### <a name="lwc_key_bits"></a>7.5. [Optional] Property `Design > lwc > key_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `128`                                                                     |
|                           |                                                                           |

### <a name="lwc_npub_bits"></a>7.6. [Optional] Property `Design > lwc > npub_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `128`                                                                     |
|                           |                                                                           |

### <a name="lwc_tag_bits"></a>7.7. [Optional] Property `Design > lwc > tag_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `128`                                                                     |
|                           |                                                                           |

### <a name="lwc_hash_bits"></a>7.8. [Optional] Property `Design > lwc > hash_bits`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `128`                                                                     |
|                           |                                                                           |

### <a name="lwc_ports"></a>7.9. [Required] Property `Design > lwc > ports`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Description of LWC ports.

| Property                         | Type | Title/Description |
| -------------------------------- | ---- | ----------------- |
| + [pdi](#lwc_ports_pdi )         | No   | object            | No | - | Public Data Input port                                              |
| - [sdi](#lwc_ports_sdi )         | No   | object            | No | - | Secret Data Input port                                              |
| - [do](#lwc_ports_do )           | No   | object            | No | - | Data Output port. 'bit_width' is always the same as 'pdi.bit_width' |
| - [rdi](#lwc_ports_rdi )         | No   | object            | No | - | Random Data Input port.                                             |
| - [default](#lwc_ports_default ) | No   | object            | No | - | -                                                                   |
|                                  |      |                   |    |   |                                                                     |

#### <a name="lwc_ports_pdi"></a>7.9.1. [Required] Property `Design > lwc > ports > pdi`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Public Data Input port

| Property                                   | Type | Title/Description |
| ------------------------------------------ | ---- | ----------------- |
| - [bit_width](#lwc_ports_pdi_bit_width )   | No   | integer           | No | - | Width of each share of PDI data (bits). Width of 'pdi_data' port is 'pdi.bit_wid ... |
| - [num_shares](#lwc_ports_pdi_num_shares ) | No   | integer           | No | - | Number of PDI shares. Default is 1 (unprotected).                                    |
|                                            |      |                   |    |   |                                                                                      |

##### <a name="lwc_ports_pdi_bit_width"></a>7.9.1.1. [Optional] Property `Design > lwc > ports > pdi > bit_width`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Width of each share of PDI data (bits). Width of 'pdi_data' port is 'pdi.bit_width * pdi.shares'.

| Restrictions |         |
| ------------ | ------- |
| **Minimum**  | &ge; 8  |
| **Maximum**  | &le; 32 |
|              |         |

##### <a name="lwc_ports_pdi_num_shares"></a>7.9.1.2. [Optional] Property `Design > lwc > ports > pdi > num_shares`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `1`                                                                       |
|                           |                                                                           |

**Description:** Number of PDI shares. Default is 1 (unprotected).

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 1 |
| **Maximum**  | &le; 8 |
|              |        |

#### <a name="lwc_ports_sdi"></a>7.9.2. [Optional] Property `Design > lwc > ports > sdi`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Secret Data Input port

| Property                                   | Type | Title/Description |
| ------------------------------------------ | ---- | ----------------- |
| - [bit_width](#lwc_ports_sdi_bit_width )   | No   | integer           | No | - | Width of each share of SDI data (bits). Width of 'sdi_data' port is 'sdi.bit_wid ... |
| - [num_shares](#lwc_ports_sdi_num_shares ) | No   | integer           | No | - | Number of SDI shares. Default is the same as 'pdi.num_shares'.                       |
|                                            |      |                   |    |   |                                                                                      |

##### <a name="lwc_ports_sdi_bit_width"></a>7.9.2.1. [Optional] Property `Design > lwc > ports > sdi > bit_width`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Width of each share of SDI data (bits). Width of 'sdi_data' port is 'sdi.bit_width * sdi.shares'. Default is the same value as 'pdi.bit_width'

| Restrictions |         |
| ------------ | ------- |
| **Minimum**  | &ge; 8  |
| **Maximum**  | &le; 32 |
|              |         |

##### <a name="lwc_ports_sdi_num_shares"></a>7.9.2.2. [Optional] Property `Design > lwc > ports > sdi > num_shares`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Number of SDI shares. Default is the same as 'pdi.num_shares'.

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 1 |
| **Maximum**  | &le; 8 |
|              |        |

#### <a name="lwc_ports_do"></a>7.9.3. [Optional] Property `Design > lwc > ports > do`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Data Output port. 'bit_width' is always the same as 'pdi.bit_width'

| Property                                  | Type | Title/Description |
| ----------------------------------------- | ---- | ----------------- |
| - [num_shares](#lwc_ports_do_num_shares ) | No   | integer           | No | - | Number of DO output shares. Default is the same as 'pdi.num_shares'. |
|                                           |      |                   |    |   |                                                                      |

##### <a name="lwc_ports_do_num_shares"></a>7.9.3.1. [Optional] Property `Design > lwc > ports > do > num_shares`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Number of DO output shares. Default is the same as 'pdi.num_shares'.

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 1 |
| **Maximum**  | &le; 8 |
|              |        |

#### <a name="lwc_ports_rdi"></a>7.9.4. [Optional] Property `Design > lwc > ports > rdi`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Random Data Input port.

| Property                                 | Type | Title/Description |
| ---------------------------------------- | ---- | ----------------- |
| - [bit_width](#lwc_ports_rdi_bit_width ) | No   | integer           | No | - | - |
|                                          |      |                   |    |   |   |

##### <a name="lwc_ports_rdi_bit_width"></a>7.9.4.1. [Optional] Property `Design > lwc > ports > rdi > bit_width`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `0`                                                                       |
|                           |                                                                           |

| Restrictions |           |
| ------------ | --------- |
| **Minimum**  | &ge; 0    |
| **Maximum**  | &le; 2048 |
|              |           |

#### <a name="lwc_ports_default"></a>7.9.5. [Optional] Property `Design > lwc > ports > default`

| Type                      | `object`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

### <a name="lwc_sca_protection"></a>7.10. [Required] Property `Design > lwc > sca_protection`

| Type                      | `object`                                                |
| ------------------------- | ------------------------------------------------------- |
| **Additional properties** | [[Not allowed]](# "Additional Properties not allowed.") |
| **Default**               | `{}`                                                    |
|                           |                                                         |

**Description:** Implemented countermeasures against side-channel attacks.

| Property                                      | Type | Title/Description |
| --------------------------------------------- | ---- | ----------------- |
| - [attacks](#lwc_sca_protection_attacks )     | No   | array of string   | No | - | Family and type of side-channel analysis attack(s) this design is claims to be s ... |
| - [dpa_order](#lwc_sca_protection_dpa_order ) | No   | integer           | No | - | Claimed order of protectcion against differential power analysis. 0 means unprot ... |
|                                               |      |                   |    |   |                                                                                      |

#### <a name="lwc_sca_protection_attacks"></a>7.10.1. [Optional] Property `Design > lwc > sca_protection > attacks`

| Type                      | `array of string`                                                         |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

**Description:** Family and type of side-channel analysis attack(s) this design is claims to be secure against. Examples: 'spa', 'dpa', 'cpa', 'timing', 'sifa', 'dfia', etc

|                      | Array restrictions |
| -------------------- | ------------------ |
| **Min items**        | N/A                |
| **Max items**        | N/A                |
| **Items unicity**    | False              |
| **Additional items** | False              |
| **Tuple validation** | See below          |
|                      |                    |

| Each item of this array must be            | Description |
| ------------------------------------------ | ----------- |
| [items](#lwc_sca_protection_attacks_items) | -           |
|                                            |             |

##### <a name="autogenerated_heading_9"></a>7.10.1.1. Design > lwc > sca_protection > attacks > items

| Type                      | `string`                                                                  |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
|                           |                                                                           |

#### <a name="lwc_sca_protection_dpa_order"></a>7.10.2. [Optional] Property `Design > lwc > sca_protection > dpa_order`

| Type                      | `integer`                                                                 |
| ------------------------- | ------------------------------------------------------------------------- |
| **Additional properties** | [[Any type: allowed]](# "Additional Properties of any type are allowed.") |
| **Default**               | `0`                                                                       |
|                           |                                                                           |

**Description:** Claimed order of protectcion against differential power analysis. 0 means unprotected.

| Restrictions |        |
| ------------ | ------ |
| **Minimum**  | &ge; 0 |
| **Maximum**  | &le; 7 |
|              |        |

----------------------------------------------------------------------------------------------------------------------------
