/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_GPIO_H
#define TRACE_TRACE_HW_GPIO_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ASPEED_GPIO_READ 0
#define TRACE_ASPEED_GPIO_READ_ENABLED 0
#define TRACE_ASPEED_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_gpio_read(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_ASPEED_GPIO_WRITE 0
#define TRACE_ASPEED_GPIO_WRITE_ENABLED 0
#define TRACE_ASPEED_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_gpio_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_IMX_GPIO_READ 0
#define TRACE_IMX_GPIO_READ_ENABLED 0
#define TRACE_IMX_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_imx_gpio_read(const char *id, const char *reg, uint32_t value) {
    (void)id;
    (void)reg;
    (void)value;
}
#define TRACE_IMX_GPIO_SET 0
#define TRACE_IMX_GPIO_SET_ENABLED 0
#define TRACE_IMX_GPIO_SET_BACKEND_DSTATE() (0)
static inline void trace_imx_gpio_set(const char *id, int line, int level) {
    (void)id;
    (void)line;
    (void)level;
}
#define TRACE_IMX_GPIO_WRITE 0
#define TRACE_IMX_GPIO_WRITE_ENABLED 0
#define TRACE_IMX_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx_gpio_write(const char *id, const char *reg, uint32_t value) {
    (void)id;
    (void)reg;
    (void)value;
}
#define TRACE_NPCM7XX_GPIO_READ 0
#define TRACE_NPCM7XX_GPIO_READ_ENABLED 0
#define TRACE_NPCM7XX_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_gpio_read(const char *id, uint64_t offset, uint64_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_GPIO_SET_INPUT 0
#define TRACE_NPCM7XX_GPIO_SET_INPUT_ENABLED 0
#define TRACE_NPCM7XX_GPIO_SET_INPUT_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_gpio_set_input(const char *id, int32_t line, int32_t level) {
    (void)id;
    (void)line;
    (void)level;
}
#define TRACE_NPCM7XX_GPIO_SET_OUTPUT 0
#define TRACE_NPCM7XX_GPIO_SET_OUTPUT_ENABLED 0
#define TRACE_NPCM7XX_GPIO_SET_OUTPUT_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_gpio_set_output(const char *id, int32_t line, int32_t level) {
    (void)id;
    (void)line;
    (void)level;
}
#define TRACE_NPCM7XX_GPIO_UPDATE_EVENTS 0
#define TRACE_NPCM7XX_GPIO_UPDATE_EVENTS_ENABLED 0
#define TRACE_NPCM7XX_GPIO_UPDATE_EVENTS_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_gpio_update_events(const char *id, uint32_t evst, uint32_t even) {
    (void)id;
    (void)evst;
    (void)even;
}
#define TRACE_NPCM7XX_GPIO_WRITE 0
#define TRACE_NPCM7XX_GPIO_WRITE_ENABLED 0
#define TRACE_NPCM7XX_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_gpio_write(const char *id, uint64_t offset, uint64_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NRF51_GPIO_READ 0
#define TRACE_NRF51_GPIO_READ_ENABLED 0
#define TRACE_NRF51_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_nrf51_gpio_read(uint64_t offset, uint64_t r) {
    (void)offset;
    (void)r;
}
#define TRACE_NRF51_GPIO_SET 0
#define TRACE_NRF51_GPIO_SET_ENABLED 0
#define TRACE_NRF51_GPIO_SET_BACKEND_DSTATE() (0)
static inline void trace_nrf51_gpio_set(int64_t line, int64_t value) {
    (void)line;
    (void)value;
}
#define TRACE_NRF51_GPIO_UPDATE_OUTPUT_IRQ 0
#define TRACE_NRF51_GPIO_UPDATE_OUTPUT_IRQ_ENABLED 0
#define TRACE_NRF51_GPIO_UPDATE_OUTPUT_IRQ_BACKEND_DSTATE() (0)
static inline void trace_nrf51_gpio_update_output_irq(int64_t line, int64_t value) {
    (void)line;
    (void)value;
}
#define TRACE_NRF51_GPIO_WRITE 0
#define TRACE_NRF51_GPIO_WRITE_ENABLED 0
#define TRACE_NRF51_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_nrf51_gpio_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_PCA955X_GPIO_CHANGE 0
#define TRACE_PCA955X_GPIO_CHANGE_ENABLED 0
#define TRACE_PCA955X_GPIO_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_pca955x_gpio_change(const char *description, unsigned id, unsigned prev_state, unsigned current_state) {
    (void)description;
    (void)id;
    (void)prev_state;
    (void)current_state;
}
#define TRACE_PCA955X_GPIO_STATUS 0
#define TRACE_PCA955X_GPIO_STATUS_ENABLED 0
#define TRACE_PCA955X_GPIO_STATUS_BACKEND_DSTATE() (0)
static inline void trace_pca955x_gpio_status(const char *description, const char *buf) {
    (void)description;
    (void)buf;
}
#define TRACE_PL061_INPUT_CHANGE 0
#define TRACE_PL061_INPUT_CHANGE_ENABLED 0
#define TRACE_PL061_INPUT_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_pl061_input_change(const char *id, int gpio, int level) {
    (void)id;
    (void)gpio;
    (void)level;
}
#define TRACE_PL061_READ 0
#define TRACE_PL061_READ_ENABLED 0
#define TRACE_PL061_READ_BACKEND_DSTATE() (0)
static inline void trace_pl061_read(const char *id, uint64_t offset, uint64_t r) {
    (void)id;
    (void)offset;
    (void)r;
}
#define TRACE_PL061_RESET 0
#define TRACE_PL061_RESET_ENABLED 0
#define TRACE_PL061_RESET_BACKEND_DSTATE() (0)
static inline void trace_pl061_reset(const char *id) {
    (void)id;
}
#define TRACE_PL061_SET_OUTPUT 0
#define TRACE_PL061_SET_OUTPUT_ENABLED 0
#define TRACE_PL061_SET_OUTPUT_BACKEND_DSTATE() (0)
static inline void trace_pl061_set_output(const char *id, int gpio, int level) {
    (void)id;
    (void)gpio;
    (void)level;
}
#define TRACE_PL061_UPDATE 0
#define TRACE_PL061_UPDATE_ENABLED 0
#define TRACE_PL061_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_pl061_update(const char *id, uint32_t dir, uint32_t data, uint32_t pullups, uint32_t floating) {
    (void)id;
    (void)dir;
    (void)data;
    (void)pullups;
    (void)floating;
}
#define TRACE_PL061_UPDATE_ISTATE 0
#define TRACE_PL061_UPDATE_ISTATE_ENABLED 0
#define TRACE_PL061_UPDATE_ISTATE_BACKEND_DSTATE() (0)
static inline void trace_pl061_update_istate(const char *id, uint32_t istate, uint32_t im, int level) {
    (void)id;
    (void)istate;
    (void)im;
    (void)level;
}
#define TRACE_PL061_WRITE 0
#define TRACE_PL061_WRITE_ENABLED 0
#define TRACE_PL061_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pl061_write(const char *id, uint64_t offset, uint64_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_SIFIVE_GPIO_READ 0
#define TRACE_SIFIVE_GPIO_READ_ENABLED 0
#define TRACE_SIFIVE_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_sifive_gpio_read(uint64_t offset, uint64_t r) {
    (void)offset;
    (void)r;
}
#define TRACE_SIFIVE_GPIO_SET 0
#define TRACE_SIFIVE_GPIO_SET_ENABLED 0
#define TRACE_SIFIVE_GPIO_SET_BACKEND_DSTATE() (0)
static inline void trace_sifive_gpio_set(int64_t line, int64_t value) {
    (void)line;
    (void)value;
}
#define TRACE_SIFIVE_GPIO_UPDATE_OUTPUT_IRQ 0
#define TRACE_SIFIVE_GPIO_UPDATE_OUTPUT_IRQ_ENABLED 0
#define TRACE_SIFIVE_GPIO_UPDATE_OUTPUT_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sifive_gpio_update_output_irq(int64_t line, int64_t value) {
    (void)line;
    (void)value;
}
#define TRACE_SIFIVE_GPIO_WRITE 0
#define TRACE_SIFIVE_GPIO_WRITE_ENABLED 0
#define TRACE_SIFIVE_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sifive_gpio_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_STM32L4X5_GPIO_PINS 0
#define TRACE_STM32L4X5_GPIO_PINS_ENABLED 0
#define TRACE_STM32L4X5_GPIO_PINS_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_gpio_pins(char *gpio, uint16_t disconnected, uint16_t high) {
    (void)gpio;
    (void)disconnected;
    (void)high;
}
#define TRACE_STM32L4X5_GPIO_READ 0
#define TRACE_STM32L4X5_GPIO_READ_ENABLED 0
#define TRACE_STM32L4X5_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_gpio_read(char *gpio, uint64_t addr) {
    (void)gpio;
    (void)addr;
}
#define TRACE_STM32L4X5_GPIO_UPDATE_IDR 0
#define TRACE_STM32L4X5_GPIO_UPDATE_IDR_ENABLED 0
#define TRACE_STM32L4X5_GPIO_UPDATE_IDR_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_gpio_update_idr(char *gpio, uint32_t old_idr, uint32_t new_idr) {
    (void)gpio;
    (void)old_idr;
    (void)new_idr;
}
#define TRACE_STM32L4X5_GPIO_WRITE 0
#define TRACE_STM32L4X5_GPIO_WRITE_ENABLED 0
#define TRACE_STM32L4X5_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_gpio_write(char *gpio, uint64_t addr, uint64_t data) {
    (void)gpio;
    (void)addr;
    (void)data;
}

#endif