// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_local_address0,
        A_local_ce0,
        A_local_q0,
        A_local_1_address0,
        A_local_1_ce0,
        A_local_1_q0,
        A_local_2_address0,
        A_local_2_ce0,
        A_local_2_q0,
        A_local_3_address0,
        A_local_3_ce0,
        A_local_3_q0,
        A_local_4_address0,
        A_local_4_ce0,
        A_local_4_q0,
        A_local_5_address0,
        A_local_5_ce0,
        A_local_5_q0,
        A_local_6_address0,
        A_local_6_ce0,
        A_local_6_q0,
        A_local_7_address0,
        A_local_7_ce0,
        A_local_7_q0,
        A_local_8_address0,
        A_local_8_ce0,
        A_local_8_q0,
        A_local_9_address0,
        A_local_9_ce0,
        A_local_9_q0,
        A_local_10_address0,
        A_local_10_ce0,
        A_local_10_q0,
        A_local_11_address0,
        A_local_11_ce0,
        A_local_11_q0,
        A_local_12_address0,
        A_local_12_ce0,
        A_local_12_q0,
        A_local_13_address0,
        A_local_13_ce0,
        A_local_13_q0,
        A_local_14_address0,
        A_local_14_ce0,
        A_local_14_q0,
        A_local_15_address0,
        A_local_15_ce0,
        A_local_15_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [9:0] A_local_address0;
output   A_local_ce0;
input  [23:0] A_local_q0;
output  [9:0] A_local_1_address0;
output   A_local_1_ce0;
input  [23:0] A_local_1_q0;
output  [9:0] A_local_2_address0;
output   A_local_2_ce0;
input  [23:0] A_local_2_q0;
output  [9:0] A_local_3_address0;
output   A_local_3_ce0;
input  [23:0] A_local_3_q0;
output  [9:0] A_local_4_address0;
output   A_local_4_ce0;
input  [23:0] A_local_4_q0;
output  [9:0] A_local_5_address0;
output   A_local_5_ce0;
input  [23:0] A_local_5_q0;
output  [9:0] A_local_6_address0;
output   A_local_6_ce0;
input  [23:0] A_local_6_q0;
output  [9:0] A_local_7_address0;
output   A_local_7_ce0;
input  [23:0] A_local_7_q0;
output  [9:0] A_local_8_address0;
output   A_local_8_ce0;
input  [23:0] A_local_8_q0;
output  [9:0] A_local_9_address0;
output   A_local_9_ce0;
input  [23:0] A_local_9_q0;
output  [9:0] A_local_10_address0;
output   A_local_10_ce0;
input  [23:0] A_local_10_q0;
output  [9:0] A_local_11_address0;
output   A_local_11_ce0;
input  [23:0] A_local_11_q0;
output  [9:0] A_local_12_address0;
output   A_local_12_ce0;
input  [23:0] A_local_12_q0;
output  [9:0] A_local_13_address0;
output   A_local_13_ce0;
input  [23:0] A_local_13_q0;
output  [9:0] A_local_14_address0;
output   A_local_14_ce0;
input  [23:0] A_local_14_q0;
output  [9:0] A_local_15_address0;
output   A_local_15_ce0;
input  [23:0] A_local_15_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln119_fu_366_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] trunc_ln119_fu_378_p1;
reg   [3:0] trunc_ln119_reg_596;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln122_fu_400_p1;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_124;
wire   [23:0] select_ln122_1_fu_561_p3;
wire    ap_loop_init;
reg   [6:0] j_fu_128;
wire   [6:0] add_ln119_fu_372_p2;
reg   [6:0] ap_sig_allocacmp_j_2;
wire    ap_block_pp0_stage0_01001;
reg    A_local_ce0_local;
reg    A_local_1_ce0_local;
reg    A_local_2_ce0_local;
reg    A_local_3_ce0_local;
reg    A_local_4_ce0_local;
reg    A_local_5_ce0_local;
reg    A_local_6_ce0_local;
reg    A_local_7_ce0_local;
reg    A_local_8_ce0_local;
reg    A_local_9_ce0_local;
reg    A_local_10_ce0_local;
reg    A_local_11_ce0_local;
reg    A_local_12_ce0_local;
reg    A_local_13_ce0_local;
reg    A_local_14_ce0_local;
reg    A_local_15_ce0_local;
wire   [1:0] lshr_ln3_fu_382_p4;
wire   [9:0] tmp_151_fu_392_p3;
wire  signed [23:0] sext_ln122_fu_428_p0;
wire   [23:0] tmp_2_fu_432_p33;
wire  signed [23:0] tmp_2_fu_432_p35;
wire  signed [23:0] add_ln122_fu_507_p1;
wire  signed [24:0] sext_ln122_1_fu_503_p1;
wire  signed [24:0] sext_ln122_fu_428_p1;
wire   [24:0] add_ln122_1_fu_513_p2;
wire   [23:0] add_ln122_fu_507_p2;
wire   [0:0] tmp_fu_519_p3;
wire   [0:0] tmp_240_fu_527_p3;
wire   [0:0] xor_ln122_fu_535_p2;
wire   [0:0] and_ln122_fu_541_p2;
wire   [0:0] xor_ln122_1_fu_547_p2;
wire   [23:0] select_ln122_fu_553_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_2_fu_432_p1;
wire   [3:0] tmp_2_fu_432_p3;
wire   [3:0] tmp_2_fu_432_p5;
wire   [3:0] tmp_2_fu_432_p7;
wire   [3:0] tmp_2_fu_432_p9;
wire   [3:0] tmp_2_fu_432_p11;
wire   [3:0] tmp_2_fu_432_p13;
wire   [3:0] tmp_2_fu_432_p15;
wire  signed [3:0] tmp_2_fu_432_p17;
wire  signed [3:0] tmp_2_fu_432_p19;
wire  signed [3:0] tmp_2_fu_432_p21;
wire  signed [3:0] tmp_2_fu_432_p23;
wire  signed [3:0] tmp_2_fu_432_p25;
wire  signed [3:0] tmp_2_fu_432_p27;
wire  signed [3:0] tmp_2_fu_432_p29;
wire  signed [3:0] tmp_2_fu_432_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 empty_fu_124 = 24'd0;
#0 j_fu_128 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U35(
    .din0(A_local_q0),
    .din1(A_local_1_q0),
    .din2(A_local_2_q0),
    .din3(A_local_3_q0),
    .din4(A_local_4_q0),
    .din5(A_local_5_q0),
    .din6(A_local_6_q0),
    .din7(A_local_7_q0),
    .din8(A_local_8_q0),
    .din9(A_local_9_q0),
    .din10(A_local_10_q0),
    .din11(A_local_11_q0),
    .din12(A_local_12_q0),
    .din13(A_local_13_q0),
    .din14(A_local_14_q0),
    .din15(A_local_15_q0),
    .def(tmp_2_fu_432_p33),
    .sel(trunc_ln119_reg_596),
    .dout(tmp_2_fu_432_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_124 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_124 <= select_ln122_1_fu_561_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln119_fu_366_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_128 <= add_ln119_fu_372_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_128 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln119_reg_596 <= trunc_ln119_fu_378_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_10_ce0_local = 1'b1;
    end else begin
        A_local_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_11_ce0_local = 1'b1;
    end else begin
        A_local_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_12_ce0_local = 1'b1;
    end else begin
        A_local_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_13_ce0_local = 1'b1;
    end else begin
        A_local_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_14_ce0_local = 1'b1;
    end else begin
        A_local_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_15_ce0_local = 1'b1;
    end else begin
        A_local_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_1_ce0_local = 1'b1;
    end else begin
        A_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_2_ce0_local = 1'b1;
    end else begin
        A_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_3_ce0_local = 1'b1;
    end else begin
        A_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_4_ce0_local = 1'b1;
    end else begin
        A_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_5_ce0_local = 1'b1;
    end else begin
        A_local_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_6_ce0_local = 1'b1;
    end else begin
        A_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_7_ce0_local = 1'b1;
    end else begin
        A_local_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_8_ce0_local = 1'b1;
    end else begin
        A_local_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_9_ce0_local = 1'b1;
    end else begin
        A_local_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_local_ce0_local = 1'b1;
    end else begin
        A_local_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_366_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_128;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln119_fu_366_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_local_10_address0 = zext_ln122_fu_400_p1;

assign A_local_10_ce0 = A_local_10_ce0_local;

assign A_local_11_address0 = zext_ln122_fu_400_p1;

assign A_local_11_ce0 = A_local_11_ce0_local;

assign A_local_12_address0 = zext_ln122_fu_400_p1;

assign A_local_12_ce0 = A_local_12_ce0_local;

assign A_local_13_address0 = zext_ln122_fu_400_p1;

assign A_local_13_ce0 = A_local_13_ce0_local;

assign A_local_14_address0 = zext_ln122_fu_400_p1;

assign A_local_14_ce0 = A_local_14_ce0_local;

assign A_local_15_address0 = zext_ln122_fu_400_p1;

assign A_local_15_ce0 = A_local_15_ce0_local;

assign A_local_1_address0 = zext_ln122_fu_400_p1;

assign A_local_1_ce0 = A_local_1_ce0_local;

assign A_local_2_address0 = zext_ln122_fu_400_p1;

assign A_local_2_ce0 = A_local_2_ce0_local;

assign A_local_3_address0 = zext_ln122_fu_400_p1;

assign A_local_3_ce0 = A_local_3_ce0_local;

assign A_local_4_address0 = zext_ln122_fu_400_p1;

assign A_local_4_ce0 = A_local_4_ce0_local;

assign A_local_5_address0 = zext_ln122_fu_400_p1;

assign A_local_5_ce0 = A_local_5_ce0_local;

assign A_local_6_address0 = zext_ln122_fu_400_p1;

assign A_local_6_ce0 = A_local_6_ce0_local;

assign A_local_7_address0 = zext_ln122_fu_400_p1;

assign A_local_7_ce0 = A_local_7_ce0_local;

assign A_local_8_address0 = zext_ln122_fu_400_p1;

assign A_local_8_ce0 = A_local_8_ce0_local;

assign A_local_9_address0 = zext_ln122_fu_400_p1;

assign A_local_9_ce0 = A_local_9_ce0_local;

assign A_local_address0 = zext_ln122_fu_400_p1;

assign A_local_ce0 = A_local_ce0_local;

assign add_ln119_fu_372_p2 = (ap_sig_allocacmp_j_2 + 7'd1);

assign add_ln122_1_fu_513_p2 = ($signed(sext_ln122_1_fu_503_p1) + $signed(sext_ln122_fu_428_p1));

assign add_ln122_fu_507_p1 = empty_fu_124;

assign add_ln122_fu_507_p2 = ($signed(tmp_2_fu_432_p35) + $signed(add_ln122_fu_507_p1));

assign and_ln122_fu_541_p2 = (xor_ln122_fu_535_p2 & tmp_240_fu_527_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln119_fu_366_p2 = ((ap_sig_allocacmp_j_2 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_382_p4 = {{ap_sig_allocacmp_j_2[5:4]}};

assign p_out = empty_fu_124;

assign select_ln122_1_fu_561_p3 = ((xor_ln122_1_fu_547_p2[0:0] == 1'b1) ? select_ln122_fu_553_p3 : add_ln122_fu_507_p2);

assign select_ln122_fu_553_p3 = ((and_ln122_fu_541_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln122_1_fu_503_p1 = tmp_2_fu_432_p35;

assign sext_ln122_fu_428_p0 = empty_fu_124;

assign sext_ln122_fu_428_p1 = sext_ln122_fu_428_p0;

assign tmp_151_fu_392_p3 = {{i_1}, {lshr_ln3_fu_382_p4}};

assign tmp_240_fu_527_p3 = add_ln122_fu_507_p2[32'd23];

assign tmp_2_fu_432_p33 = 'bx;

assign tmp_fu_519_p3 = add_ln122_1_fu_513_p2[32'd24];

assign trunc_ln119_fu_378_p1 = ap_sig_allocacmp_j_2[3:0];

assign xor_ln122_1_fu_547_p2 = (tmp_fu_519_p3 ^ tmp_240_fu_527_p3);

assign xor_ln122_fu_535_p2 = (tmp_fu_519_p3 ^ 1'd1);

assign zext_ln122_fu_400_p1 = tmp_151_fu_392_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5
