[engines]
smtbmc yices

[options]
mode prove
depth 64

[files]
dynamic_clock_divider.v

[script]
read_verilog -formal dynamic_clock_divider.v
prep -top dynamic_clock_divider
