================
Ryzen
================

Introduction
================

The Ryzen microarchitecture succeeded :doc:`Bulldozer`.
Sockets using this microarchitecture:

* :doc:`/AMD/AM4`
* :doc:`/AMD/AM5`
* :doc:`/AMD/TR4`
* :doc:`/AMD/sTRX4`
* :doc:`/AMD/sTR5`

Codenames
================

* Zen 1
* Zen 1 Plus
* Zen 2
* Zen 3
* Zen 3 Plus
* Zen 4
* Zen 5

Codenames
================

.. list-table::
   :widths: 100 200
   :header-rows: 0

   * - Zen
     - Dali, Raven Ridge, Summit Ridge, Threadripper (HEDT)
   * - Zen Plus
     - Picasso, Dali, Pinnacle Ridge, Colfax (HEDT)
   * - Zen 2
     - Matisse (mainstream), Rome, Renoir / Cezanne (APU) 
   * - Zen 3
     - Vermeer (mainstream), Cezanne, Chagali (HEDT)
   * - Zen 3 Plus
     - Rembrandt (mobile)  
   * - Zen 4
     - Raphael (mainstream), Phoenix / Hawk Point / Dragon Range (mobile), Storm Peak (HEDT)   
   * - Zen 5
     - Granite Ridge (mainstream), Fire Range / Strix Point / Strix Halo (mobile), Shimada Peak (HEDT)


How to bench it
================

Broadly speaking there are two families of Zen chips from a benching perspective: pre-FCLK and post-FCLK.
Further it makes sense to distinguish between DDR4 and DDR5 post-FCLK chips.

Zen / Zen+
*******************

TBA

Zen 2 / 3
*******************

TBA

Zen 4 / 5
*******************

TBA