/*
 * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
 * Timestamp: 2022-12-19T23:52:17.393388
 */

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define CM4_EVENTOUT_PA0_ PA0,GPIO_AF15
#define CM4_EVENTOUT_PA1_ PA1,GPIO_AF15
#define CM4_EVENTOUT_PA10_ PA10,GPIO_AF15
#define CM4_EVENTOUT_PA11_ PA11,GPIO_AF15
#define CM4_EVENTOUT_PA12_ PA12,GPIO_AF15
#define CM4_EVENTOUT_PA13_ PA13,GPIO_AF15
#define CM4_EVENTOUT_PA14_ PA14,GPIO_AF15
#define CM4_EVENTOUT_PA15_ PA15,GPIO_AF15
#define CM4_EVENTOUT_PA2_ PA2,GPIO_AF15
#define CM4_EVENTOUT_PA3_ PA3,GPIO_AF15
#define CM4_EVENTOUT_PA4_ PA4,GPIO_AF15
#define CM4_EVENTOUT_PA5_ PA5,GPIO_AF15
#define CM4_EVENTOUT_PA6_ PA6,GPIO_AF15
#define CM4_EVENTOUT_PA7_ PA7,GPIO_AF15
#define CM4_EVENTOUT_PA8_ PA8,GPIO_AF15
#define CM4_EVENTOUT_PA9_ PA9,GPIO_AF15
#define CM4_EVENTOUT_PB0_ PB0,GPIO_AF15
#define CM4_EVENTOUT_PB1_ PB1,GPIO_AF15
#define CM4_EVENTOUT_PB10_ PB10,GPIO_AF15
#define CM4_EVENTOUT_PB11_ PB11,GPIO_AF15
#define CM4_EVENTOUT_PB12_ PB12,GPIO_AF15
#define CM4_EVENTOUT_PB13_ PB13,GPIO_AF15
#define CM4_EVENTOUT_PB14_ PB14,GPIO_AF15
#define CM4_EVENTOUT_PB15_ PB15,GPIO_AF15
#define CM4_EVENTOUT_PB2_ PB2,GPIO_AF15
#define CM4_EVENTOUT_PB3_ PB3,GPIO_AF15
#define CM4_EVENTOUT_PB4_ PB4,GPIO_AF15
#define CM4_EVENTOUT_PB5_ PB5,GPIO_AF15
#define CM4_EVENTOUT_PB6_ PB6,GPIO_AF15
#define CM4_EVENTOUT_PB7_ PB7,GPIO_AF15
#define CM4_EVENTOUT_PB8_ PB8,GPIO_AF15
#define CM4_EVENTOUT_PB9_ PB9,GPIO_AF15
#define CM4_EVENTOUT_PC0_ PC0,GPIO_AF15
#define CM4_EVENTOUT_PC1_ PC1,GPIO_AF15
#define CM4_EVENTOUT_PC10_ PC10,GPIO_AF15
#define CM4_EVENTOUT_PC11_ PC11,GPIO_AF15
#define CM4_EVENTOUT_PC12_ PC12,GPIO_AF15
#define CM4_EVENTOUT_PC13_ PC13,GPIO_AF15
#define CM4_EVENTOUT_PC14_ PC14,GPIO_AF15
#define CM4_EVENTOUT_PC15_ PC15,GPIO_AF15
#define CM4_EVENTOUT_PC2_ PC2,GPIO_AF15
#define CM4_EVENTOUT_PC3_ PC3,GPIO_AF15
#define CM4_EVENTOUT_PC4_ PC4,GPIO_AF15
#define CM4_EVENTOUT_PC5_ PC5,GPIO_AF15
#define CM4_EVENTOUT_PC6_ PC6,GPIO_AF15
#define CM4_EVENTOUT_PC7_ PC7,GPIO_AF15
#define CM4_EVENTOUT_PC8_ PC8,GPIO_AF15
#define CM4_EVENTOUT_PC9_ PC9,GPIO_AF15
#define CM4_EVENTOUT_PD0_ PD0,GPIO_AF15
#define CM4_EVENTOUT_PD1_ PD1,GPIO_AF15
#define CM4_EVENTOUT_PD10_ PD10,GPIO_AF15
#define CM4_EVENTOUT_PD11_ PD11,GPIO_AF15
#define CM4_EVENTOUT_PD12_ PD12,GPIO_AF15
#define CM4_EVENTOUT_PD13_ PD13,GPIO_AF15
#define CM4_EVENTOUT_PD14_ PD14,GPIO_AF15
#define CM4_EVENTOUT_PD15_ PD15,GPIO_AF15
#define CM4_EVENTOUT_PD2_ PD2,GPIO_AF15
#define CM4_EVENTOUT_PD3_ PD3,GPIO_AF15
#define CM4_EVENTOUT_PD4_ PD4,GPIO_AF15
#define CM4_EVENTOUT_PD5_ PD5,GPIO_AF15
#define CM4_EVENTOUT_PD6_ PD6,GPIO_AF15
#define CM4_EVENTOUT_PD7_ PD7,GPIO_AF15
#define CM4_EVENTOUT_PD8_ PD8,GPIO_AF15
#define CM4_EVENTOUT_PD9_ PD9,GPIO_AF15
#define CM4_EVENTOUT_PE0_ PE0,GPIO_AF15
#define CM4_EVENTOUT_PE1_ PE1,GPIO_AF15
#define CM4_EVENTOUT_PE2_ PE2,GPIO_AF15
#define CM4_EVENTOUT_PE3_ PE3,GPIO_AF15
#define CM4_EVENTOUT_PE4_ PE4,GPIO_AF15
#define CM4_EVENTOUT_PH0_ PH0,GPIO_AF15
#define CM4_EVENTOUT_PH1_ PH1,GPIO_AF15
#define CM4_EVENTOUT_PH3_ PH3,GPIO_AF15
#define _CM4_EVENTOUT_PA0_ 1
#define _CM4_EVENTOUT_PA1_ 1
#define _CM4_EVENTOUT_PA10_ 1
#define _CM4_EVENTOUT_PA11_ 1
#define _CM4_EVENTOUT_PA12_ 1
#define _CM4_EVENTOUT_PA13_ 1
#define _CM4_EVENTOUT_PA14_ 1
#define _CM4_EVENTOUT_PA15_ 1
#define _CM4_EVENTOUT_PA2_ 1
#define _CM4_EVENTOUT_PA3_ 1
#define _CM4_EVENTOUT_PA4_ 1
#define _CM4_EVENTOUT_PA5_ 1
#define _CM4_EVENTOUT_PA6_ 1
#define _CM4_EVENTOUT_PA7_ 1
#define _CM4_EVENTOUT_PA8_ 1
#define _CM4_EVENTOUT_PA9_ 1
#define _CM4_EVENTOUT_PB0_ 1
#define _CM4_EVENTOUT_PB1_ 1
#define _CM4_EVENTOUT_PB10_ 1
#define _CM4_EVENTOUT_PB11_ 1
#define _CM4_EVENTOUT_PB12_ 1
#define _CM4_EVENTOUT_PB13_ 1
#define _CM4_EVENTOUT_PB14_ 1
#define _CM4_EVENTOUT_PB15_ 1
#define _CM4_EVENTOUT_PB2_ 1
#define _CM4_EVENTOUT_PB3_ 1
#define _CM4_EVENTOUT_PB4_ 1
#define _CM4_EVENTOUT_PB5_ 1
#define _CM4_EVENTOUT_PB6_ 1
#define _CM4_EVENTOUT_PB7_ 1
#define _CM4_EVENTOUT_PB8_ 1
#define _CM4_EVENTOUT_PB9_ 1
#define _CM4_EVENTOUT_PC0_ 1
#define _CM4_EVENTOUT_PC1_ 1
#define _CM4_EVENTOUT_PC10_ 1
#define _CM4_EVENTOUT_PC11_ 1
#define _CM4_EVENTOUT_PC12_ 1
#define _CM4_EVENTOUT_PC13_ 1
#define _CM4_EVENTOUT_PC14_ 1
#define _CM4_EVENTOUT_PC15_ 1
#define _CM4_EVENTOUT_PC2_ 1
#define _CM4_EVENTOUT_PC3_ 1
#define _CM4_EVENTOUT_PC4_ 1
#define _CM4_EVENTOUT_PC5_ 1
#define _CM4_EVENTOUT_PC6_ 1
#define _CM4_EVENTOUT_PC7_ 1
#define _CM4_EVENTOUT_PC8_ 1
#define _CM4_EVENTOUT_PC9_ 1
#define _CM4_EVENTOUT_PD0_ 1
#define _CM4_EVENTOUT_PD1_ 1
#define _CM4_EVENTOUT_PD10_ 1
#define _CM4_EVENTOUT_PD11_ 1
#define _CM4_EVENTOUT_PD12_ 1
#define _CM4_EVENTOUT_PD13_ 1
#define _CM4_EVENTOUT_PD14_ 1
#define _CM4_EVENTOUT_PD15_ 1
#define _CM4_EVENTOUT_PD2_ 1
#define _CM4_EVENTOUT_PD3_ 1
#define _CM4_EVENTOUT_PD4_ 1
#define _CM4_EVENTOUT_PD5_ 1
#define _CM4_EVENTOUT_PD6_ 1
#define _CM4_EVENTOUT_PD7_ 1
#define _CM4_EVENTOUT_PD8_ 1
#define _CM4_EVENTOUT_PD9_ 1
#define _CM4_EVENTOUT_PE0_ 1
#define _CM4_EVENTOUT_PE1_ 1
#define _CM4_EVENTOUT_PE2_ 1
#define _CM4_EVENTOUT_PE3_ 1
#define _CM4_EVENTOUT_PE4_ 1
#define _CM4_EVENTOUT_PH0_ 1
#define _CM4_EVENTOUT_PH1_ 1
#define _CM4_EVENTOUT_PH3_ 1

#define COMP1_OUT_PA0_ PA0,GPIO_AF12
#define COMP1_OUT_PB0_ PB0,GPIO_AF12
#define COMP1_OUT_PB10_ PB10,GPIO_AF12
#define _COMP1_OUT_PA0_ 1
#define _COMP1_OUT_PB0_ 1
#define _COMP1_OUT_PB10_ 1

#define COMP2_OUT_PA2_ PA2,GPIO_AF12
#define COMP2_OUT_PA7_ PA7,GPIO_AF12
#define COMP2_OUT_PB11_ PB11,GPIO_AF12
#define COMP2_OUT_PB5_ PB5,GPIO_AF12
#define _COMP2_OUT_PA2_ 1
#define _COMP2_OUT_PA7_ 1
#define _COMP2_OUT_PB11_ 1
#define _COMP2_OUT_PB5_ 1

#define CRS_SYNC_PA10_ PA10,GPIO_AF10
#define _CRS_SYNC_PA10_ 1

#define I2C1_SCL_PA9_ PA9,GPIO_AF4
#define I2C1_SCL_PB6_ PB6,GPIO_AF4
#define I2C1_SCL_PB8_ PB8,GPIO_AF4
#define _I2C1_SCL_PA9_ 1
#define _I2C1_SCL_PB6_ 1
#define _I2C1_SCL_PB8_ 1

#define I2C1_SDA_PA10_ PA10,GPIO_AF4
#define I2C1_SDA_PB7_ PB7,GPIO_AF4
#define I2C1_SDA_PB9_ PB9,GPIO_AF4
#define _I2C1_SDA_PA10_ 1
#define _I2C1_SDA_PB7_ 1
#define _I2C1_SDA_PB9_ 1

#define I2C1_SMBA_PA1_ PA1,GPIO_AF4
#define I2C1_SMBA_PA14_ PA14,GPIO_AF4
#define I2C1_SMBA_PB5_ PB5,GPIO_AF4
#define _I2C1_SMBA_PA1_ 1
#define _I2C1_SMBA_PA14_ 1
#define _I2C1_SMBA_PB5_ 1

#define I2C3_SCL_PA7_ PA7,GPIO_AF4
#define I2C3_SCL_PB10_ PB10,GPIO_AF4
#define I2C3_SCL_PB13_ PB13,GPIO_AF4
#define I2C3_SCL_PC0_ PC0,GPIO_AF4
#define _I2C3_SCL_PA7_ 1
#define _I2C3_SCL_PB10_ 1
#define _I2C3_SCL_PB13_ 1
#define _I2C3_SCL_PC0_ 1

#define I2C3_SDA_PB11_ PB11,GPIO_AF4
#define I2C3_SDA_PB14_ PB14,GPIO_AF4
#define I2C3_SDA_PB4_ PB4,GPIO_AF4
#define I2C3_SDA_PC1_ PC1,GPIO_AF4
#define _I2C3_SDA_PB11_ 1
#define _I2C3_SDA_PB14_ 1
#define _I2C3_SDA_PB4_ 1
#define _I2C3_SDA_PC1_ 1

#define I2C3_SMBA_PB12_ PB12,GPIO_AF4
#define I2C3_SMBA_PB2_ PB2,GPIO_AF4
#define _I2C3_SMBA_PB12_ 1
#define _I2C3_SMBA_PB2_ 1

#define IR_OUT_PA13_ PA13,GPIO_AF8
#define IR_OUT_PB9_ PB9,GPIO_AF8
#define _IR_OUT_PA13_ 1
#define _IR_OUT_PB9_ 1

#define LCD_COM0_PA8_ PA8,GPIO_AF11
#define _LCD_COM0_PA8_ 1

#define LCD_COM1_PA9_ PA9,GPIO_AF11
#define _LCD_COM1_PA9_ 1

#define LCD_COM2_PA10_ PA10,GPIO_AF11
#define _LCD_COM2_PA10_ 1

#define LCD_COM3_PB9_ PB9,GPIO_AF11
#define _LCD_COM3_PB9_ 1

#define LCD_COM4_PC10_ PC10,GPIO_AF11
#define _LCD_COM4_PC10_ 1

#define LCD_COM5_PC11_ PC11,GPIO_AF11
#define _LCD_COM5_PC11_ 1

#define LCD_COM6_PC12_ PC12,GPIO_AF11
#define _LCD_COM6_PC12_ 1

#define LCD_COM7_PD2_ PD2,GPIO_AF11
#define _LCD_COM7_PD2_ 1

#define LCD_SEG0_PA1_ PA1,GPIO_AF11
#define _LCD_SEG0_PA1_ 1

#define LCD_SEG1_PA2_ PA2,GPIO_AF11
#define _LCD_SEG1_PA2_ 1

#define LCD_SEG10_PB10_ PB10,GPIO_AF11
#define _LCD_SEG10_PB10_ 1

#define LCD_SEG11_PB11_ PB11,GPIO_AF11
#define _LCD_SEG11_PB11_ 1

#define LCD_SEG12_PB12_ PB12,GPIO_AF11
#define _LCD_SEG12_PB12_ 1

#define LCD_SEG13_PB13_ PB13,GPIO_AF11
#define _LCD_SEG13_PB13_ 1

#define LCD_SEG14_PB14_ PB14,GPIO_AF11
#define _LCD_SEG14_PB14_ 1

#define LCD_SEG15_PB15_ PB15,GPIO_AF11
#define _LCD_SEG15_PB15_ 1

#define LCD_SEG16_PB8_ PB8,GPIO_AF11
#define _LCD_SEG16_PB8_ 1

#define LCD_SEG17_PA15_ PA15,GPIO_AF11
#define _LCD_SEG17_PA15_ 1

#define LCD_SEG18_PC0_ PC0,GPIO_AF11
#define _LCD_SEG18_PC0_ 1

#define LCD_SEG19_PC1_ PC1,GPIO_AF11
#define _LCD_SEG19_PC1_ 1

#define LCD_SEG2_PA3_ PA3,GPIO_AF11
#define _LCD_SEG2_PA3_ 1

#define LCD_SEG20_PC2_ PC2,GPIO_AF11
#define _LCD_SEG20_PC2_ 1

#define LCD_SEG21_PB7_ PB7,GPIO_AF11
#define _LCD_SEG21_PB7_ 1

#define LCD_SEG22_PC4_ PC4,GPIO_AF11
#define _LCD_SEG22_PC4_ 1

#define LCD_SEG23_PC5_ PC5,GPIO_AF11
#define _LCD_SEG23_PC5_ 1

#define LCD_SEG24_PC6_ PC6,GPIO_AF11
#define _LCD_SEG24_PC6_ 1

#define LCD_SEG25_PC7_ PC7,GPIO_AF11
#define _LCD_SEG25_PC7_ 1

#define LCD_SEG26_PC8_ PC8,GPIO_AF11
#define _LCD_SEG26_PC8_ 1

#define LCD_SEG27_PC9_ PC9,GPIO_AF11
#define _LCD_SEG27_PC9_ 1

#define LCD_SEG28_PC10_ PC10,GPIO_AF11
#define LCD_SEG28_PD8_ PD8,GPIO_AF11
#define _LCD_SEG28_PC10_ 1
#define _LCD_SEG28_PD8_ 1

#define LCD_SEG29_PC11_ PC11,GPIO_AF11
#define LCD_SEG29_PD9_ PD9,GPIO_AF11
#define _LCD_SEG29_PC11_ 1
#define _LCD_SEG29_PD9_ 1

#define LCD_SEG3_PA6_ PA6,GPIO_AF11
#define _LCD_SEG3_PA6_ 1

#define LCD_SEG30_PC12_ PC12,GPIO_AF11
#define LCD_SEG30_PD10_ PD10,GPIO_AF11
#define _LCD_SEG30_PC12_ 1
#define _LCD_SEG30_PD10_ 1

#define LCD_SEG31_PD11_ PD11,GPIO_AF11
#define LCD_SEG31_PD2_ PD2,GPIO_AF11
#define _LCD_SEG31_PD11_ 1
#define _LCD_SEG31_PD2_ 1

#define LCD_SEG32_PD12_ PD12,GPIO_AF11
#define _LCD_SEG32_PD12_ 1

#define LCD_SEG33_PD13_ PD13,GPIO_AF11
#define _LCD_SEG33_PD13_ 1

#define LCD_SEG34_PD14_ PD14,GPIO_AF11
#define _LCD_SEG34_PD14_ 1

#define LCD_SEG35_PD15_ PD15,GPIO_AF11
#define _LCD_SEG35_PD15_ 1

#define LCD_SEG36_PE0_ PE0,GPIO_AF11
#define _LCD_SEG36_PE0_ 1

#define LCD_SEG37_PE1_ PE1,GPIO_AF11
#define _LCD_SEG37_PE1_ 1

#define LCD_SEG38_PE2_ PE2,GPIO_AF11
#define _LCD_SEG38_PE2_ 1

#define LCD_SEG39_PD7_ PD7,GPIO_AF11
#define _LCD_SEG39_PD7_ 1

#define LCD_SEG4_PA7_ PA7,GPIO_AF11
#define _LCD_SEG4_PA7_ 1

#define LCD_SEG40_PC10_ PC10,GPIO_AF11
#define _LCD_SEG40_PC10_ 1

#define LCD_SEG41_PC11_ PC11,GPIO_AF11
#define _LCD_SEG41_PC11_ 1

#define LCD_SEG42_PC12_ PC12,GPIO_AF11
#define _LCD_SEG42_PC12_ 1

#define LCD_SEG43_PD2_ PD2,GPIO_AF11
#define _LCD_SEG43_PD2_ 1

#define LCD_SEG5_PA14_ PA14,GPIO_AF11
#define LCD_SEG5_PA4_ PA4,GPIO_AF11
#define _LCD_SEG5_PA14_ 1
#define _LCD_SEG5_PA4_ 1

#define LCD_SEG6_PB6_ PB6,GPIO_AF11
#define _LCD_SEG6_PB6_ 1

#define LCD_SEG7_PB3_ PB3,GPIO_AF11
#define _LCD_SEG7_PB3_ 1

#define LCD_SEG8_PB4_ PB4,GPIO_AF11
#define _LCD_SEG8_PB4_ 1

#define LCD_SEG9_PB5_ PB5,GPIO_AF11
#define _LCD_SEG9_PB5_ 1

#define LCD_VLCD_PB2_ PB2,GPIO_AF11
#define LCD_VLCD_PC3_ PC3,GPIO_AF11
#define _LCD_VLCD_PB2_ 1
#define _LCD_VLCD_PC3_ 1

#define LPTIM1_ETR_PB6_ PB6,GPIO_AF1
#define LPTIM1_ETR_PC3_ PC3,GPIO_AF1
#define _LPTIM1_ETR_PB6_ 1
#define _LPTIM1_ETR_PC3_ 1

#define LPTIM1_IN1_PB5_ PB5,GPIO_AF1
#define LPTIM1_IN1_PC0_ PC0,GPIO_AF1
#define _LPTIM1_IN1_PB5_ 1
#define _LPTIM1_IN1_PC0_ 1

#define LPTIM1_IN2_PB7_ PB7,GPIO_AF1
#define LPTIM1_IN2_PC2_ PC2,GPIO_AF1
#define _LPTIM1_IN2_PB7_ 1
#define _LPTIM1_IN2_PC2_ 1

#define LPTIM1_OUT_PA14_ PA14,GPIO_AF1
#define LPTIM1_OUT_PB2_ PB2,GPIO_AF1
#define LPTIM1_OUT_PC1_ PC1,GPIO_AF1
#define _LPTIM1_OUT_PA14_ 1
#define _LPTIM1_OUT_PB2_ 1
#define _LPTIM1_OUT_PC1_ 1

#define LPTIM2_ETR_PA5_ PA5,GPIO_AF14
#define LPTIM2_ETR_PC3_ PC3,GPIO_AF14
#define LPTIM2_ETR_PD11_ PD11,GPIO_AF14
#define _LPTIM2_ETR_PA5_ 1
#define _LPTIM2_ETR_PC3_ 1
#define _LPTIM2_ETR_PD11_ 1

#define LPTIM2_IN1_PB1_ PB1,GPIO_AF14
#define LPTIM2_IN1_PC0_ PC0,GPIO_AF14
#define LPTIM2_IN1_PD12_ PD12,GPIO_AF14
#define _LPTIM2_IN1_PB1_ 1
#define _LPTIM2_IN1_PC0_ 1
#define _LPTIM2_IN1_PD12_ 1

#define LPTIM2_OUT_PA4_ PA4,GPIO_AF14
#define LPTIM2_OUT_PA8_ PA8,GPIO_AF14
#define LPTIM2_OUT_PD13_ PD13,GPIO_AF14
#define _LPTIM2_OUT_PA4_ 1
#define _LPTIM2_OUT_PA8_ 1
#define _LPTIM2_OUT_PD13_ 1

#define LPUART1_CTS_PA6_ PA6,GPIO_AF8
#define LPUART1_CTS_PB13_ PB13,GPIO_AF8
#define _LPUART1_CTS_PA6_ 1
#define _LPUART1_CTS_PB13_ 1

#define LPUART1_DE_PB1_ PB1,GPIO_AF8
#define LPUART1_DE_PB12_ PB12,GPIO_AF8
#define _LPUART1_DE_PB1_ 1
#define _LPUART1_DE_PB12_ 1

#define LPUART1_RTS_PB1_ PB1,GPIO_AF8
#define LPUART1_RTS_PB12_ PB12,GPIO_AF8
#define _LPUART1_RTS_PB1_ 1
#define _LPUART1_RTS_PB12_ 1

#define LPUART1_RX_PA12_ PA12,GPIO_AF8
#define LPUART1_RX_PA3_ PA3,GPIO_AF8
#define LPUART1_RX_PB10_ PB10,GPIO_AF8
#define LPUART1_RX_PC0_ PC0,GPIO_AF8
#define _LPUART1_RX_PA12_ 1
#define _LPUART1_RX_PA3_ 1
#define _LPUART1_RX_PB10_ 1
#define _LPUART1_RX_PC0_ 1

#define LPUART1_TX_PA2_ PA2,GPIO_AF8
#define LPUART1_TX_PB11_ PB11,GPIO_AF8
#define LPUART1_TX_PB5_ PB5,GPIO_AF8
#define LPUART1_TX_PC1_ PC1,GPIO_AF8
#define _LPUART1_TX_PA2_ 1
#define _LPUART1_TX_PB11_ 1
#define _LPUART1_TX_PB5_ 1
#define _LPUART1_TX_PC1_ 1

#define QUADSPI_BK1_IO0_PB9_ PB9,GPIO_AF10
#define QUADSPI_BK1_IO0_PD4_ PD4,GPIO_AF10
#define _QUADSPI_BK1_IO0_PB9_ 1
#define _QUADSPI_BK1_IO0_PD4_ 1

#define QUADSPI_BK1_IO1_PB8_ PB8,GPIO_AF10
#define QUADSPI_BK1_IO1_PD5_ PD5,GPIO_AF10
#define _QUADSPI_BK1_IO1_PB8_ 1
#define _QUADSPI_BK1_IO1_PD5_ 1

#define QUADSPI_BK1_IO2_PA7_ PA7,GPIO_AF10
#define QUADSPI_BK1_IO2_PD6_ PD6,GPIO_AF10
#define _QUADSPI_BK1_IO2_PA7_ 1
#define _QUADSPI_BK1_IO2_PD6_ 1

#define QUADSPI_BK1_IO3_PA6_ PA6,GPIO_AF10
#define QUADSPI_BK1_IO3_PD7_ PD7,GPIO_AF10
#define _QUADSPI_BK1_IO3_PA6_ 1
#define _QUADSPI_BK1_IO3_PD7_ 1

#define QUADSPI_BK1_NCS_PA2_ PA2,GPIO_AF10
#define QUADSPI_BK1_NCS_PB11_ PB11,GPIO_AF10
#define QUADSPI_BK1_NCS_PD3_ PD3,GPIO_AF10
#define _QUADSPI_BK1_NCS_PA2_ 1
#define _QUADSPI_BK1_NCS_PB11_ 1
#define _QUADSPI_BK1_NCS_PD3_ 1

#define QUADSPI_CLK_PA3_ PA3,GPIO_AF10
#define QUADSPI_CLK_PB10_ PB10,GPIO_AF10
#define _QUADSPI_CLK_PA3_ 1
#define _QUADSPI_CLK_PB10_ 1

#define RCC_LSCO_PA2_ PA2,GPIO_AF0
#define RCC_LSCO_PC12_ PC12,GPIO_AF6
#define RCC_LSCO_PH3_ PH3,GPIO_AF0
#define _RCC_LSCO_PA2_ 1
#define _RCC_LSCO_PC12_ 1
#define _RCC_LSCO_PH3_ 1

#define RCC_MCO_PA8_ PA8,GPIO_AF0
#define RCC_MCO_PB6_ PB6,GPIO_AF0
#define _RCC_MCO_PA8_ 1
#define _RCC_MCO_PB6_ 1

#define RF_DTB0_PC14_ PC14,GPIO_AF6
#define _RF_DTB0_PC14_ 1

#define RF_DTB1_PC15_ PC15,GPIO_AF6
#define _RF_DTB1_PC15_ 1

#define RF_TX_MOD_EXT_PA_PB0_ PB0,GPIO_AF6
#define _RF_TX_MOD_EXT_PA_PB0_ 1

#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define _RTC_REFIN_PB15_ 1

#define SAI1_CK1_PA3_ PA3,GPIO_AF3
#define SAI1_CK1_PB8_ PB8,GPIO_AF3
#define SAI1_CK1_PE2_ PE2,GPIO_AF3
#define _SAI1_CK1_PA3_ 1
#define _SAI1_CK1_PB8_ 1
#define _SAI1_CK1_PE2_ 1

#define SAI1_CK2_PA8_ PA8,GPIO_AF3
#define _SAI1_CK2_PA8_ 1

#define SAI1_D1_PA10_ PA10,GPIO_AF3
#define SAI1_D1_PC3_ PC3,GPIO_AF3
#define SAI1_D1_PD6_ PD6,GPIO_AF3
#define _SAI1_D1_PA10_ 1
#define _SAI1_D1_PC3_ 1
#define _SAI1_D1_PD6_ 1

#define SAI1_D2_PA9_ PA9,GPIO_AF3
#define SAI1_D2_PB9_ PB9,GPIO_AF3
#define _SAI1_D2_PA9_ 1
#define _SAI1_D2_PB9_ 1

#define SAI1_D3_PC5_ PC5,GPIO_AF3
#define _SAI1_D3_PC5_ 1

#define SAI1_EXTCLK_PA0_ PA0,GPIO_AF13
#define SAI1_EXTCLK_PB2_ PB2,GPIO_AF13
#define _SAI1_EXTCLK_PA0_ 1
#define _SAI1_EXTCLK_PB2_ 1

#define SAI1_FS_A_PA9_ PA9,GPIO_AF13
#define SAI1_FS_A_PB12_ PB12,GPIO_AF13
#define SAI1_FS_A_PB9_ PB9,GPIO_AF13
#define _SAI1_FS_A_PA9_ 1
#define _SAI1_FS_A_PB12_ 1
#define _SAI1_FS_A_PB9_ 1

#define SAI1_FS_B_PA14_ PA14,GPIO_AF13
#define SAI1_FS_B_PA4_ PA4,GPIO_AF13
#define SAI1_FS_B_PB6_ PB6,GPIO_AF13
#define _SAI1_FS_B_PA14_ 1
#define _SAI1_FS_B_PA4_ 1
#define _SAI1_FS_B_PB6_ 1

#define SAI1_MCLK_A_PA3_ PA3,GPIO_AF13
#define SAI1_MCLK_A_PB14_ PB14,GPIO_AF13
#define SAI1_MCLK_A_PB8_ PB8,GPIO_AF13
#define SAI1_MCLK_A_PE2_ PE2,GPIO_AF13
#define _SAI1_MCLK_A_PA3_ 1
#define _SAI1_MCLK_A_PB14_ 1
#define _SAI1_MCLK_A_PB8_ 1
#define _SAI1_MCLK_A_PE2_ 1

#define SAI1_MCLK_B_PB4_ PB4,GPIO_AF13
#define SAI1_MCLK_B_PD5_ PD5,GPIO_AF13
#define _SAI1_MCLK_B_PB4_ 1
#define _SAI1_MCLK_B_PD5_ 1

#define SAI1_SCK_A_PA8_ PA8,GPIO_AF13
#define SAI1_SCK_A_PB10_ PB10,GPIO_AF13
#define SAI1_SCK_A_PB13_ PB13,GPIO_AF13
#define _SAI1_SCK_A_PA8_ 1
#define _SAI1_SCK_A_PB10_ 1
#define _SAI1_SCK_A_PB13_ 1

#define SAI1_SCK_B_PB3_ PB3,GPIO_AF13
#define SAI1_SCK_B_PC9_ PC9,GPIO_AF13
#define _SAI1_SCK_B_PB3_ 1
#define _SAI1_SCK_B_PC9_ 1

#define SAI1_SD_A_PA10_ PA10,GPIO_AF13
#define SAI1_SD_A_PB15_ PB15,GPIO_AF13
#define SAI1_SD_A_PC3_ PC3,GPIO_AF13
#define SAI1_SD_A_PD6_ PD6,GPIO_AF13
#define _SAI1_SD_A_PA10_ 1
#define _SAI1_SD_A_PB15_ 1
#define _SAI1_SD_A_PC3_ 1
#define _SAI1_SD_A_PD6_ 1

#define SAI1_SD_B_PA13_ PA13,GPIO_AF13
#define SAI1_SD_B_PA5_ PA5,GPIO_AF13
#define SAI1_SD_B_PB5_ PB5,GPIO_AF13
#define _SAI1_SD_B_PA13_ 1
#define _SAI1_SD_B_PA5_ 1
#define _SAI1_SD_B_PB5_ 1

#define SPI1_MISO_PA11_ PA11,GPIO_AF5
#define SPI1_MISO_PA6_ PA6,GPIO_AF5
#define SPI1_MISO_PB4_ PB4,GPIO_AF5
#define _SPI1_MISO_PA11_ 1
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PB4_ 1

#define SPI1_MOSI_PA12_ PA12,GPIO_AF5
#define SPI1_MOSI_PA7_ PA7,GPIO_AF5
#define SPI1_MOSI_PB5_ PB5,GPIO_AF5
#define _SPI1_MOSI_PA12_ 1
#define _SPI1_MOSI_PA7_ 1
#define _SPI1_MOSI_PB5_ 1

#define SPI1_NSS_PA15_ PA15,GPIO_AF5
#define SPI1_NSS_PA4_ PA4,GPIO_AF5
#define SPI1_NSS_PB2_ PB2,GPIO_AF5
#define _SPI1_NSS_PA15_ 1
#define _SPI1_NSS_PA4_ 1
#define _SPI1_NSS_PB2_ 1

#define SPI1_SCK_PA1_ PA1,GPIO_AF5
#define SPI1_SCK_PA5_ PA5,GPIO_AF5
#define SPI1_SCK_PB3_ PB3,GPIO_AF5
#define _SPI1_SCK_PA1_ 1
#define _SPI1_SCK_PA5_ 1
#define _SPI1_SCK_PB3_ 1

#define SPI2_MISO_PB14_ PB14,GPIO_AF5
#define SPI2_MISO_PC2_ PC2,GPIO_AF5
#define SPI2_MISO_PD3_ PD3,GPIO_AF5
#define _SPI2_MISO_PB14_ 1
#define _SPI2_MISO_PC2_ 1
#define _SPI2_MISO_PD3_ 1

#define SPI2_MOSI_PB15_ PB15,GPIO_AF5
#define SPI2_MOSI_PC1_ PC1,GPIO_AF3
#define SPI2_MOSI_PC3_ PC3,GPIO_AF5
#define SPI2_MOSI_PD4_ PD4,GPIO_AF5
#define _SPI2_MOSI_PB15_ 1
#define _SPI2_MOSI_PC1_ 1
#define _SPI2_MOSI_PC3_ 1
#define _SPI2_MOSI_PD4_ 1

#define SPI2_NSS_PB12_ PB12,GPIO_AF5
#define SPI2_NSS_PB9_ PB9,GPIO_AF5
#define SPI2_NSS_PD0_ PD0,GPIO_AF5
#define _SPI2_NSS_PB12_ 1
#define _SPI2_NSS_PB9_ 1
#define _SPI2_NSS_PD0_ 1

#define SPI2_SCK_PA9_ PA9,GPIO_AF5
#define SPI2_SCK_PB10_ PB10,GPIO_AF5
#define SPI2_SCK_PB13_ PB13,GPIO_AF5
#define SPI2_SCK_PD1_ PD1,GPIO_AF5
#define SPI2_SCK_PD3_ PD3,GPIO_AF3
#define _SPI2_SCK_PA9_ 1
#define _SPI2_SCK_PB10_ 1
#define _SPI2_SCK_PB13_ 1
#define _SPI2_SCK_PD1_ 1
#define _SPI2_SCK_PD3_ 1

#define SYS_JTCK_SWCLK_PA14_ PA14,GPIO_AF0
#define _SYS_JTCK_SWCLK_PA14_ 1

#define SYS_JTDI_PA15_ PA15,GPIO_AF0
#define _SYS_JTDI_PA15_ 1

#define SYS_JTDO_SWO_PB3_ PB3,GPIO_AF0
#define _SYS_JTDO_SWO_PB3_ 1

#define SYS_JTMS_SWDIO_PA13_ PA13,GPIO_AF0
#define _SYS_JTMS_SWDIO_PA13_ 1

#define SYS_JTRST_PB4_ PB4,GPIO_AF0
#define _SYS_JTRST_PB4_ 1

#define SYS_TRACECLK_PE2_ PE2,GPIO_AF0
#define _SYS_TRACECLK_PE2_ 1

#define SYS_TRACED0_PD9_ PD9,GPIO_AF0
#define _SYS_TRACED0_PD9_ 1

#define SYS_TRACED1_PC10_ PC10,GPIO_AF0
#define _SYS_TRACED1_PC10_ 1

#define SYS_TRACED2_PD2_ PD2,GPIO_AF0
#define _SYS_TRACED2_PD2_ 1

#define SYS_TRACED3_PC12_ PC12,GPIO_AF0
#define _SYS_TRACED3_PC12_ 1

#define TIM16_BKIN_PB5_ PB5,GPIO_AF14
#define _TIM16_BKIN_PB5_ 1

#define TIM16_CH1_PA6_ PA6,GPIO_AF14
#define TIM16_CH1_PB8_ PB8,GPIO_AF14
#define TIM16_CH1_PE0_ PE0,GPIO_AF14
#define _TIM16_CH1_PA6_ 1
#define _TIM16_CH1_PB8_ 1
#define _TIM16_CH1_PE0_ 1

#define TIM16_CH1N_PB6_ PB6,GPIO_AF14
#define _TIM16_CH1N_PB6_ 1

#define TIM17_BKIN_PA10_ PA10,GPIO_AF14
#define TIM17_BKIN_PB4_ PB4,GPIO_AF14
#define _TIM17_BKIN_PA10_ 1
#define _TIM17_BKIN_PB4_ 1

#define TIM17_CH1_PA7_ PA7,GPIO_AF14
#define TIM17_CH1_PB9_ PB9,GPIO_AF14
#define TIM17_CH1_PE1_ PE1,GPIO_AF14
#define _TIM17_CH1_PA7_ 1
#define _TIM17_CH1_PB9_ 1
#define _TIM17_CH1_PE1_ 1

#define TIM17_CH1N_PB7_ PB7,GPIO_AF14
#define _TIM17_CH1N_PB7_ 1

#define TIM1_BKIN_PA6_ PA6,GPIO_AF12
#define TIM1_BKIN_PB12_ PB12,GPIO_AF3
#define TIM1_BKIN_PB7_ PB7,GPIO_AF3
#define TIM1_BKIN_PC9_ PC9,GPIO_AF3
#define _TIM1_BKIN_PA6_ 1
#define _TIM1_BKIN_PB12_ 1
#define _TIM1_BKIN_PB7_ 1
#define _TIM1_BKIN_PC9_ 1

#define TIM1_BKIN2_PA11_ PA11,GPIO_AF12
#define TIM1_BKIN2_PD8_ PD8,GPIO_AF2
#define _TIM1_BKIN2_PA11_ 1
#define _TIM1_BKIN2_PD8_ 1

#define TIM1_CH1_PA8_ PA8,GPIO_AF1
#define TIM1_CH1_PD14_ PD14,GPIO_AF1
#define _TIM1_CH1_PA8_ 1
#define _TIM1_CH1_PD14_ 1

#define TIM1_CH1N_PA7_ PA7,GPIO_AF1
#define TIM1_CH1N_PB13_ PB13,GPIO_AF1
#define _TIM1_CH1N_PA7_ 1
#define _TIM1_CH1N_PB13_ 1

#define TIM1_CH2_PA9_ PA9,GPIO_AF1
#define TIM1_CH2_PD15_ PD15,GPIO_AF1
#define _TIM1_CH2_PA9_ 1
#define _TIM1_CH2_PD15_ 1

#define TIM1_CH2N_PB14_ PB14,GPIO_AF1
#define TIM1_CH2N_PB8_ PB8,GPIO_AF1
#define _TIM1_CH2N_PB14_ 1
#define _TIM1_CH2N_PB8_ 1

#define TIM1_CH3_PA10_ PA10,GPIO_AF1
#define _TIM1_CH3_PA10_ 1

#define TIM1_CH3N_PB15_ PB15,GPIO_AF1
#define TIM1_CH3N_PB9_ PB9,GPIO_AF1
#define _TIM1_CH3N_PB15_ 1
#define _TIM1_CH3N_PB9_ 1

#define TIM1_CH4_PA11_ PA11,GPIO_AF1
#define _TIM1_CH4_PA11_ 1

#define TIM1_ETR_PA12_ PA12,GPIO_AF1
#define TIM1_ETR_PE0_ PE0,GPIO_AF1
#define _TIM1_ETR_PA12_ 1
#define _TIM1_ETR_PE0_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF1
#define TIM2_CH1_PA15_ PA15,GPIO_AF1
#define TIM2_CH1_PA5_ PA5,GPIO_AF1
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF1
#define TIM2_CH2_PB3_ PB3,GPIO_AF1
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF1
#define TIM2_CH3_PB10_ PB10,GPIO_AF1
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA3_ PA3,GPIO_AF1
#define TIM2_CH4_PB11_ PB11,GPIO_AF1
#define _TIM2_CH4_PA3_ 1
#define _TIM2_CH4_PB11_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF14
#define TIM2_ETR_PA15_ PA15,GPIO_AF2
#define TIM2_ETR_PA5_ PA5,GPIO_AF2
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1

#define TRIG_INOUT_PD10_ PD10,GPIO_AF0
#define _TRIG_INOUT_PD10_ 1

#define TSC_G1_IO1_PB12_ PB12,GPIO_AF9
#define _TSC_G1_IO1_PB12_ 1

#define TSC_G1_IO2_PB13_ PB13,GPIO_AF9
#define _TSC_G1_IO2_PB13_ 1

#define TSC_G1_IO3_PB14_ PB14,GPIO_AF9
#define _TSC_G1_IO3_PB14_ 1

#define TSC_G1_IO4_PB15_ PB15,GPIO_AF9
#define _TSC_G1_IO4_PB15_ 1

#define TSC_G2_IO1_PB4_ PB4,GPIO_AF9
#define _TSC_G2_IO1_PB4_ 1

#define TSC_G2_IO2_PB5_ PB5,GPIO_AF9
#define _TSC_G2_IO2_PB5_ 1

#define TSC_G2_IO3_PB6_ PB6,GPIO_AF9
#define _TSC_G2_IO3_PB6_ 1

#define TSC_G2_IO4_PB7_ PB7,GPIO_AF9
#define _TSC_G2_IO4_PB7_ 1

#define TSC_G3_IO1_PA15_ PA15,GPIO_AF9
#define _TSC_G3_IO1_PA15_ 1

#define TSC_G3_IO2_PC10_ PC10,GPIO_AF9
#define _TSC_G3_IO2_PC10_ 1

#define TSC_G3_IO3_PC11_ PC11,GPIO_AF9
#define _TSC_G3_IO3_PC11_ 1

#define TSC_G3_IO4_PC12_ PC12,GPIO_AF9
#define _TSC_G3_IO4_PC12_ 1

#define TSC_G4_IO1_PC6_ PC6,GPIO_AF9
#define _TSC_G4_IO1_PC6_ 1

#define TSC_G4_IO2_PC7_ PC7,GPIO_AF9
#define _TSC_G4_IO2_PC7_ 1

#define TSC_G4_IO3_PC8_ PC8,GPIO_AF9
#define _TSC_G4_IO3_PC8_ 1

#define TSC_G4_IO4_PC9_ PC9,GPIO_AF9
#define _TSC_G4_IO4_PC9_ 1

#define TSC_G5_IO1_PD4_ PD4,GPIO_AF9
#define _TSC_G5_IO1_PD4_ 1

#define TSC_G5_IO2_PD5_ PD5,GPIO_AF9
#define _TSC_G5_IO2_PD5_ 1

#define TSC_G5_IO3_PD6_ PD6,GPIO_AF9
#define _TSC_G5_IO3_PD6_ 1

#define TSC_G5_IO4_PD7_ PD7,GPIO_AF9
#define _TSC_G5_IO4_PD7_ 1

#define TSC_G6_IO1_PD10_ PD10,GPIO_AF9
#define _TSC_G6_IO1_PD10_ 1

#define TSC_G6_IO2_PD11_ PD11,GPIO_AF9
#define _TSC_G6_IO2_PD11_ 1

#define TSC_G6_IO3_PD12_ PD12,GPIO_AF9
#define _TSC_G6_IO3_PD12_ 1

#define TSC_G6_IO4_PD13_ PD13,GPIO_AF9
#define _TSC_G6_IO4_PD13_ 1

#define TSC_G7_IO1_PE2_ PE2,GPIO_AF9
#define _TSC_G7_IO1_PE2_ 1

#define TSC_G7_IO2_PE1_ PE1,GPIO_AF9
#define _TSC_G7_IO2_PE1_ 1

#define TSC_G7_IO3_PE0_ PE0,GPIO_AF9
#define _TSC_G7_IO3_PE0_ 1

#define TSC_G7_IO4_PB9_ PB9,GPIO_AF9
#define _TSC_G7_IO4_PB9_ 1

#define TSC_SYNC_PB10_ PB10,GPIO_AF9
#define TSC_SYNC_PD2_ PD2,GPIO_AF9
#define _TSC_SYNC_PB10_ 1
#define _TSC_SYNC_PD2_ 1

#define UART1_CK_PA8_ PA8,GPIO_AF7
#define UART1_CK_PB5_ PB5,GPIO_AF7
#define _UART1_CK_PA8_ 1
#define _UART1_CK_PB5_ 1

#define UART1_CTS_PA11_ PA11,GPIO_AF7
#define UART1_CTS_PB4_ PB4,GPIO_AF7
#define _UART1_CTS_PA11_ 1
#define _UART1_CTS_PB4_ 1

#define UART1_DE_PA12_ PA12,GPIO_AF7
#define UART1_DE_PB3_ PB3,GPIO_AF7
#define _UART1_DE_PA12_ 1
#define _UART1_DE_PB3_ 1

#define UART1_NSS_PA11_ PA11,GPIO_AF7
#define UART1_NSS_PB4_ PB4,GPIO_AF7
#define _UART1_NSS_PA11_ 1
#define _UART1_NSS_PB4_ 1

#define UART1_RTS_PA12_ PA12,GPIO_AF7
#define UART1_RTS_PB3_ PB3,GPIO_AF7
#define _UART1_RTS_PA12_ 1
#define _UART1_RTS_PB3_ 1

#define UART1_RX_PA10_ PA10,GPIO_AF7
#define UART1_RX_PB7_ PB7,GPIO_AF7
#define _UART1_RX_PA10_ 1
#define _UART1_RX_PB7_ 1

#define UART1_TX_PA9_ PA9,GPIO_AF7
#define UART1_TX_PB6_ PB6,GPIO_AF7
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB6_ 1

#define UART2_CTS_PA6_ PA6,GPIO_AF8
#define UART2_CTS_PB13_ PB13,GPIO_AF8
#define _UART2_CTS_PA6_ 1
#define _UART2_CTS_PB13_ 1

#define UART2_DE_PB1_ PB1,GPIO_AF8
#define UART2_DE_PB12_ PB12,GPIO_AF8
#define _UART2_DE_PB1_ 1
#define _UART2_DE_PB12_ 1

#define UART2_RTS_PB1_ PB1,GPIO_AF8
#define UART2_RTS_PB12_ PB12,GPIO_AF8
#define _UART2_RTS_PB1_ 1
#define _UART2_RTS_PB12_ 1

#define UART2_RX_PA12_ PA12,GPIO_AF8
#define UART2_RX_PA3_ PA3,GPIO_AF8
#define UART2_RX_PB10_ PB10,GPIO_AF8
#define UART2_RX_PC0_ PC0,GPIO_AF8
#define _UART2_RX_PA12_ 1
#define _UART2_RX_PA3_ 1
#define _UART2_RX_PB10_ 1
#define _UART2_RX_PC0_ 1

#define UART2_TX_PA2_ PA2,GPIO_AF8
#define UART2_TX_PB11_ PB11,GPIO_AF8
#define UART2_TX_PB5_ PB5,GPIO_AF8
#define UART2_TX_PC1_ PC1,GPIO_AF8
#define _UART2_TX_PA2_ 1
#define _UART2_TX_PB11_ 1
#define _UART2_TX_PB5_ 1
#define _UART2_TX_PC1_ 1

#define USART1_CK_PA8_ PA8,GPIO_AF7
#define USART1_CK_PB5_ PB5,GPIO_AF7
#define _USART1_CK_PA8_ 1
#define _USART1_CK_PB5_ 1

#define USART1_CTS_PA11_ PA11,GPIO_AF7
#define USART1_CTS_PB4_ PB4,GPIO_AF7
#define _USART1_CTS_PA11_ 1
#define _USART1_CTS_PB4_ 1

#define USART1_DE_PA12_ PA12,GPIO_AF7
#define USART1_DE_PB3_ PB3,GPIO_AF7
#define _USART1_DE_PA12_ 1
#define _USART1_DE_PB3_ 1

#define USART1_NSS_PA11_ PA11,GPIO_AF7
#define USART1_NSS_PB4_ PB4,GPIO_AF7
#define _USART1_NSS_PA11_ 1
#define _USART1_NSS_PB4_ 1

#define USART1_RTS_PA12_ PA12,GPIO_AF7
#define USART1_RTS_PB3_ PB3,GPIO_AF7
#define _USART1_RTS_PA12_ 1
#define _USART1_RTS_PB3_ 1

#define USART1_RX_PA10_ PA10,GPIO_AF7
#define USART1_RX_PB7_ PB7,GPIO_AF7
#define _USART1_RX_PA10_ 1
#define _USART1_RX_PB7_ 1

#define USART1_TX_PA9_ PA9,GPIO_AF7
#define USART1_TX_PB6_ PB6,GPIO_AF7
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB6_ 1

#define USB_DM_PA11_ PA11,GPIO_AF10
#define _USB_DM_PA11_ 1

#define USB_DP_PA12_ PA12,GPIO_AF10
#define _USB_DP_PA12_ 1

#define USB_NOE_PA13_ PA13,GPIO_AF10
#define USB_NOE_PC9_ PC9,GPIO_AF10
#define _USB_NOE_PA13_ 1
#define _USB_NOE_PC9_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */