INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/baud_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
