<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Memory Interleaving</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part114.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part116.htm">Далее &gt;</a></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark113" name="bookmark933">Memory Interleaving</a><a name="bookmark992">&zwnj;</a></p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">In this method, the system&#39;s main memory has <i>n </i>equal size modules, and the CPU has separate MAR and MBR registers for each memory module. In addition, the CPU has <i>n </i>instruction registers and a memory access system. When a program is loaded into main memory, its successive instructions are stored in successive memory modules. For example, if <i>n = 4 </i>and the four memory modules are M<span class="s27">1</span>, M<span class="s27">2</span>, M<span class="s27">3 </span>and M<span class="s27">4</span>, the 1<span class="s22">st </span>instruction is stored in M<span class="s27">1</span>, 2<span class="s22">nd </span>in M<span class="s27">2</span>, 3<span class="s22">rd </span>in M<span class="s27">3</span>, 4<span class="s22">th </span>in M<span class="s27">4</span>, 5<span class="s22">th </span>in M<span class="s27">1</span>, 6<span class="s22">th </span>in M<span class="s27">2</span>, and so on. Now during program execution, when the CPU issues a memory fetch command, the memory access system creates<i>n </i>consecutive memory addresses and places them in the<i>n </i>MARs in the right order. A memory read command reads all the <i>n </i>memory modules simultaneously, retrieves the <i>n </i>consecutive instructions, and loads them into the <i>n </i>instruction registers. Thus, each fetch for a new instruction results in loading of <i>n </i>consecutive instructions in the <i>n </i>instruction registers of the CPU. Since the system normally executes instructions of a program in sequence, availability of <i>n </i>successive instructions in the CPU avoids memory access after each instruction execution, and total execution time speeds up. Obviously, the fetched successive instructions are not useful when the system encounters a</p><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a name="bookmark993">branch instruction during program execution. This is because the system will load the new set of </a><i>n </i>successive instructions, starting from the location of the instruction to which the control branches, into the <i>n </i>instruction registers, overwriting the previously stored instructions that it loaded earlier but some of which were not executed. However, the method is quite effective in minimizing memory-processor speed mismatch because branch instructions do not occur frequently in a program.</p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><span class="s46">Figure 4.8</span> illustrates memory interleaving architecture with a 4-way ( <i>n = 4</i>) interleaved memory system.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 60pt;text-indent: 0pt;text-align: left;"><span><img width="480" height="305" alt="image" src="Image_316.jpg"/></span></p><p class="s20" style="padding-top: 9pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark994">Figure 4.8. </a><span class="s21">Illustrating a 4-way interleaved memory system.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part114.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part116.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
