Source Block: oh/elink/hdl/eclocks.v@104:114@HdlIdDef
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   
   
   //###########################
   // RESET STATE MACHINE
   //###########################

Diff Content:
+ 109    wire       lclk_locked;   
+ 109    wire       cclk_locked;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclocks.v@102:112
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   
   
   //###########################

Clone Blocks 2:
oh/elink/hdl/eclocks.v@103:113
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   
   
   //###########################
   // RESET STATE MACHINE

