Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Transmitter_subsystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Transmitter_subsystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Transmitter_subsystem"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Transmitter_subsystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Transmitter.v" into library work
Parsing module <Transmitter>.
Analyzing Verilog file "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\FIFO.v" into library work
Parsing module <FIFO>.
Analyzing Verilog file "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Transmitter_subsystem.v" into library work
Parsing module <Transmitter_subsystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Transmitter_subsystem>.

Elaborating module <FIFO>.

Elaborating module <Controller>.

Elaborating module <Transmitter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Transmitter_subsystem>.
    Related source file is "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Transmitter_subsystem.v".
    Summary:
	no macro.
Unit <Transmitter_subsystem> synthesized.

Synthesizing Unit <FIFO>.
    Related source file is "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\FIFO.v".
        w = 8
        s = 4
WARNING:Xst:3015 - Contents of array <mem> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 16x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 4-bit register for signal <wpt>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 4-bit adder for signal <rpt[3]_GND_2_o_add_2_OUT> created at line 46.
    Found 5-bit adder for signal <_n0070> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <rpt<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rpt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rpt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rpt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <rpt[3]_wpt[3]_equal_1_o> created at line 41
    Found 5-bit comparator not equal for signal <GND_2_o_GND_2_o_equal_7_o> created at line 52
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <FIFO> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Controller.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <Transmitter>.
    Related source file is "D:\cd\thiet ke he thong va vi mach\PONG CHU\UART\UART_TRANSMITTING_SUBSYSTEM\Transmitter.v".
        dbit = 8
        stop = 1
    Found 9-bit register for signal <c>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <fsh>.
    Found 8-bit register for signal <d>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Transmitter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 4
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 14
 1-bit latch                                           : 14
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <c_0> (without init value) has a constant value of 0 in block <B3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <wr>            | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wpt>           |          |
    |     diA            | connected to signal <wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rpt>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <c_0> (without init value) has a constant value of 0 in block <Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    B2/c in unit <Transmitter_subsystem>
    full in unit <FIFO>
    empty in unit <FIFO>


Optimizing unit <Transmitter_subsystem> ...

Optimizing unit <FIFO> ...

Optimizing unit <Transmitter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Transmitter_subsystem, actual ratio is 0.
Latch B2/rd has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <Transmitter_subsystem> :
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <B3/c_8> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <Transmitter_subsystem> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Transmitter_subsystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 43
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 15
#      LUT4                        : 4
#      LUT5                        : 4
#      LUT6                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 43
#      FDCE                        : 5
#      FDE                         : 8
#      FDPE                        : 2
#      FDR                         : 2
#      FDSE                        : 8
#      LD                          : 1
#      LD_1                        : 3
#      LDC                         : 2
#      LDCE_1                      : 4
#      LDE_1                       : 8
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 10
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  126800     0%  
 Number of Slice LUTs:                   49  out of  63400     0%  
    Number used as Logic:                41  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     62
   Number with an unused Flip Flop:      21  out of     62    33%  
   Number with an unused LUT:            13  out of     62    20%  
   Number of fully used LUT-FF pairs:    28  out of     62    45%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    210     8%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
B1/empty(B1/empty1:O)                        | NONE(*)(B2/rd)         | 7     |
wr                                           | IBUF+BUFG              | 10    |
rs                                           | IBUF+BUFG              | 8     |
clk                                          | BUFGP                  | 18    |
B2/c_G(B2/c_G:O)                             | NONE(*)(B2/c)          | 1     |
B1/rd_full_AND_23_o(B1/rd_full_AND_23_o1:O)  | NONE(*)(B1/full_LDC)   | 1     |
B1/rd_empty_AND_21_o(B1/rd_empty_AND_21_o1:O)| NONE(*)(B1/empty_LDC)  | 1     |
---------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.022ns (Maximum Frequency: 494.535MHz)
   Minimum input arrival time before clock: 1.950ns
   Maximum output required time after clock: 1.443ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr'
  Clock period: 2.022ns (frequency: 494.535MHz)
  Total number of paths / destination ports: 65 / 31
-------------------------------------------------------------------------
Delay:               2.022ns (Levels of Logic = 2)
  Source:            B1/wpt_3 (FF)
  Destination:       B1/empty_P (FF)
  Source Clock:      wr rising
  Destination Clock: wr rising

  Data Path: B1/wpt_3 to B1/empty_P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.539  B1/wpt_3 (B1/wpt_3)
     LUT6:I3->O            1   0.097   0.295  B1/rd_empty_AND_21_o1_SW0 (N12)
     LUT6:I5->O            2   0.097   0.283  B1/rd_empty_AND_21_o1 (B1/rd_empty_AND_21_o)
     FDPE:PRE                  0.349          B1/empty_P
    ----------------------------------------
    Total                      2.022ns (0.904ns logic, 1.118ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'B1/empty'
  Clock period: 1.197ns (frequency: 835.422MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               1.197ns (Levels of Logic = 1)
  Source:            B1/rpt_0 (LATCH)
  Destination:       B1/rpt_0 (LATCH)
  Source Clock:      B1/empty rising
  Destination Clock: B1/empty rising

  Data Path: B1/rpt_0 to B1/rpt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q          12   0.475   0.330  B1/rpt_0 (B1/rpt_0)
     INV:I->O              1   0.113   0.279  B1/Madd_rpt[3]_GND_2_o_add_2_OUT_xor<0>11_INV_0 (B1/rpt[3]_GND_2_o_add_2_OUT<0>)
     LDCE_1:D                 -0.028          B1/rpt_0
    ----------------------------------------
    Total                      1.197ns (0.588ns logic, 0.609ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.390ns (frequency: 719.528MHz)
  Total number of paths / destination ports: 36 / 32
-------------------------------------------------------------------------
Delay:               1.390ns (Levels of Logic = 1)
  Source:            B3/c_8 (FF)
  Destination:       B3/c_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: B3/c_8 to B3/c_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.361   0.525  B3/c_8 (B3/c_8)
     LUT3:I0->O            8   0.097   0.311  B3/_n0052_inv1 (B3/_n0052_inv)
     FDSE:CE                   0.095          B3/c_1
    ----------------------------------------
    Total                      1.390ns (0.553ns logic, 0.837ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'B1/rd_full_AND_23_o'
  Clock period: 1.520ns (frequency: 657.938MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.520ns (Levels of Logic = 1)
  Source:            B1/full_LDC (LATCH)
  Destination:       B1/full_LDC (LATCH)
  Source Clock:      B1/rd_full_AND_23_o falling
  Destination Clock: B1/rd_full_AND_23_o falling

  Data Path: B1/full_LDC to B1/full_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.318  B1/full_LDC (B1/full_LDC)
     LUT6:I5->O            2   0.097   0.283  B1/rd_full_AND_24_o1 (B1/rd_full_AND_24_o)
     LDC:CLR                   0.349          B1/full_LDC
    ----------------------------------------
    Total                      1.520ns (0.918ns logic, 0.602ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'B1/rd_empty_AND_21_o'
  Clock period: 1.539ns (frequency: 649.857MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.539ns (Levels of Logic = 1)
  Source:            B1/empty_LDC (LATCH)
  Destination:       B1/empty_LDC (LATCH)
  Source Clock:      B1/rd_empty_AND_21_o falling
  Destination Clock: B1/rd_empty_AND_21_o falling

  Data Path: B1/empty_LDC to B1/empty_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             11   0.472   0.342  B1/empty_LDC (B1/empty_LDC)
     LUT6:I5->O            1   0.097   0.279  B1/rd_empty_AND_22_o1 (B1/rd_empty_AND_22_o)
     LDC:CLR                   0.349          B1/empty_LDC
    ----------------------------------------
    Total                      1.539ns (0.918ns logic, 0.621ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr'
  Total number of paths / destination ports: 29 / 25
-------------------------------------------------------------------------
Offset:              1.950ns (Levels of Logic = 3)
  Source:            rs (PAD)
  Destination:       B1/full_P (FF)
  Destination Clock: wr rising

  Data Path: rs to B1/full_P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.435  rs_IBUF (rs_IBUF)
     LUT2:I0->O            2   0.097   0.688  B1/Mmux_empty_PWR_2_o_MUX_21_o1_SW1 (N6)
     LUT6:I1->O            2   0.097   0.283  B1/rd_full_AND_23_o1 (B1/rd_full_AND_23_o)
     FDPE:PRE                  0.349          B1/full_P
    ----------------------------------------
    Total                      1.950ns (0.544ns logic, 1.406ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'B1/empty'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.685ns (Levels of Logic = 1)
  Source:            rs (PAD)
  Destination:       B1/rpt_0 (LATCH)
  Destination Clock: B1/empty rising

  Data Path: rs to B1/rpt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.335  rs_IBUF (rs_IBUF)
     LDCE_1:CLR                0.349          B1/rpt_3
    ----------------------------------------
    Total                      0.685ns (0.350ns logic, 0.335ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'B1/rd_full_AND_23_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.872ns (Levels of Logic = 3)
  Source:            rs (PAD)
  Destination:       B1/full_LDC (LATCH)
  Destination Clock: B1/rd_full_AND_23_o falling

  Data Path: rs to B1/full_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.351  rs_IBUF (rs_IBUF)
     LUT3:I2->O            1   0.097   0.693  B1/empty1_SW1 (N15)
     LUT6:I0->O            2   0.097   0.283  B1/rd_full_AND_24_o1 (B1/rd_full_AND_24_o)
     LDC:CLR                   0.349          B1/full_LDC
    ----------------------------------------
    Total                      1.872ns (0.544ns logic, 1.328ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'B1/rd_empty_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.774ns (Levels of Logic = 3)
  Source:            rs (PAD)
  Destination:       B1/empty_LDC (LATCH)
  Destination Clock: B1/rd_empty_AND_21_o falling

  Data Path: rs to B1/empty_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.435  rs_IBUF (rs_IBUF)
     LUT2:I0->O            2   0.097   0.515  B1/Mmux_empty_PWR_2_o_MUX_21_o1_SW1 (N6)
     LUT6:I3->O            1   0.097   0.279  B1/rd_empty_AND_22_o1 (B1/rd_empty_AND_22_o)
     LDC:CLR                   0.349          B1/empty_LDC
    ----------------------------------------
    Total                      1.774ns (0.544ns logic, 1.230ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.650ns (Levels of Logic = 1)
  Source:            B3/tx (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: B3/tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.289  B3/tx (B3/tx)
     OBUF:I->O                 0.000          tx_OBUF (tx)
    ----------------------------------------
    Total                      0.650ns (0.361ns logic, 0.289ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'B1/rd_full_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.387ns (Levels of Logic = 2)
  Source:            B1/full_LDC (LATCH)
  Destination:       full (PAD)
  Source Clock:      B1/rd_full_AND_23_o falling

  Data Path: B1/full_LDC to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.534  B1/full_LDC (B1/full_LDC)
     LUT3:I0->O            2   0.097   0.283  B1/full1 (B1/full)
     OBUF:I->O                 0.000          full_OBUF (full)
    ----------------------------------------
    Total                      1.387ns (0.569ns logic, 0.818ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.144ns (Levels of Logic = 2)
  Source:            B1/full_C (FF)
  Destination:       full (PAD)
  Source Clock:      wr rising

  Data Path: B1/full_C to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.402  B1/full_C (B1/full_C)
     LUT3:I1->O            2   0.097   0.283  B1/full1 (B1/full)
     OBUF:I->O                 0.000          full_OBUF (full)
    ----------------------------------------
    Total                      1.144ns (0.458ns logic, 0.686ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'B1/rd_empty_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.443ns (Levels of Logic = 2)
  Source:            B1/empty_LDC (LATCH)
  Destination:       EMPTY (PAD)
  Source Clock:      B1/rd_empty_AND_21_o falling

  Data Path: B1/empty_LDC to EMPTY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             11   0.472   0.558  B1/empty_LDC (B1/empty_LDC)
     LUT3:I0->O            9   0.097   0.316  B1/empty1 (B1/empty)
     OBUF:I->O                 0.000          EMPTY_OBUF (EMPTY)
    ----------------------------------------
    Total                      1.443ns (0.569ns logic, 0.874ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'B1/empty'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            B2/rd_1 (LATCH)
  Destination:       str (PAD)
  Source Clock:      B1/empty rising

  Data Path: B2/rd_1 to str
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.475   0.279  B2/rd_1 (B2/rd_1)
     OBUF:I->O                 0.000          str_OBUF (str)
    ----------------------------------------
    Total                      0.754ns (0.475ns logic, 0.279ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock B1/empty
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B1/empty       |    1.197|         |         |         |
B2/c_G         |         |    0.868|         |         |
clk            |    0.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock B1/rd_empty_AND_21_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/empty            |         |         |    2.715|         |
B1/rd_empty_AND_21_o|         |         |    1.539|         |
wr                  |         |         |    2.602|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock B1/rd_full_AND_23_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/empty            |         |         |    2.462|         |
B1/rd_empty_AND_21_o|         |         |    2.549|         |
B1/rd_full_AND_23_o |         |         |    1.520|         |
wr                  |         |         |    1.670|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock B2/c_G
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/rd_empty_AND_21_o|         |         |    1.127|         |
wr                  |         |         |    0.799|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/empty            |    1.877|         |         |         |
B1/rd_empty_AND_21_o|         |    1.701|         |         |
clk                 |    1.390|         |         |         |
rs                  |    0.875|         |         |         |
wr                  |    1.506|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rs
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/empty            |    1.623|         |         |         |
B1/rd_empty_AND_21_o|         |    1.447|         |         |
wr                  |    1.648|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
B1/empty            |    2.462|         |         |         |
B1/rd_empty_AND_21_o|         |    2.549|         |         |
B1/rd_full_AND_23_o |         |    1.918|         |         |
wr                  |    2.022|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.14 secs
 
--> 

Total memory usage is 4617920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

