10:57:06 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 10:57:43 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":225:7:225:20|Synthesizing work.program_memory.behavioral.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":374:9:374:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":375:3:375:5|Referenced variable ena is not in sensitivity list.
Post processing for work.program_memory.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Found RAM ram_s, depth=128, width=18
Post processing for work.top.behavioral
@W: CL246 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":231:4:231:8|Input port bits 11 to 7 of addra(11 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:57:44 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:57:45 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:57:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:57:46 2019

###########################################################]
# Thu May 16 10:57:46 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 113MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 113MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 113MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     59.6 MHz      16.766        inferred     Autoconstr_clkgroup_0     154  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":375:0:375:1|Found inferred clock top|CLK_3P3_MHZ which controls 154 sequential elements including test_program.douta[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 10:57:47 2019

###########################################################]
# Thu May 16 10:57:48 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|RAM test_program.ram_s[17:0] (in view: work.top(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Found startup values on RAM instance test_program.ram_s[17:0] (in view: work.top(behavioral)).
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_00 = 256'h15671520154D156F15641565152915009600D6046078D500151916419501B600.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_01 = 256'h154B154315501553154D15361520152115211521152015281544156515621575.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_02 = 256'hD573604C2042150D150A15571565156C1563156F156D156515201574156F1520.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_03 = 256'h00990094190000C50094190800C50094191000C5009400FD0082204CD5532042.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_04 = 256'hF05CF05D15FC160F00EDD701603B048E010800FD203A00A0048E01081B001A53.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_05 = 256'hF04BF04CF04DF04EF050F051F052F053F054F055F056F057F058F059F05AF05B.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_06 = 256'hF039F02EF03AF03BF03CF040F041F042F043F044F045F046F047F048F049F04A.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_0.INIT_07 = 256'h2004200420042004008B16001500180000E316001508180800E31000F022F02D.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_00 = 256'h0002000200020002000200020002000200000000000300020000000000010001.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_01 = 256'h0002000200020002000200020002000200020002000200020002000200020002.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_02 = 256'h0001000300020002000200020002000200020002000200020002000200020002.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_03 = 256'h0002000200000002000200000002000200000002000200020002000300010003.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_04 = 256'h0002000200000000000200000003000200020002000200020002000200000000.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_05 = 256'h0002000200020002000200020002000200020002000200020002000200020002.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_06 = 256'h0002000200020002000200020002000200020002000200020002000200020002.
@N: FX276 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Initial value ram_s_0_1.INIT_07 = 256'h0002000200020002000200000000000000020000000000000002000000020002.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":239:7:239:11|Found startup values on RAM instance test_program.ram_s[17:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 189MB peak: 190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -7.01ns		 806 /       322
   2		0h:00m:04s		    -5.61ns		 654 /       322
   3		0h:00m:04s		    -4.21ns		 653 /       322
   4		0h:00m:04s		    -4.21ns		 653 /       322

   5		0h:00m:07s		    -4.21ns		 697 /       322
   6		0h:00m:07s		    -2.81ns		 698 /       322
   7		0h:00m:08s		    -2.81ns		 700 /       322


   8		0h:00m:08s		    -2.81ns		 702 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 218MB peak: 220MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 219MB peak: 220MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 332 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               332        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 187MB peak: 220MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 214MB peak: 220MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 215MB peak: 220MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 214MB peak: 220MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 21.41ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 10:57:59 2019
#


Top view:               top
Requested Frequency:    46.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.778

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     46.7 MHz      39.7 MHz      21.409        25.187        -3.778     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  21.409      -3.778  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                             Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                Time        Slack 
                                                                                                            Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     instruction[4]     0.920       -3.778
test_program.ram_s_ram_s_0_0                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[5]     instruction[5]     0.920       -3.706
test_program.ram_s_ram_s_0_0                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     instruction[8]     0.920       -3.654
test_program.ram_s_ram_s_0_0                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     instruction[9]     0.920       -3.582
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0_[4]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram0_4             0.796       -2.891
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[4]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram16_4            0.796       -2.860
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0_[3]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram0_3             0.796       -2.828
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram1_[4]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram1_4             0.796       -2.798
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[4]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram4_4             0.796       -2.798
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram4_3             0.796       -2.787
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     21.254       -3.778
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_1194_i                  21.254       -3.716
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_1193_i                  21.254       -3.644
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_1195_i                  21.254       -3.612
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_1196_i                  21.254       -3.602
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_1192_i                  21.254       -1.746
processor_zipi8.program_counter_i.pc[8]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[8]                  21.254       -1.601
processor_zipi8.program_counter_i.pc[9]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[9]                  21.254       -1.601
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_1184_i                  21.254       -1.601
processor_zipi8.program_counter_i.pc_esr[11]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_1185_i                  21.254       -1.601
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.409
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.254

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.778

    Number of logic level(s):                11
    Starting point:                          test_program.ram_s_ram_s_0_0 / RDATA[4]
    Ending point:                            processor_zipi8.flags_i.arith_carry / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                         Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                          SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
instruction[4]                                                                                                        Net              -            -       2.259     -           89        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[4]                                         SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[4]                                         SB_LUT4          O            Out     0.661     3.840       -         
ramout_3_ns_1[4]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_12                                                    SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_12                                                    SB_LUT4          O            Out     0.465     5.676       -         
N_346_1                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          I2           In      -         7.048       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          O            Out     0.558     7.606       -         
ramout_15_ns_1_1[4]                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          I3           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          O            Out     0.465     9.442       -         
N_442_1                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          I1           In      -         10.813      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          O            Out     0.589     11.402      -         
port_id_1[4]                                                                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          I0           In      -         12.773      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          O            Out     0.661     13.434      -         
half_arith_logical_3[4]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          I0           In      -         14.805      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          O            Out     0.661     15.467      -         
N_39                                                                                                                  Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          I0           In      -         16.838      -         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          O            Out     0.661     17.499      -         
N_5_0_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          O            Out     0.661     19.532      -         
N_7_0                                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          I0           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          O            Out     0.661     21.564      -         
g0                                                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          I1           In      -         22.935      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          O            Out     0.589     23.525      -         
carry_arith_logical_7                                                                                                 Net              -            -       1.507     -           1         
processor_zipi8.flags_i.arith_carry                                                                                   SB_DFF           D            In      -         25.032      -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.409
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.254

    - Propagation time:                      25.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.747

    Number of logic level(s):                11
    Starting point:                          test_program.ram_s_ram_s_0_0 / RDATA[4]
    Ending point:                            processor_zipi8.flags_i.arith_carry / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                         Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                          SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
instruction[4]                                                                                                        Net              -            -       2.259     -           89        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_18_ns_1[4]                                        SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_18_ns_1[4]                                        SB_LUT4          O            Out     0.661     3.840       -         
ramout_18_ns_1[4]                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_18_ns[4]                                          SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_18_ns[4]                                          SB_LUT4          O            Out     0.465     5.676       -         
N_466                                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_30_ns_1[4]                                        SB_LUT4          I2           In      -         7.048       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_30_ns_1[4]                                        SB_LUT4          O            Out     0.558     7.606       -         
ramout_30_ns_1[4]                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_30_ns[4]                                          SB_LUT4          I3           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_30_ns[4]                                          SB_LUT4          O            Out     0.465     9.442       -         
N_562                                                                                                                 Net              -            -       1.371     -           5         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          I2           In      -         10.813      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          O            Out     0.558     11.371      -         
port_id_1[4]                                                                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          I0           In      -         12.742      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          O            Out     0.661     13.403      -         
half_arith_logical_3[4]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          I0           In      -         14.774      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          O            Out     0.661     15.436      -         
N_39                                                                                                                  Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          I0           In      -         16.807      -         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          O            Out     0.661     17.468      -         
N_5_0_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          I0           In      -         18.839      -         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          O            Out     0.661     19.501      -         
N_7_0                                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          I0           In      -         20.872      -         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          O            Out     0.661     21.533      -         
g0                                                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          I1           In      -         22.904      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          O            Out     0.589     23.494      -         
carry_arith_logical_7                                                                                                 Net              -            -       1.507     -           1         
processor_zipi8.flags_i.arith_carry                                                                                   SB_DFF           D            In      -         25.000      -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.156 is 7.680(30.5%) logic and 17.476(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.409
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.254

    - Propagation time:                      24.969
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.716

    Number of logic level(s):                11
    Starting point:                          test_program.ram_s_ram_s_0_0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                    Pin          Pin               Arrival     No. of    
Name                                                                                                             Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                     SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
instruction[4]                                                                                                   Net              -            -       2.259     -           89        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[3]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[3]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_3_ns_1[3]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns[3]                                      SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns[3]                                      SB_LUT4          O            Out     0.465     5.676       -         
N_345                                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_am[3]                                     SB_LUT4          I1           In      -         7.048       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_am[3]                                     SB_LUT4          O            Out     0.558     7.606       -         
ramout_15_am[3]                                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[3]                                   SB_LUT4          I0           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[3]                                   SB_LUT4          O            Out     0.661     9.638       -         
ramout_31_ns_1[3]                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[3]                                     SB_LUT4          I3           In      -         11.009      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[3]                                     SB_LUT4          O            Out     0.465     11.474      -         
sy[3]                                                                                                            Net              -            -       1.371     -           2         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                                                   SB_LUT4          I2           In      -         12.845      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                                                   SB_LUT4          O            Out     0.558     13.403      -         
port_id[3]                                                                                                       Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[3]                                           SB_LUT4          I0           In      -         14.774      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[3]                                           SB_LUT4          O            Out     0.661     15.436      -         
half_arith_logical_2_0[3]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[3]                                               SB_LUT4          I2           In      -         16.807      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[3]                                               SB_LUT4          O            Out     0.558     17.365      -         
half_arith_logical_0[3]                                                                                          Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22_m1[3]     SB_LUT4          I0           In      -         18.736      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22_m1[3]     SB_LUT4          O            Out     0.661     19.397      -         
carry_arith_logical_22_m1[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22_d[3]      SB_LUT4          I0           In      -         20.768      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22_d[3]      SB_LUT4          O            Out     0.661     21.430      -         
carry_arith_logical_22_d[3]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                         SB_LUT4          I0           In      -         22.801      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                         SB_LUT4          O            Out     0.661     23.462      -         
N_1194_i                                                                                                         Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                             SB_DFF           D            In      -         24.969      -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.124 is 7.648(30.4%) logic and 17.476(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.409
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.254

    - Propagation time:                      24.959
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.706

    Number of logic level(s):                11
    Starting point:                          test_program.ram_s_ram_s_0_0 / RDATA[5]
    Ending point:                            processor_zipi8.flags_i.arith_carry / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                         Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                          SB_RAM256x16     RDATA[5]     Out     0.920     0.920       -         
instruction[5]                                                                                                        Net              -            -       2.259     -           112       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[4]                                         SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_ns_1[4]                                         SB_LUT4          O            Out     0.589     3.768       -         
ramout_3_ns_1[4]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_12                                                    SB_LUT4          I3           In      -         5.139       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_12                                                    SB_LUT4          O            Out     0.465     5.604       -         
N_346_1                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          I2           In      -         6.975       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          O            Out     0.558     7.533       -         
ramout_15_ns_1_1[4]                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          I3           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          O            Out     0.465     9.369       -         
N_442_1                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          I1           In      -         10.740      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          O            Out     0.589     11.330      -         
port_id_1[4]                                                                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          I0           In      -         12.701      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          O            Out     0.661     13.362      -         
half_arith_logical_3[4]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          I0           In      -         14.733      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          O            Out     0.661     15.395      -         
N_39                                                                                                                  Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          I0           In      -         16.766      -         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          O            Out     0.661     17.427      -         
N_5_0_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          I0           In      -         18.798      -         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          O            Out     0.661     19.460      -         
N_7_0                                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          I0           In      -         20.831      -         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          O            Out     0.661     21.492      -         
g0                                                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          I1           In      -         22.863      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          O            Out     0.589     23.452      -         
carry_arith_logical_7                                                                                                 Net              -            -       1.507     -           1         
processor_zipi8.flags_i.arith_carry                                                                                   SB_DFF           D            In      -         24.959      -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.114 is 7.638(30.4%) logic and 17.476(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.409
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.254

    - Propagation time:                      24.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.685

    Number of logic level(s):                11
    Starting point:                          test_program.ram_s_ram_s_0_0 / RDATA[4]
    Ending point:                            processor_zipi8.flags_i.arith_carry / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                         Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram_s_ram_s_0_0                                                                                          SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
instruction[4]                                                                                                        Net              -            -       2.259     -           89        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_6_ns_1[4]                                         SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_6_ns_1[4]                                         SB_LUT4          O            Out     0.661     3.840       -         
ramout_6_ns_1[4]                                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_6_ns[4]                                           SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_6_ns[4]                                           SB_LUT4          O            Out     0.465     5.676       -         
N_370                                                                                                                 Net              -            -       1.371     -           4         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          I3           In      -         7.048       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_11                                                    SB_LUT4          O            Out     0.465     7.513       -         
ramout_15_ns_1_1[4]                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          I3           In      -         8.884       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0_10                                                    SB_LUT4          O            Out     0.465     9.349       -         
N_442_1                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          I1           In      -         10.720      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.g0_3                                                               SB_LUT4          O            Out     0.589     11.309      -         
port_id_1[4]                                                                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          I0           In      -         12.680      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                                                    SB_LUT4          O            Out     0.661     13.341      -         
half_arith_logical_3[4]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          I0           In      -         14.712      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26__RNIK18JQ1[4]     SB_LUT4          O            Out     0.661     15.374      -         
N_39                                                                                                                  Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          I0           In      -         16.745      -         
processor_zipi8.arith_and_logic_operations_i.g0_7                                                                     SB_LUT4          O            Out     0.661     17.406      -         
N_5_0_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          I0           In      -         18.777      -         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_0                                                                SB_LUT4          O            Out     0.661     19.439      -         
N_7_0                                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          I0           In      -         20.810      -         
processor_zipi8.arith_and_logic_operations_i.g0                                                                       SB_LUT4          O            Out     0.661     21.471      -         
g0                                                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          I1           In      -         22.842      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]          SB_LUT4          O            Out     0.589     23.432      -         
carry_arith_logical_7                                                                                                 Net              -            -       1.507     -           1         
processor_zipi8.flags_i.arith_carry                                                                                   SB_DFF           D            In      -         24.939      -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.094 is 7.618(30.4%) logic and 17.476(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 214MB peak: 220MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 214MB peak: 220MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_RAM256x16    5 uses
VCC             23 uses
SB_LUT4         703 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 5 of 16 (31%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 703 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 703 = 703 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 37MB peak: 220MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Thu May 16 10:57:59 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 16 10:58:36 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
VHDL library = work
VHDL design file = src/global.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(38): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(50): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(38): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(38): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(50): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(225): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(237): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/global.vhd. VHDL-1481
INFO - synthesis: src/global.vhd(1): analyzing package global_zipi8. VHDL-1014
unit top is not yet analyzed. VHDL-1485
src/top.vhd(34): executing top(Behavioral)

WARNING - synthesis: src/top.vhd(40): replacing existing netlist top(Behavioral). VHDL-1205
Top module name (VHDL): top
Last elaborated design is top(Behavioral)
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net address[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bram_enable will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx_addr4_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net run_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net internal_reset_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net interrupt_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net active_interrupt_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net loadstar_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net int_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net regbank_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bank_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pop_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net push_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_move_is_valid will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net returni_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net move_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_carry_in will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net k_write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net read_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strobe_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_carry_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net use_zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net middle_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_middle_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical_7 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_in_bit will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/state_machine.vhd(79): Register \processor_zipi8/state_machine_i/sync_sleep_118 is stuck at Zero. VDB-5013
Constant propagated thru Write Port :\test_program/clka_I_0.




WARNING - synthesis: src/program_memory.vhd(239): ram \test_program/ram_s_original_ramnet has no write-port on it. VDB-1038
######## Found 5 RTL RAMs in the design.
WARNING - synthesis: No suitable device RAM type or available RAMs found.
######## Mapping RTL RAM \processor_zipi8/stack_i/stack_ram_low/ram_s to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \processor_zipi8/stack_i/stack_ram_high/ram_s to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/shift_carry_423 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/internal_reset_117 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/run_116 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/t_state_i2 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : zipi8_Implmnt/zipi8.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 2652 of 1280 (207 % )
SB_DFF => 2604
SB_DFFE => 18
SB_DFFESR => 13
SB_DFFESS => 1
SB_DFFSR => 11
SB_DFFSS => 5
SB_GB_IO => 1
SB_IO => 2
SB_LUT4 => 5039
SB_RAM512x8 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_3P3_MHZ_c, loads : 2642
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : processor_zipi8/sel_of_2nd_op_to_alu_and_port_id_i/port_id_7, loads : 1586
  Net : processor_zipi8/sel_of_2nd_op_to_alu_and_port_id_i/port_id_1, loads : 909
  Net : processor_zipi8/sel_of_2nd_op_to_alu_and_port_id_i/port_id_0, loads : 602
  Net : processor_zipi8/register_bank_control_i/sx_addr_4, loads : 522
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_1, loads : 261
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_0, loads : 261
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_7, loads : 259
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_3, loads : 259
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_2, loads : 259
  Net : processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/DO_6, loads : 258
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_3P3_MHZ_c]           |    1.000 MHz|   36.817 MHz|    17  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 91.566  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.688  secs
--------------------------------------------------------------
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "zipi8_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 200 seconds
