// Seed: 2493474347
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10
);
  logic id_11;
  logic id_12;
  assign id_5[1] = id_4;
endmodule
