
csro_general_ctrl_2021_09_09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e718  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800e8a8  0800e8a8  0001e8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ece4  0800ece4  0002017c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ece4  0800ece4  0001ece4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ecec  0800ecec  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ecec  0800ecec  0001ecec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ecf0  0800ecf0  0001ecf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800ecf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
 10 .bss          00006a38  2000017c  2000017c  0002017c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  20006bb4  20006bb4  0002017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003202e  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061e8  00000000  00000000  000521da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d48  00000000  00000000  000583c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001af8  00000000  00000000  0005a110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b60  00000000  00000000  0005bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000296bf  00000000  00000000  00084768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5fba  00000000  00000000  000ade27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00193de1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007d10  00000000  00000000  00193e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e890 	.word	0x0800e890

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	0800e890 	.word	0x0800e890

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_d2f>:
 8000b38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b40:	bf24      	itt	cs
 8000b42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_d2f+0x30>
 8000b4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b60:	bf08      	it	eq
 8000b62:	f020 0001 	biceq.w	r0, r0, #1
 8000b66:	4770      	bx	lr
 8000b68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b6c:	d121      	bne.n	8000bb2 <__aeabi_d2f+0x7a>
 8000b6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b72:	bfbc      	itt	lt
 8000b74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	4770      	bxlt	lr
 8000b7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b82:	f1c2 0218 	rsb	r2, r2, #24
 8000b86:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b92:	bf18      	it	ne
 8000b94:	f040 0001 	orrne.w	r0, r0, #1
 8000b98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba4:	ea40 000c 	orr.w	r0, r0, ip
 8000ba8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb0:	e7cc      	b.n	8000b4c <__aeabi_d2f+0x14>
 8000bb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bb6:	d107      	bne.n	8000bc8 <__aeabi_d2f+0x90>
 8000bb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bc6:	4770      	bxne	lr
 8000bc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96e 	b.w	8000ecc <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468c      	mov	ip, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 8083 	bne.w	8000d1e <__udivmoddi4+0x116>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d947      	bls.n	8000cae <__udivmoddi4+0xa6>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b142      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	f1c2 0020 	rsb	r0, r2, #32
 8000c28:	fa24 f000 	lsr.w	r0, r4, r0
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	4097      	lsls	r7, r2
 8000c30:	ea40 0c01 	orr.w	ip, r0, r1
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c40:	fa1f fe87 	uxth.w	lr, r7
 8000c44:	fb08 c116 	mls	r1, r8, r6, ip
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5a:	f080 8119 	bcs.w	8000e90 <__udivmoddi4+0x288>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8116 	bls.w	8000e90 <__udivmoddi4+0x288>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c70:	fb08 3310 	mls	r3, r8, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	45a6      	cmp	lr, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8105 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c8a:	45a6      	cmp	lr, r4
 8000c8c:	f240 8102 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c98:	eba4 040e 	sub.w	r4, r4, lr
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	b11d      	cbz	r5, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca8:	4631      	mov	r1, r6
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	b902      	cbnz	r2, 8000cb2 <__udivmoddi4+0xaa>
 8000cb0:	deff      	udf	#255	; 0xff
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d150      	bne.n	8000d5c <__udivmoddi4+0x154>
 8000cba:	1bcb      	subs	r3, r1, r7
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f f887 	uxth.w	r8, r7
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cca:	0c21      	lsrs	r1, r4, #16
 8000ccc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000cdc:	1879      	adds	r1, r7, r1
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0xe2>
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	f200 80e9 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1ac9      	subs	r1, r1, r3
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x10c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x10a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80d9 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e7bf      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x12e>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	f000 80b1 	beq.w	8000e8a <__udivmoddi4+0x282>
 8000d28:	2600      	movs	r6, #0
 8000d2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2e:	4630      	mov	r0, r6
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f683 	clz	r6, r3
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d14a      	bne.n	8000dd4 <__udivmoddi4+0x1cc>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0x140>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80b8 	bhi.w	8000eb8 <__udivmoddi4+0x2b0>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	468c      	mov	ip, r1
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d0a8      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000d56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5a:	e7a5      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f603 	lsr.w	r6, r0, r3
 8000d64:	4097      	lsls	r7, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6e:	40d9      	lsrs	r1, r3
 8000d70:	4330      	orrs	r0, r6
 8000d72:	0c03      	lsrs	r3, r0, #16
 8000d74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb06 f108 	mul.w	r1, r6, r8
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x19c>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d96:	f080 808d 	bcs.w	8000eb4 <__udivmoddi4+0x2ac>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 808a 	bls.w	8000eb4 <__udivmoddi4+0x2ac>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b281      	uxth	r1, r0
 8000da8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb00 f308 	mul.w	r3, r0, r8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x1c4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dc2:	d273      	bcs.n	8000eac <__udivmoddi4+0x2a4>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d971      	bls.n	8000eac <__udivmoddi4+0x2a4>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	4439      	add	r1, r7
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd2:	e778      	b.n	8000cc6 <__udivmoddi4+0xbe>
 8000dd4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dd8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ddc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de0:	431c      	orrs	r4, r3
 8000de2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000de6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df2:	431f      	orrs	r7, r3
 8000df4:	0c3b      	lsrs	r3, r7, #16
 8000df6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfa:	fa1f f884 	uxth.w	r8, r4
 8000dfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e06:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0a:	458a      	cmp	sl, r1
 8000e0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e10:	fa00 f306 	lsl.w	r3, r0, r6
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x220>
 8000e16:	1861      	adds	r1, r4, r1
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e1c:	d248      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	d946      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4421      	add	r1, r4
 8000e28:	eba1 010a 	sub.w	r1, r1, sl
 8000e2c:	b2bf      	uxth	r7, r7
 8000e2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x24a>
 8000e42:	19e7      	adds	r7, r4, r7
 8000e44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e48:	d22e      	bcs.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4a:	45b8      	cmp	r8, r7
 8000e4c:	d92c      	bls.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4427      	add	r7, r4
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba7 0708 	sub.w	r7, r7, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454f      	cmp	r7, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	4649      	mov	r1, r9
 8000e64:	d31a      	bcc.n	8000e9c <__udivmoddi4+0x294>
 8000e66:	d017      	beq.n	8000e98 <__udivmoddi4+0x290>
 8000e68:	b15d      	cbz	r5, 8000e82 <__udivmoddi4+0x27a>
 8000e6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e76:	40f2      	lsrs	r2, r6
 8000e78:	ea4c 0202 	orr.w	r2, ip, r2
 8000e7c:	40f7      	lsrs	r7, r6
 8000e7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e82:	2600      	movs	r6, #0
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e70b      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6fd      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e98:	4543      	cmp	r3, r8
 8000e9a:	d2e5      	bcs.n	8000e68 <__udivmoddi4+0x260>
 8000e9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e7d2      	b.n	8000e52 <__udivmoddi4+0x24a>
 8000eac:	4660      	mov	r0, ip
 8000eae:	e78d      	b.n	8000dcc <__udivmoddi4+0x1c4>
 8000eb0:	4681      	mov	r9, r0
 8000eb2:	e7b9      	b.n	8000e28 <__udivmoddi4+0x220>
 8000eb4:	4666      	mov	r6, ip
 8000eb6:	e775      	b.n	8000da4 <__udivmoddi4+0x19c>
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e74a      	b.n	8000d52 <__udivmoddi4+0x14a>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	4439      	add	r1, r7
 8000ec2:	e713      	b.n	8000cec <__udivmoddi4+0xe4>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	443c      	add	r4, r7
 8000ec8:	e724      	b.n	8000d14 <__udivmoddi4+0x10c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ee2:	4b75      	ldr	r3, [pc, #468]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ee4:	4a75      	ldr	r2, [pc, #468]	; (80010bc <MX_ADC1_Init+0x1ec>)
 8000ee6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ee8:	4b73      	ldr	r3, [pc, #460]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000eea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef0:	4b71      	ldr	r3, [pc, #452]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ef6:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000efc:	4b6e      	ldr	r3, [pc, #440]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f02:	4b6d      	ldr	r3, [pc, #436]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0a:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f10:	4b69      	ldr	r3, [pc, #420]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f12:	4a6b      	ldr	r2, [pc, #428]	; (80010c0 <MX_ADC1_Init+0x1f0>)
 8000f14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f16:	4b68      	ldr	r3, [pc, #416]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8000f1c:	4b66      	ldr	r3, [pc, #408]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f1e:	220d      	movs	r2, #13
 8000f20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f22:	4b65      	ldr	r3, [pc, #404]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f2a:	4b63      	ldr	r3, [pc, #396]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f30:	4861      	ldr	r0, [pc, #388]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f32:	f002 fdf3 	bl	8003b1c <HAL_ADC_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f3c:	f000 fdc0 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000f40:	230d      	movs	r3, #13
 8000f42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f44:	2301      	movs	r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f48:	2306      	movs	r3, #6
 8000f4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4c:	463b      	mov	r3, r7
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4859      	ldr	r0, [pc, #356]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f52:	f003 f89f 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f5c:	f000 fdb0 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f60:	230c      	movs	r3, #12
 8000f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f68:	463b      	mov	r3, r7
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4852      	ldr	r0, [pc, #328]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f6e:	f003 f891 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f78:	f000 fda2 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f7c:	230a      	movs	r3, #10
 8000f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f80:	2303      	movs	r3, #3
 8000f82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f84:	463b      	mov	r3, r7
 8000f86:	4619      	mov	r1, r3
 8000f88:	484b      	ldr	r0, [pc, #300]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f8a:	f003 f883 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000f94:	f000 fd94 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f98:	2309      	movs	r3, #9
 8000f9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4844      	ldr	r0, [pc, #272]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fa6:	f003 f875 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fb0:	f000 fd86 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fb8:	2305      	movs	r3, #5
 8000fba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	483d      	ldr	r0, [pc, #244]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fc2:	f003 f867 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000fcc:	f000 fd78 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4836      	ldr	r0, [pc, #216]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fde:	f003 f859 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000fe8:	f000 fd6a 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000ff0:	2307      	movs	r3, #7
 8000ff2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	482f      	ldr	r0, [pc, #188]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ffa:	f003 f84b 	bl	8004094 <HAL_ADC_ConfigChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001004:	f000 fd5c 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001008:	2305      	movs	r3, #5
 800100a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800100c:	2308      	movs	r3, #8
 800100e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001010:	463b      	mov	r3, r7
 8001012:	4619      	mov	r1, r3
 8001014:	4828      	ldr	r0, [pc, #160]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001016:	f003 f83d 	bl	8004094 <HAL_ADC_ConfigChannel>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001020:	f000 fd4e 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001024:	2306      	movs	r3, #6
 8001026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001028:	2309      	movs	r3, #9
 800102a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	4821      	ldr	r0, [pc, #132]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001032:	f003 f82f 	bl	8004094 <HAL_ADC_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800103c:	f000 fd40 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001040:	2308      	movs	r3, #8
 8001042:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001044:	230a      	movs	r3, #10
 8001046:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	481a      	ldr	r0, [pc, #104]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 800104e:	f003 f821 	bl	8004094 <HAL_ADC_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001058:	f000 fd32 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800105c:	2310      	movs	r3, #16
 800105e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001060:	230b      	movs	r3, #11
 8001062:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	463b      	mov	r3, r7
 8001066:	4619      	mov	r1, r3
 8001068:	4813      	ldr	r0, [pc, #76]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 800106a:	f003 f813 	bl	8004094 <HAL_ADC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001074:	f000 fd24 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001078:	2311      	movs	r3, #17
 800107a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800107c:	230c      	movs	r3, #12
 800107e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	4619      	mov	r1, r3
 8001084:	480c      	ldr	r0, [pc, #48]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001086:	f003 f805 	bl	8004094 <HAL_ADC_ConfigChannel>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001090:	f000 fd16 	bl	8001ac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8001094:	2312      	movs	r3, #18
 8001096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8001098:	230d      	movs	r3, #13
 800109a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 80010a2:	f002 fff7 	bl	8004094 <HAL_ADC_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80010ac:	f000 fd08 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20004b70 	.word	0x20004b70
 80010bc:	40012000 	.word	0x40012000
 80010c0:	0f000001 	.word	0x0f000001

080010c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	; 0x30
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <HAL_ADC_MspInit+0x154>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	f040 8094 	bne.w	8001210 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010e8:	2300      	movs	r3, #0
 80010ea:	61bb      	str	r3, [r7, #24]
 80010ec:	4b4b      	ldr	r3, [pc, #300]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f0:	4a4a      	ldr	r2, [pc, #296]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f6:	6453      	str	r3, [r2, #68]	; 0x44
 80010f8:	4b48      	ldr	r3, [pc, #288]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
 8001108:	4b44      	ldr	r3, [pc, #272]	; (800121c <HAL_ADC_MspInit+0x158>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	4a43      	ldr	r2, [pc, #268]	; (800121c <HAL_ADC_MspInit+0x158>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6313      	str	r3, [r2, #48]	; 0x30
 8001114:	4b41      	ldr	r3, [pc, #260]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001128:	4a3c      	ldr	r2, [pc, #240]	; (800121c <HAL_ADC_MspInit+0x158>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6313      	str	r3, [r2, #48]	; 0x30
 8001130:	4b3a      	ldr	r3, [pc, #232]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	4b36      	ldr	r3, [pc, #216]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	4a35      	ldr	r2, [pc, #212]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	6313      	str	r3, [r2, #48]	; 0x30
 800114c:	4b33      	ldr	r3, [pc, #204]	; (800121c <HAL_ADC_MspInit+0x158>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = DP_VF3_Pin|DP_VF2_Pin|DP_VF1_Pin;
 8001158:	230d      	movs	r3, #13
 800115a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800115c:	2303      	movs	r3, #3
 800115e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	4619      	mov	r1, r3
 800116a:	482d      	ldr	r0, [pc, #180]	; (8001220 <HAL_ADC_MspInit+0x15c>)
 800116c:	f003 ff20 	bl	8004fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF1_Pin|NTC_VF2_Pin|NTC_VF3_Pin|NTC_VF4_Pin
 8001170:	2379      	movs	r3, #121	; 0x79
 8001172:	61fb      	str	r3, [r7, #28]
                          |NTC_VF5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	2303      	movs	r3, #3
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4619      	mov	r1, r3
 8001182:	4828      	ldr	r0, [pc, #160]	; (8001224 <HAL_ADC_MspInit+0x160>)
 8001184:	f003 ff14 	bl	8004fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF6_Pin|VALVE_FEEDBACK_Pin;
 8001188:	2303      	movs	r3, #3
 800118a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118c:	2303      	movs	r3, #3
 800118e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001194:	f107 031c 	add.w	r3, r7, #28
 8001198:	4619      	mov	r1, r3
 800119a:	4823      	ldr	r0, [pc, #140]	; (8001228 <HAL_ADC_MspInit+0x164>)
 800119c:	f003 ff08 	bl	8004fb0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011a0:	4b22      	ldr	r3, [pc, #136]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011a2:	4a23      	ldr	r2, [pc, #140]	; (8001230 <HAL_ADC_MspInit+0x16c>)
 80011a4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011a6:	4b21      	ldr	r3, [pc, #132]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ac:	4b1f      	ldr	r3, [pc, #124]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011be:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011c6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ce:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011d6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011e4:	4811      	ldr	r0, [pc, #68]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011e6:	f003 fae1 	bl	80047ac <HAL_DMA_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80011f0:	f000 fc66 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a0d      	ldr	r2, [pc, #52]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
 80011fa:	4a0c      	ldr	r2, [pc, #48]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001200:	2200      	movs	r2, #0
 8001202:	2105      	movs	r1, #5
 8001204:	2012      	movs	r0, #18
 8001206:	f003 faa7 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800120a:	2012      	movs	r0, #18
 800120c:	f003 fac0 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40012000 	.word	0x40012000
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	20004bb8 	.word	0x20004bb8
 8001230:	40026410 	.word	0x40026410

08001234 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b33      	ldr	r3, [pc, #204]	; (800130c <MX_DMA_Init+0xd8>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a32      	ldr	r2, [pc, #200]	; (800130c <MX_DMA_Init+0xd8>)
 8001244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b30      	ldr	r3, [pc, #192]	; (800130c <MX_DMA_Init+0xd8>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b2c      	ldr	r3, [pc, #176]	; (800130c <MX_DMA_Init+0xd8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a2b      	ldr	r2, [pc, #172]	; (800130c <MX_DMA_Init+0xd8>)
 8001260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b29      	ldr	r3, [pc, #164]	; (800130c <MX_DMA_Init+0xd8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	200c      	movs	r0, #12
 8001278:	f003 fa6e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800127c:	200c      	movs	r0, #12
 800127e:	f003 fa87 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	200e      	movs	r0, #14
 8001288:	f003 fa66 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800128c:	200e      	movs	r0, #14
 800128e:	f003 fa7f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2010      	movs	r0, #16
 8001298:	f003 fa5e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800129c:	2010      	movs	r0, #16
 800129e:	f003 fa77 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2011      	movs	r0, #17
 80012a8:	f003 fa56 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012ac:	2011      	movs	r0, #17
 80012ae:	f003 fa6f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f003 fa4e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f003 fa67 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	2039      	movs	r0, #57	; 0x39
 80012c8:	f003 fa46 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012cc:	2039      	movs	r0, #57	; 0x39
 80012ce:	f003 fa5f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2105      	movs	r1, #5
 80012d6:	203a      	movs	r0, #58	; 0x3a
 80012d8:	f003 fa3e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80012dc:	203a      	movs	r0, #58	; 0x3a
 80012de:	f003 fa57 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2105      	movs	r1, #5
 80012e6:	2045      	movs	r0, #69	; 0x45
 80012e8:	f003 fa36 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80012ec:	2045      	movs	r0, #69	; 0x45
 80012ee:	f003 fa4f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	2046      	movs	r0, #70	; 0x46
 80012f8:	f003 fa2e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012fc:	2046      	movs	r0, #70	; 0x46
 80012fe:	f003 fa47 	bl	8004790 <HAL_NVIC_EnableIRQ>

}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <MX_FREERTOS_Init>:
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  fnd_com_modbus_rtu_init();
 8001314:	f001 fb24 	bl	8002960 <fnd_com_modbus_rtu_init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue01 */
  Queue01Handle = osMessageQueueNew(16, sizeof(uint16_t), &Queue01_attributes);
 8001318:	4a28      	ldr	r2, [pc, #160]	; (80013bc <MX_FREERTOS_Init+0xac>)
 800131a:	2102      	movs	r1, #2
 800131c:	2010      	movs	r0, #16
 800131e:	f008 fdef 	bl	8009f00 <osMessageQueueNew>
 8001322:	4603      	mov	r3, r0
 8001324:	4a26      	ldr	r2, [pc, #152]	; (80013c0 <MX_FREERTOS_Init+0xb0>)
 8001326:	6013      	str	r3, [r2, #0]

  /* creation of Queue02 */
  Queue02Handle = osMessageQueueNew(16, sizeof(uint16_t), &Queue02_attributes);
 8001328:	4a26      	ldr	r2, [pc, #152]	; (80013c4 <MX_FREERTOS_Init+0xb4>)
 800132a:	2102      	movs	r1, #2
 800132c:	2010      	movs	r0, #16
 800132e:	f008 fde7 	bl	8009f00 <osMessageQueueNew>
 8001332:	4603      	mov	r3, r0
 8001334:	4a24      	ldr	r2, [pc, #144]	; (80013c8 <MX_FREERTOS_Init+0xb8>)
 8001336:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 8001338:	4a24      	ldr	r2, [pc, #144]	; (80013cc <MX_FREERTOS_Init+0xbc>)
 800133a:	2100      	movs	r1, #0
 800133c:	4824      	ldr	r0, [pc, #144]	; (80013d0 <MX_FREERTOS_Init+0xc0>)
 800133e:	f008 fb53 	bl	80099e8 <osThreadNew>
 8001342:	4603      	mov	r3, r0
 8001344:	4a23      	ldr	r2, [pc, #140]	; (80013d4 <MX_FREERTOS_Init+0xc4>)
 8001346:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8001348:	4a23      	ldr	r2, [pc, #140]	; (80013d8 <MX_FREERTOS_Init+0xc8>)
 800134a:	2100      	movs	r1, #0
 800134c:	4823      	ldr	r0, [pc, #140]	; (80013dc <MX_FREERTOS_Init+0xcc>)
 800134e:	f008 fb4b 	bl	80099e8 <osThreadNew>
 8001352:	4603      	mov	r3, r0
 8001354:	4a22      	ldr	r2, [pc, #136]	; (80013e0 <MX_FREERTOS_Init+0xd0>)
 8001356:	6013      	str	r3, [r2, #0]

  /* creation of Task03 */
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 8001358:	4a22      	ldr	r2, [pc, #136]	; (80013e4 <MX_FREERTOS_Init+0xd4>)
 800135a:	2100      	movs	r1, #0
 800135c:	4822      	ldr	r0, [pc, #136]	; (80013e8 <MX_FREERTOS_Init+0xd8>)
 800135e:	f008 fb43 	bl	80099e8 <osThreadNew>
 8001362:	4603      	mov	r3, r0
 8001364:	4a21      	ldr	r2, [pc, #132]	; (80013ec <MX_FREERTOS_Init+0xdc>)
 8001366:	6013      	str	r3, [r2, #0]

  /* creation of Task04 */
  Task04Handle = osThreadNew(StartTask04, NULL, &Task04_attributes);
 8001368:	4a21      	ldr	r2, [pc, #132]	; (80013f0 <MX_FREERTOS_Init+0xe0>)
 800136a:	2100      	movs	r1, #0
 800136c:	4821      	ldr	r0, [pc, #132]	; (80013f4 <MX_FREERTOS_Init+0xe4>)
 800136e:	f008 fb3b 	bl	80099e8 <osThreadNew>
 8001372:	4603      	mov	r3, r0
 8001374:	4a20      	ldr	r2, [pc, #128]	; (80013f8 <MX_FREERTOS_Init+0xe8>)
 8001376:	6013      	str	r3, [r2, #0]

  /* creation of Task05 */
  Task05Handle = osThreadNew(StartTask05, NULL, &Task05_attributes);
 8001378:	4a20      	ldr	r2, [pc, #128]	; (80013fc <MX_FREERTOS_Init+0xec>)
 800137a:	2100      	movs	r1, #0
 800137c:	4820      	ldr	r0, [pc, #128]	; (8001400 <MX_FREERTOS_Init+0xf0>)
 800137e:	f008 fb33 	bl	80099e8 <osThreadNew>
 8001382:	4603      	mov	r3, r0
 8001384:	4a1f      	ldr	r2, [pc, #124]	; (8001404 <MX_FREERTOS_Init+0xf4>)
 8001386:	6013      	str	r3, [r2, #0]

  /* creation of Task06 */
  Task06Handle = osThreadNew(StartTask06, NULL, &Task06_attributes);
 8001388:	4a1f      	ldr	r2, [pc, #124]	; (8001408 <MX_FREERTOS_Init+0xf8>)
 800138a:	2100      	movs	r1, #0
 800138c:	481f      	ldr	r0, [pc, #124]	; (800140c <MX_FREERTOS_Init+0xfc>)
 800138e:	f008 fb2b 	bl	80099e8 <osThreadNew>
 8001392:	4603      	mov	r3, r0
 8001394:	4a1e      	ldr	r2, [pc, #120]	; (8001410 <MX_FREERTOS_Init+0x100>)
 8001396:	6013      	str	r3, [r2, #0]

  /* creation of Task07 */
  Task07Handle = osThreadNew(StartTask07, NULL, &Task07_attributes);
 8001398:	4a1e      	ldr	r2, [pc, #120]	; (8001414 <MX_FREERTOS_Init+0x104>)
 800139a:	2100      	movs	r1, #0
 800139c:	481e      	ldr	r0, [pc, #120]	; (8001418 <MX_FREERTOS_Init+0x108>)
 800139e:	f008 fb23 	bl	80099e8 <osThreadNew>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4a1d      	ldr	r2, [pc, #116]	; (800141c <MX_FREERTOS_Init+0x10c>)
 80013a6:	6013      	str	r3, [r2, #0]

  /* creation of Task08 */
  Task08Handle = osThreadNew(StartTask08, NULL, &Task08_attributes);
 80013a8:	4a1d      	ldr	r2, [pc, #116]	; (8001420 <MX_FREERTOS_Init+0x110>)
 80013aa:	2100      	movs	r1, #0
 80013ac:	481d      	ldr	r0, [pc, #116]	; (8001424 <MX_FREERTOS_Init+0x114>)
 80013ae:	f008 fb1b 	bl	80099e8 <osThreadNew>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <MX_FREERTOS_Init+0x118>)
 80013b6:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	0800ea30 	.word	0x0800ea30
 80013c0:	20004c20 	.word	0x20004c20
 80013c4:	0800ea48 	.word	0x0800ea48
 80013c8:	20004c60 	.word	0x20004c60
 80013cc:	0800e910 	.word	0x0800e910
 80013d0:	0800142d 	.word	0x0800142d
 80013d4:	20004c34 	.word	0x20004c34
 80013d8:	0800e934 	.word	0x0800e934
 80013dc:	0800143b 	.word	0x0800143b
 80013e0:	20004c1c 	.word	0x20004c1c
 80013e4:	0800e958 	.word	0x0800e958
 80013e8:	08001449 	.word	0x08001449
 80013ec:	20004c54 	.word	0x20004c54
 80013f0:	0800e97c 	.word	0x0800e97c
 80013f4:	08001459 	.word	0x08001459
 80013f8:	20004c24 	.word	0x20004c24
 80013fc:	0800e9a0 	.word	0x0800e9a0
 8001400:	08001469 	.word	0x08001469
 8001404:	20004c58 	.word	0x20004c58
 8001408:	0800e9c4 	.word	0x0800e9c4
 800140c:	08001481 	.word	0x08001481
 8001410:	20004c38 	.word	0x20004c38
 8001414:	0800e9e8 	.word	0x0800e9e8
 8001418:	080014a1 	.word	0x080014a1
 800141c:	20004c2c 	.word	0x20004c2c
 8001420:	0800ea0c 	.word	0x0800ea0c
 8001424:	080014b9 	.word	0x080014b9
 8001428:	20004c30 	.word	0x20004c30

0800142c <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave1_wait();
 8001434:	f001 fb36 	bl	8002aa4 <fnd_com_modbus_rtu_slave1_wait>
 8001438:	e7fc      	b.n	8001434 <StartTask01+0x8>

0800143a <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave2_wait();
 8001442:	f001 fb39 	bl	8002ab8 <fnd_com_modbus_rtu_slave2_wait>
 8001446:	e7fc      	b.n	8001442 <StartTask02+0x8>

08001448 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001450:	2001      	movs	r0, #1
 8001452:	f008 fb5b 	bl	8009b0c <osDelay>
 8001456:	e7fb      	b.n	8001450 <StartTask03+0x8>

08001458 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001460:	2001      	movs	r0, #1
 8001462:	f008 fb53 	bl	8009b0c <osDelay>
 8001466:	e7fb      	b.n	8001460 <StartTask04+0x8>

08001468 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  fnd_output_stepper_init();
 8001470:	f002 fa5a 	bl	8003928 <fnd_output_stepper_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(10);
 8001474:	200a      	movs	r0, #10
 8001476:	f008 fb49 	bl	8009b0c <osDelay>
    fnd_output_stepper_10ms_tick();
 800147a:	f002 faf5 	bl	8003a68 <fnd_output_stepper_10ms_tick>
    osDelay(10);
 800147e:	e7f9      	b.n	8001474 <StartTask05+0xc>

08001480 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  fnd_input_peripheral_init();
 8001488:	f001 fb20 	bl	8002acc <fnd_input_peripheral_init>
  fnd_output_peripheral_init();
 800148c:	f001 ff7e 	bl	800338c <fnd_output_peripheral_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 8001490:	2064      	movs	r0, #100	; 0x64
 8001492:	f008 fb3b 	bl	8009b0c <osDelay>
    fnd_input_update_value();
 8001496:	f001 fb21 	bl	8002adc <fnd_input_update_value>
    fnd_output_update_value();
 800149a:	f001 ff7d 	bl	8003398 <fnd_output_update_value>
    osDelay(100);
 800149e:	e7f7      	b.n	8001490 <StartTask06+0x10>

080014a0 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1000);
 80014a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ac:	f008 fb2e 	bl	8009b0c <osDelay>
    fnd_input_update_sht_value();
 80014b0:	f001 fc0a 	bl	8002cc8 <fnd_input_update_sht_value>
    osDelay(1000);
 80014b4:	e7f8      	b.n	80014a8 <StartTask07+0x8>
	...

080014b8 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */
  sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 0] = 200;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <StartTask08+0x48>)
 80014c2:	22c8      	movs	r2, #200	; 0xc8
 80014c4:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c
  sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 1] = 400;
 80014c8:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <StartTask08+0x48>)
 80014ca:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014ce:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
  sys_regs.inputs[INPUT_VAL_PWM_CTRL_START + 0] = 800;
 80014d2:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <StartTask08+0x48>)
 80014d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80014d8:	f8a3 2240 	strh.w	r2, [r3, #576]	; 0x240
  /* Infinite loop */
  for (;;)
  {
    osDelay(2000);
 80014dc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014e0:	f008 fb14 	bl	8009b0c <osDelay>
    sys_regs.inputs[INPUT_RLY_DO_CTRL_START] = 0;
 80014e4:	4b06      	ldr	r3, [pc, #24]	; (8001500 <StartTask08+0x48>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
    osDelay(2000);
 80014ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014f0:	f008 fb0c 	bl	8009b0c <osDelay>
    sys_regs.inputs[INPUT_RLY_DO_CTRL_START] = 1;
 80014f4:	4b02      	ldr	r3, [pc, #8]	; (8001500 <StartTask08+0x48>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
    osDelay(2000);
 80014fc:	e7ee      	b.n	80014dc <StartTask08+0x24>
 80014fe:	bf00      	nop
 8001500:	20005a7c 	.word	0x20005a7c

08001504 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08c      	sub	sp, #48	; 0x30
 8001508:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	61bb      	str	r3, [r7, #24]
 800151e:	4b92      	ldr	r3, [pc, #584]	; (8001768 <MX_GPIO_Init+0x264>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a91      	ldr	r2, [pc, #580]	; (8001768 <MX_GPIO_Init+0x264>)
 8001524:	f043 0310 	orr.w	r3, r3, #16
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b8f      	ldr	r3, [pc, #572]	; (8001768 <MX_GPIO_Init+0x264>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0310 	and.w	r3, r3, #16
 8001532:	61bb      	str	r3, [r7, #24]
 8001534:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]
 800153a:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <MX_GPIO_Init+0x264>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a8a      	ldr	r2, [pc, #552]	; (8001768 <MX_GPIO_Init+0x264>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b88      	ldr	r3, [pc, #544]	; (8001768 <MX_GPIO_Init+0x264>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	4b84      	ldr	r3, [pc, #528]	; (8001768 <MX_GPIO_Init+0x264>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a83      	ldr	r2, [pc, #524]	; (8001768 <MX_GPIO_Init+0x264>)
 800155c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <MX_GPIO_Init+0x264>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	4b7d      	ldr	r3, [pc, #500]	; (8001768 <MX_GPIO_Init+0x264>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a7c      	ldr	r2, [pc, #496]	; (8001768 <MX_GPIO_Init+0x264>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b7a      	ldr	r3, [pc, #488]	; (8001768 <MX_GPIO_Init+0x264>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	4b76      	ldr	r3, [pc, #472]	; (8001768 <MX_GPIO_Init+0x264>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a75      	ldr	r2, [pc, #468]	; (8001768 <MX_GPIO_Init+0x264>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b73      	ldr	r3, [pc, #460]	; (8001768 <MX_GPIO_Init+0x264>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	4b6f      	ldr	r3, [pc, #444]	; (8001768 <MX_GPIO_Init+0x264>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a6e      	ldr	r2, [pc, #440]	; (8001768 <MX_GPIO_Init+0x264>)
 80015b0:	f043 0308 	orr.w	r3, r3, #8
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b6c      	ldr	r3, [pc, #432]	; (8001768 <MX_GPIO_Init+0x264>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 80015c2:	2200      	movs	r2, #0
 80015c4:	f24f 51ff 	movw	r1, #62975	; 0xf5ff
 80015c8:	4868      	ldr	r0, [pc, #416]	; (800176c <MX_GPIO_Init+0x268>)
 80015ca:	f003 fea5 	bl	8005318 <HAL_GPIO_WritePin>
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin, GPIO_PIN_RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80015d4:	4866      	ldr	r0, [pc, #408]	; (8001770 <MX_GPIO_Init+0x26c>)
 80015d6:	f003 fe9f 	bl	8005318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 80015da:	2200      	movs	r2, #0
 80015dc:	f24c 7104 	movw	r1, #50948	; 0xc704
 80015e0:	4864      	ldr	r0, [pc, #400]	; (8001774 <MX_GPIO_Init+0x270>)
 80015e2:	f003 fe99 	bl	8005318 <HAL_GPIO_WritePin>
                          |RLY6_Pin|RLY5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STEP_B1_Pin|EN4_Pin|EN2_Pin, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f248 4110 	movw	r1, #33808	; 0x8410
 80015ec:	4862      	ldr	r0, [pc, #392]	; (8001778 <MX_GPIO_Init+0x274>)
 80015ee:	f003 fe93 	bl	8005318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015f8:	4860      	ldr	r0, [pc, #384]	; (800177c <MX_GPIO_Init+0x278>)
 80015fa:	f003 fe8d 	bl	8005318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 80015fe:	f24f 53ff 	movw	r3, #62975	; 0xf5ff
 8001602:	61fb      	str	r3, [r7, #28]
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001604:	2301      	movs	r3, #1
 8001606:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	2300      	movs	r3, #0
 800160e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001610:	f107 031c 	add.w	r3, r7, #28
 8001614:	4619      	mov	r1, r3
 8001616:	4855      	ldr	r0, [pc, #340]	; (800176c <MX_GPIO_Init+0x268>)
 8001618:	f003 fcca 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin;
 800161c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	484e      	ldr	r0, [pc, #312]	; (8001770 <MX_GPIO_Init+0x26c>)
 8001636:	f003 fcbb 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800163a:	2303      	movs	r3, #3
 800163c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800163e:	2303      	movs	r3, #3
 8001640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4619      	mov	r1, r3
 800164c:	484c      	ldr	r0, [pc, #304]	; (8001780 <MX_GPIO_Init+0x27c>)
 800164e:	f003 fcaf 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
 8001652:	f44f 7399 	mov.w	r3, #306	; 0x132
 8001656:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001658:	2303      	movs	r3, #3
 800165a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001660:	f107 031c 	add.w	r3, r7, #28
 8001664:	4619      	mov	r1, r3
 8001666:	4842      	ldr	r0, [pc, #264]	; (8001770 <MX_GPIO_Init+0x26c>)
 8001668:	f003 fca2 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_12;
 800166c:	f241 0386 	movw	r3, #4230	; 0x1086
 8001670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001672:	2303      	movs	r3, #3
 8001674:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	4619      	mov	r1, r3
 8001680:	483e      	ldr	r0, [pc, #248]	; (800177c <MX_GPIO_Init+0x278>)
 8001682:	f003 fc95 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 8001686:	f24c 7304 	movw	r3, #50948	; 0xc704
 800168a:	61fb      	str	r3, [r7, #28]
                          |RLY6_Pin|RLY5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4619      	mov	r1, r3
 800169e:	4835      	ldr	r0, [pc, #212]	; (8001774 <MX_GPIO_Init+0x270>)
 80016a0:	f003 fc86 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80016a4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016aa:	2303      	movs	r3, #3
 80016ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b2:	f107 031c 	add.w	r3, r7, #28
 80016b6:	4619      	mov	r1, r3
 80016b8:	482e      	ldr	r0, [pc, #184]	; (8001774 <MX_GPIO_Init+0x270>)
 80016ba:	f003 fc79 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STEP_B1_Pin|EN4_Pin|EN2_Pin;
 80016be:	f248 4310 	movw	r3, #33808	; 0x8410
 80016c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d0:	f107 031c 	add.w	r3, r7, #28
 80016d4:	4619      	mov	r1, r3
 80016d6:	4828      	ldr	r0, [pc, #160]	; (8001778 <MX_GPIO_Init+0x274>)
 80016d8:	f003 fc6a 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin
 80016dc:	f647 030f 	movw	r3, #30735	; 0x780f
 80016e0:	61fb      	str	r3, [r7, #28]
                          |IDB4_Pin|IDB3_Pin|IDB2_Pin|IDB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	4619      	mov	r1, r3
 80016f0:	4821      	ldr	r0, [pc, #132]	; (8001778 <MX_GPIO_Init+0x274>)
 80016f2:	f003 fc5d 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN1_Pin;
 80016f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN1_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	481b      	ldr	r0, [pc, #108]	; (800177c <MX_GPIO_Init+0x278>)
 8001710:	f003 fc4e 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IDA4_Pin;
 8001714:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IDA4_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	4814      	ldr	r0, [pc, #80]	; (800177c <MX_GPIO_Init+0x278>)
 800172a:	f003 fc41 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IDA3_Pin|IDA2_Pin|IDA1_Pin;
 800172e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	4619      	mov	r1, r3
 8001742:	480b      	ldr	r0, [pc, #44]	; (8001770 <MX_GPIO_Init+0x26c>)
 8001744:	f003 fc34 	bl	8004fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800174c:	2303      	movs	r3, #3
 800174e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4619      	mov	r1, r3
 800175a:	4807      	ldr	r0, [pc, #28]	; (8001778 <MX_GPIO_Init+0x274>)
 800175c:	f003 fc28 	bl	8004fb0 <HAL_GPIO_Init>

}
 8001760:	bf00      	nop
 8001762:	3730      	adds	r7, #48	; 0x30
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40023800 	.word	0x40023800
 800176c:	40021000 	.word	0x40021000
 8001770:	40020800 	.word	0x40020800
 8001774:	40020400 	.word	0x40020400
 8001778:	40020c00 	.word	0x40020c00
 800177c:	40020000 	.word	0x40020000
 8001780:	40021c00 	.word	0x40021c00

08001784 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <MX_I2C1_Init+0x50>)
 800178a:	4a13      	ldr	r2, [pc, #76]	; (80017d8 <MX_I2C1_Init+0x54>)
 800178c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800178e:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <MX_I2C1_Init+0x50>)
 8001790:	4a12      	ldr	r2, [pc, #72]	; (80017dc <MX_I2C1_Init+0x58>)
 8001792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <MX_I2C1_Init+0x50>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <MX_I2C1_Init+0x50>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ae:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b4:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017c0:	4804      	ldr	r0, [pc, #16]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017c2:	f003 fdc3 	bl	800534c <HAL_I2C_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017cc:	f000 f978 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20004cb8 	.word	0x20004cb8
 80017d8:	40005400 	.word	0x40005400
 80017dc:	000186a0 	.word	0x000186a0

080017e0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_I2C3_Init+0x50>)
 80017e6:	4a13      	ldr	r2, [pc, #76]	; (8001834 <MX_I2C3_Init+0x54>)
 80017e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_I2C3_Init+0x50>)
 80017ec:	4a12      	ldr	r2, [pc, #72]	; (8001838 <MX_I2C3_Init+0x58>)
 80017ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_I2C3_Init+0x50>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_I2C3_Init+0x50>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_I2C3_Init+0x50>)
 80017fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001802:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <MX_I2C3_Init+0x50>)
 8001806:	2200      	movs	r2, #0
 8001808:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <MX_I2C3_Init+0x50>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <MX_I2C3_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <MX_I2C3_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <MX_I2C3_Init+0x50>)
 800181e:	f003 fd95 	bl	800534c <HAL_I2C_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001828:	f000 f94a 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20004c64 	.word	0x20004c64
 8001834:	40005c00 	.word	0x40005c00
 8001838:	000186a0 	.word	0x000186a0

0800183c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	; 0x30
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 031c 	add.w	r3, r7, #28
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a42      	ldr	r2, [pc, #264]	; (8001964 <HAL_I2C_MspInit+0x128>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d12c      	bne.n	80018b8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
 8001862:	4b41      	ldr	r3, [pc, #260]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a40      	ldr	r2, [pc, #256]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b3e      	ldr	r3, [pc, #248]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	61bb      	str	r3, [r7, #24]
 8001878:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800187a:	23c0      	movs	r3, #192	; 0xc0
 800187c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800187e:	2312      	movs	r3, #18
 8001880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800188a:	2304      	movs	r3, #4
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4619      	mov	r1, r3
 8001894:	4835      	ldr	r0, [pc, #212]	; (800196c <HAL_I2C_MspInit+0x130>)
 8001896:	f003 fb8b 	bl	8004fb0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	4b32      	ldr	r3, [pc, #200]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	4a31      	ldr	r2, [pc, #196]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a8:	6413      	str	r3, [r2, #64]	; 0x40
 80018aa:	4b2f      	ldr	r3, [pc, #188]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80018b6:	e050      	b.n	800195a <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a2c      	ldr	r2, [pc, #176]	; (8001970 <HAL_I2C_MspInit+0x134>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d14b      	bne.n	800195a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	4b28      	ldr	r3, [pc, #160]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a27      	ldr	r2, [pc, #156]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b25      	ldr	r3, [pc, #148]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	4b21      	ldr	r3, [pc, #132]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a20      	ldr	r2, [pc, #128]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b1e      	ldr	r3, [pc, #120]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001900:	2312      	movs	r3, #18
 8001902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800190c:	2304      	movs	r3, #4
 800190e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001910:	f107 031c 	add.w	r3, r7, #28
 8001914:	4619      	mov	r1, r3
 8001916:	4817      	ldr	r0, [pc, #92]	; (8001974 <HAL_I2C_MspInit+0x138>)
 8001918:	f003 fb4a 	bl	8004fb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800191c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001922:	2312      	movs	r3, #18
 8001924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192a:	2303      	movs	r3, #3
 800192c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800192e:	2304      	movs	r3, #4
 8001930:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	f107 031c 	add.w	r3, r7, #28
 8001936:	4619      	mov	r1, r3
 8001938:	480f      	ldr	r0, [pc, #60]	; (8001978 <HAL_I2C_MspInit+0x13c>)
 800193a:	f003 fb39 	bl	8004fb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	4a08      	ldr	r2, [pc, #32]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001948:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800194c:	6413      	str	r3, [r2, #64]	; 0x40
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_I2C_MspInit+0x12c>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	68bb      	ldr	r3, [r7, #8]
}
 800195a:	bf00      	nop
 800195c:	3730      	adds	r7, #48	; 0x30
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40005400 	.word	0x40005400
 8001968:	40023800 	.word	0x40023800
 800196c:	40020400 	.word	0x40020400
 8001970:	40005c00 	.word	0x40005c00
 8001974:	40020800 	.word	0x40020800
 8001978:	40020000 	.word	0x40020000

0800197c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001980:	f002 f88a 	bl	8003a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001984:	f000 f820 	bl	80019c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001988:	f7ff fdbc 	bl	8001504 <MX_GPIO_Init>
  MX_DMA_Init();
 800198c:	f7ff fc52 	bl	8001234 <MX_DMA_Init>
  MX_ADC1_Init();
 8001990:	f7ff fa9e 	bl	8000ed0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001994:	f7ff fef6 	bl	8001784 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001998:	f7ff ff22 	bl	80017e0 <MX_I2C3_Init>
  MX_TIM1_Init();
 800199c:	f000 f9ec 	bl	8001d78 <MX_TIM1_Init>
  MX_TIM2_Init();
 80019a0:	f000 fa9a 	bl	8001ed8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80019a4:	f000 fb0e 	bl	8001fc4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80019a8:	f000 fc62 	bl	8002270 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80019ac:	f000 fc8a 	bl	80022c4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80019b0:	f000 fcb2 	bl	8002318 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80019b4:	f000 fcda 	bl	800236c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80019b8:	f007 ffcc 	bl	8009954 <osKernelInitialize>
  MX_FREERTOS_Init();
 80019bc:	f7ff fca8 	bl	8001310 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80019c0:	f007 ffec 	bl	800999c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <main+0x48>
	...

080019c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b094      	sub	sp, #80	; 0x50
 80019cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ce:	f107 0320 	add.w	r3, r7, #32
 80019d2:	2230      	movs	r2, #48	; 0x30
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f00c fc80 	bl	800e2dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	4b28      	ldr	r3, [pc, #160]	; (8001a94 <SystemClock_Config+0xcc>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f4:	4a27      	ldr	r2, [pc, #156]	; (8001a94 <SystemClock_Config+0xcc>)
 80019f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fa:	6413      	str	r3, [r2, #64]	; 0x40
 80019fc:	4b25      	ldr	r3, [pc, #148]	; (8001a94 <SystemClock_Config+0xcc>)
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a08:	2300      	movs	r3, #0
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <SystemClock_Config+0xd0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a21      	ldr	r2, [pc, #132]	; (8001a98 <SystemClock_Config+0xd0>)
 8001a12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b1f      	ldr	r3, [pc, #124]	; (8001a98 <SystemClock_Config+0xd0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a24:	2302      	movs	r3, #2
 8001a26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a30:	2302      	movs	r3, #2
 8001a32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a34:	2300      	movs	r3, #0
 8001a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a38:	2308      	movs	r3, #8
 8001a3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a3c:	23a8      	movs	r3, #168	; 0xa8
 8001a3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a40:	2302      	movs	r3, #2
 8001a42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a44:	2304      	movs	r3, #4
 8001a46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a48:	f107 0320 	add.w	r3, r7, #32
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f004 fd41 	bl	80064d4 <HAL_RCC_OscConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a58:	f000 f832 	bl	8001ac0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a60:	2302      	movs	r3, #2
 8001a62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a68:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a72:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2105      	movs	r1, #5
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f004 ffa2 	bl	80069c4 <HAL_RCC_ClockConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a86:	f000 f81b 	bl	8001ac0 <Error_Handler>
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	3750      	adds	r7, #80	; 0x50
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40007000 	.word	0x40007000

08001a9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a04      	ldr	r2, [pc, #16]	; (8001abc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d101      	bne.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001aae:	f002 f815 	bl	8003adc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40002000 	.word	0x40002000

08001ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <Error_Handler+0x8>
	...

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <HAL_MspInit+0x54>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a11      	ldr	r2, [pc, #68]	; (8001b20 <HAL_MspInit+0x54>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <HAL_MspInit+0x54>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <HAL_MspInit+0x54>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	4a0a      	ldr	r2, [pc, #40]	; (8001b20 <HAL_MspInit+0x54>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	; 0x40
 8001afe:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <HAL_MspInit+0x54>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	603b      	str	r3, [r7, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	210f      	movs	r1, #15
 8001b0e:	f06f 0001 	mvn.w	r0, #1
 8001b12:	f002 fe21 	bl	8004758 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800

08001b24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08c      	sub	sp, #48	; 0x30
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001b34:	2200      	movs	r2, #0
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	202d      	movs	r0, #45	; 0x2d
 8001b3a:	f002 fe0d 	bl	8004758 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001b3e:	202d      	movs	r0, #45	; 0x2d
 8001b40:	f002 fe26 	bl	8004790 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <HAL_InitTick+0xa4>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	4a1e      	ldr	r2, [pc, #120]	; (8001bc8 <HAL_InitTick+0xa4>)
 8001b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b52:	6413      	str	r3, [r2, #64]	; 0x40
 8001b54:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <HAL_InitTick+0xa4>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b60:	f107 0210 	add.w	r2, r7, #16
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	4611      	mov	r1, r2
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f005 f8fa 	bl	8006d64 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001b70:	f005 f8d0 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 8001b74:	4603      	mov	r3, r0
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7c:	4a13      	ldr	r2, [pc, #76]	; (8001bcc <HAL_InitTick+0xa8>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	0c9b      	lsrs	r3, r3, #18
 8001b84:	3b01      	subs	r3, #1
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_InitTick+0xac>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <HAL_InitTick+0xb0>)
 8001b8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <HAL_InitTick+0xac>)
 8001b90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b94:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001b96:	4a0e      	ldr	r2, [pc, #56]	; (8001bd0 <HAL_InitTick+0xac>)
 8001b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9a:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <HAL_InitTick+0xac>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <HAL_InitTick+0xac>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001ba8:	4809      	ldr	r0, [pc, #36]	; (8001bd0 <HAL_InitTick+0xac>)
 8001baa:	f005 f90d 	bl	8006dc8 <HAL_TIM_Base_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d104      	bne.n	8001bbe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001bb4:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <HAL_InitTick+0xac>)
 8001bb6:	f005 f957 	bl	8006e68 <HAL_TIM_Base_Start_IT>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	e000      	b.n	8001bc0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3730      	adds	r7, #48	; 0x30
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	431bde83 	.word	0x431bde83
 8001bd0:	20004d0c 	.word	0x20004d0c
 8001bd4:	40002000 	.word	0x40002000

08001bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <NMI_Handler+0x4>

08001bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be2:	e7fe      	b.n	8001be2 <HardFault_Handler+0x4>

08001be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be8:	e7fe      	b.n	8001be8 <MemManage_Handler+0x4>

08001bea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bea:	b480      	push	{r7}
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bee:	e7fe      	b.n	8001bee <BusFault_Handler+0x4>

08001bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <UsageFault_Handler+0x4>

08001bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001c08:	4802      	ldr	r0, [pc, #8]	; (8001c14 <DMA1_Stream1_IRQHandler+0x10>)
 8001c0a:	f002 ff67 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20004eec 	.word	0x20004eec

08001c18 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <DMA1_Stream3_IRQHandler+0x10>)
 8001c1e:	f002 ff5d 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20004f90 	.word	0x20004f90

08001c2c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <DMA1_Stream5_IRQHandler+0x10>)
 8001c32:	f002 ff53 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20004e2c 	.word	0x20004e2c

08001c40 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <DMA1_Stream6_IRQHandler+0x10>)
 8001c46:	f002 ff49 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20005110 	.word	0x20005110

08001c54 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <ADC_IRQHandler+0x10>)
 8001c5a:	f001 ffa2 	bl	8003ba2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20004b70 	.word	0x20004b70

08001c68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c6c:	4802      	ldr	r0, [pc, #8]	; (8001c78 <TIM3_IRQHandler+0x10>)
 8001c6e:	f005 fc0f 	bl	8007490 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20004d54 	.word	0x20004d54

08001c7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart1);
 8001c80:	4803      	ldr	r0, [pc, #12]	; (8001c90 <USART1_IRQHandler+0x14>)
 8001c82:	f000 fe99 	bl	80029b8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c86:	4802      	ldr	r0, [pc, #8]	; (8001c90 <USART1_IRQHandler+0x14>)
 8001c88:	f006 fde6 	bl	8008858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20005170 	.word	0x20005170

08001c94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart2);
 8001c98:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <USART2_IRQHandler+0x14>)
 8001c9a:	f000 fe8d 	bl	80029b8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c9e:	4802      	ldr	r0, [pc, #8]	; (8001ca8 <USART2_IRQHandler+0x14>)
 8001ca0:	f006 fdda 	bl	8008858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200051f8 	.word	0x200051f8

08001cac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart3);
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <USART3_IRQHandler+0x14>)
 8001cb2:	f000 fe81 	bl	80029b8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001cb6:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <USART3_IRQHandler+0x14>)
 8001cb8:	f006 fdce 	bl	8008858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20004f4c 	.word	0x20004f4c

08001cc4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001cca:	f005 fbe1 	bl	8007490 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20004d0c 	.word	0x20004d0c

08001cd8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <DMA2_Stream0_IRQHandler+0x10>)
 8001cde:	f002 fefd 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20004bb8 	.word	0x20004bb8

08001cec <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <DMA2_Stream1_IRQHandler+0x10>)
 8001cf2:	f002 fef3 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20004e8c 	.word	0x20004e8c

08001d00 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <DMA2_Stream2_IRQHandler+0x10>)
 8001d06:	f002 fee9 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	200050b0 	.word	0x200050b0

08001d14 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <DMA2_Stream6_IRQHandler+0x10>)
 8001d1a:	f002 fedf 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20005050 	.word	0x20005050

08001d28 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <DMA2_Stream7_IRQHandler+0x10>)
 8001d2e:	f002 fed5 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20004ff0 	.word	0x20004ff0

08001d3c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart6);
 8001d40:	4803      	ldr	r0, [pc, #12]	; (8001d50 <USART6_IRQHandler+0x14>)
 8001d42:	f000 fe39 	bl	80029b8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001d46:	4802      	ldr	r0, [pc, #8]	; (8001d50 <USART6_IRQHandler+0x14>)
 8001d48:	f006 fd86 	bl	8008858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200051b4 	.word	0x200051b4

08001d54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <SystemInit+0x20>)
 8001d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d5e:	4a05      	ldr	r2, [pc, #20]	; (8001d74 <SystemInit+0x20>)
 8001d60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b096      	sub	sp, #88	; 0x58
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d7e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	60da      	str	r2, [r3, #12]
 8001da4:	611a      	str	r2, [r3, #16]
 8001da6:	615a      	str	r2, [r3, #20]
 8001da8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001daa:	1d3b      	adds	r3, r7, #4
 8001dac:	2220      	movs	r2, #32
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f00c fa93 	bl	800e2dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001db6:	4b46      	ldr	r3, [pc, #280]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001db8:	4a46      	ldr	r2, [pc, #280]	; (8001ed4 <MX_TIM1_Init+0x15c>)
 8001dba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001dbc:	4b44      	ldr	r3, [pc, #272]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dbe:	22a7      	movs	r2, #167	; 0xa7
 8001dc0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc2:	4b43      	ldr	r3, [pc, #268]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001dc8:	4b41      	ldr	r3, [pc, #260]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd0:	4b3f      	ldr	r3, [pc, #252]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dd6:	4b3e      	ldr	r3, [pc, #248]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ddc:	4b3c      	ldr	r3, [pc, #240]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001de2:	483b      	ldr	r0, [pc, #236]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001de4:	f004 fff0 	bl	8006dc8 <HAL_TIM_Base_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001dee:	f7ff fe67 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001df8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4834      	ldr	r0, [pc, #208]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001e00:	f005 fdac 	bl	800795c <HAL_TIM_ConfigClockSource>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e0a:	f7ff fe59 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e0e:	4830      	ldr	r0, [pc, #192]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001e10:	f005 f89a 	bl	8006f48 <HAL_TIM_PWM_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e1a:	f7ff fe51 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e26:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001e2e:	f006 fab5 	bl	800839c <HAL_TIMEx_MasterConfigSynchronization>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e38:	f7ff fe42 	bl	8001ac0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e3c:	2360      	movs	r3, #96	; 0x60
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 300;
 8001e40:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e46:	2300      	movs	r3, #0
 8001e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e56:	2300      	movs	r3, #0
 8001e58:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e5e:	2200      	movs	r2, #0
 8001e60:	4619      	mov	r1, r3
 8001e62:	481b      	ldr	r0, [pc, #108]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001e64:	f005 fcb8 	bl	80077d8 <HAL_TIM_PWM_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001e6e:	f7ff fe27 	bl	8001ac0 <Error_Handler>
  }
  sConfigOC.Pulse = 600;
 8001e72:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7c:	2204      	movs	r2, #4
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4813      	ldr	r0, [pc, #76]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001e82:	f005 fca9 	bl	80077d8 <HAL_TIM_PWM_ConfigChannel>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001e8c:	f7ff fe18 	bl	8001ac0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ea4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ea8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4807      	ldr	r0, [pc, #28]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001eb4:	f006 faee 	bl	8008494 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001ebe:	f7ff fdff 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ec2:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <MX_TIM1_Init+0x158>)
 8001ec4:	f000 f974 	bl	80021b0 <HAL_TIM_MspPostInit>

}
 8001ec8:	bf00      	nop
 8001eca:	3758      	adds	r7, #88	; 0x58
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20004d9c 	.word	0x20004d9c
 8001ed4:	40010000 	.word	0x40010000

08001ed8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08e      	sub	sp, #56	; 0x38
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	f107 0320 	add.w	r3, r7, #32
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
 8001f04:	615a      	str	r2, [r3, #20]
 8001f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f08:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8001f10:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f12:	22a7      	movs	r2, #167	; 0xa7
 8001f14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f16:	4b2a      	ldr	r3, [pc, #168]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001f1c:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f24:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2a:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f30:	4823      	ldr	r0, [pc, #140]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f32:	f004 ff49 	bl	8006dc8 <HAL_TIM_Base_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001f3c:	f7ff fdc0 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f44:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	481c      	ldr	r0, [pc, #112]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f4e:	f005 fd05 	bl	800795c <HAL_TIM_ConfigClockSource>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f58:	f7ff fdb2 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f5c:	4818      	ldr	r0, [pc, #96]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f5e:	f004 fff3 	bl	8006f48 <HAL_TIM_PWM_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001f68:	f7ff fdaa 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f74:	f107 0320 	add.w	r3, r7, #32
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4811      	ldr	r0, [pc, #68]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001f7c:	f006 fa0e 	bl	800839c <HAL_TIMEx_MasterConfigSynchronization>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f86:	f7ff fd9b 	bl	8001ac0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8a:	2360      	movs	r3, #96	; 0x60
 8001f8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001f8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f9c:	1d3b      	adds	r3, r7, #4
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4807      	ldr	r0, [pc, #28]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001fa4:	f005 fc18 	bl	80077d8 <HAL_TIM_PWM_ConfigChannel>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001fae:	f7ff fd87 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fb2:	4803      	ldr	r0, [pc, #12]	; (8001fc0 <MX_TIM2_Init+0xe8>)
 8001fb4:	f000 f8fc 	bl	80021b0 <HAL_TIM_MspPostInit>

}
 8001fb8:	bf00      	nop
 8001fba:	3738      	adds	r7, #56	; 0x38
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20004de4 	.word	0x20004de4

08001fc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	; 0x28
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0318 	add.w	r3, r7, #24
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fe2:	463b      	mov	r3, r7
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fee:	4b31      	ldr	r3, [pc, #196]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8001ff0:	4a31      	ldr	r2, [pc, #196]	; (80020b8 <MX_TIM3_Init+0xf4>)
 8001ff2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ff4:	4b2f      	ldr	r3, [pc, #188]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b2e      	ldr	r3, [pc, #184]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002000:	4b2c      	ldr	r3, [pc, #176]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002002:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002006:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b2a      	ldr	r3, [pc, #168]	; (80020b4 <MX_TIM3_Init+0xf0>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800200e:	4b29      	ldr	r3, [pc, #164]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002014:	4827      	ldr	r0, [pc, #156]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002016:	f004 fed7 	bl	8006dc8 <HAL_TIM_Base_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002020:	f7ff fd4e 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002024:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002028:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800202a:	f107 0318 	add.w	r3, r7, #24
 800202e:	4619      	mov	r1, r3
 8002030:	4820      	ldr	r0, [pc, #128]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002032:	f005 fc93 	bl	800795c <HAL_TIM_ConfigClockSource>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800203c:	f7ff fd40 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002040:	481c      	ldr	r0, [pc, #112]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002042:	f005 f8a3 	bl	800718c <HAL_TIM_IC_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800204c:	f7ff fd38 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002058:	f107 0310 	add.w	r3, r7, #16
 800205c:	4619      	mov	r1, r3
 800205e:	4815      	ldr	r0, [pc, #84]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002060:	f006 f99c 	bl	800839c <HAL_TIMEx_MasterConfigSynchronization>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800206a:	f7ff fd29 	bl	8001ac0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800206e:	2300      	movs	r3, #0
 8002070:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002072:	2301      	movs	r3, #1
 8002074:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800207e:	463b      	mov	r3, r7
 8002080:	2200      	movs	r2, #0
 8002082:	4619      	mov	r1, r3
 8002084:	480b      	ldr	r0, [pc, #44]	; (80020b4 <MX_TIM3_Init+0xf0>)
 8002086:	f005 fb0b 	bl	80076a0 <HAL_TIM_IC_ConfigChannel>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002090:	f7ff fd16 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002094:	463b      	mov	r3, r7
 8002096:	2204      	movs	r2, #4
 8002098:	4619      	mov	r1, r3
 800209a:	4806      	ldr	r0, [pc, #24]	; (80020b4 <MX_TIM3_Init+0xf0>)
 800209c:	f005 fb00 	bl	80076a0 <HAL_TIM_IC_ConfigChannel>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80020a6:	f7ff fd0b 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020aa:	bf00      	nop
 80020ac:	3728      	adds	r7, #40	; 0x28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20004d54 	.word	0x20004d54
 80020b8:	40000400 	.word	0x40000400

080020bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	; 0x30
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a31      	ldr	r2, [pc, #196]	; (80021a0 <HAL_TIM_Base_MspInit+0xe4>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d10e      	bne.n	80020fc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
 80020e2:	4b30      	ldr	r3, [pc, #192]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e6:	4a2f      	ldr	r2, [pc, #188]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	6453      	str	r3, [r2, #68]	; 0x44
 80020ee:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	61bb      	str	r3, [r7, #24]
 80020f8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020fa:	e04c      	b.n	8002196 <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM2)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002104:	d10e      	bne.n	8002124 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	4a25      	ldr	r2, [pc, #148]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6413      	str	r3, [r2, #64]	; 0x40
 8002116:	4b23      	ldr	r3, [pc, #140]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697b      	ldr	r3, [r7, #20]
}
 8002122:	e038      	b.n	8002196 <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM3)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a1f      	ldr	r2, [pc, #124]	; (80021a8 <HAL_TIM_Base_MspInit+0xec>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d133      	bne.n	8002196 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a1b      	ldr	r2, [pc, #108]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a14      	ldr	r2, [pc, #80]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <HAL_TIM_Base_MspInit+0xe8>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN1_SPD_Pin|FAN2_SPD_Pin;
 8002166:	2330      	movs	r3, #48	; 0x30
 8002168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002176:	2302      	movs	r3, #2
 8002178:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217a:	f107 031c 	add.w	r3, r7, #28
 800217e:	4619      	mov	r1, r3
 8002180:	480a      	ldr	r0, [pc, #40]	; (80021ac <HAL_TIM_Base_MspInit+0xf0>)
 8002182:	f002 ff15 	bl	8004fb0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2105      	movs	r1, #5
 800218a:	201d      	movs	r0, #29
 800218c:	f002 fae4 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002190:	201d      	movs	r0, #29
 8002192:	f002 fafd 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8002196:	bf00      	nop
 8002198:	3730      	adds	r7, #48	; 0x30
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40010000 	.word	0x40010000
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40000400 	.word	0x40000400
 80021ac:	40020400 	.word	0x40020400

080021b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08a      	sub	sp, #40	; 0x28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a24      	ldr	r2, [pc, #144]	; (8002260 <HAL_TIM_MspPostInit+0xb0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d11f      	bne.n	8002212 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
 80021d6:	4b23      	ldr	r3, [pc, #140]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a22      	ldr	r2, [pc, #136]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 80021dc:	f043 0310 	orr.w	r3, r3, #16
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b20      	ldr	r3, [pc, #128]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FAN1_PWM_Pin|FAN2_PWM_Pin;
 80021ee:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80021f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002200:	2301      	movs	r3, #1
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4619      	mov	r1, r3
 800220a:	4817      	ldr	r0, [pc, #92]	; (8002268 <HAL_TIM_MspPostInit+0xb8>)
 800220c:	f002 fed0 	bl	8004fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002210:	e022      	b.n	8002258 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221a:	d11d      	bne.n	8002258 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	4b10      	ldr	r3, [pc, #64]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a0f      	ldr	r2, [pc, #60]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 8002226:	f043 0302 	orr.w	r3, r3, #2
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b0d      	ldr	r3, [pc, #52]	; (8002264 <HAL_TIM_MspPostInit+0xb4>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VALVE_PWM_Pin;
 8002238:	2308      	movs	r3, #8
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002248:	2301      	movs	r3, #1
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VALVE_PWM_GPIO_Port, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	4806      	ldr	r0, [pc, #24]	; (800226c <HAL_TIM_MspPostInit+0xbc>)
 8002254:	f002 feac 	bl	8004fb0 <HAL_GPIO_Init>
}
 8002258:	bf00      	nop
 800225a:	3728      	adds	r7, #40	; 0x28
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40010000 	.word	0x40010000
 8002264:	40023800 	.word	0x40023800
 8002268:	40021000 	.word	0x40021000
 800226c:	40020400 	.word	0x40020400

08002270 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 8002276:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <MX_USART1_UART_Init+0x50>)
 8002278:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 800227c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002280:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800228e:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002294:	4b09      	ldr	r3, [pc, #36]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 8002296:	220c      	movs	r2, #12
 8002298:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229a:	4b08      	ldr	r3, [pc, #32]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022a6:	4805      	ldr	r0, [pc, #20]	; (80022bc <MX_USART1_UART_Init+0x4c>)
 80022a8:	f006 f95a 	bl	8008560 <HAL_UART_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022b2:	f7ff fc05 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20005170 	.word	0x20005170
 80022c0:	40011000 	.word	0x40011000

080022c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ca:	4a12      	ldr	r2, [pc, #72]	; (8002314 <MX_USART2_UART_Init+0x50>)
 80022cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022e2:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f4:	4b06      	ldr	r3, [pc, #24]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022fa:	4805      	ldr	r0, [pc, #20]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022fc:	f006 f930 	bl	8008560 <HAL_UART_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002306:	f7ff fbdb 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200051f8 	.word	0x200051f8
 8002314:	40004400 	.word	0x40004400

08002318 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 800231e:	4a12      	ldr	r2, [pc, #72]	; (8002368 <MX_USART3_UART_Init+0x50>)
 8002320:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 8002324:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002328:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800232a:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002330:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002336:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800233c:	4b09      	ldr	r3, [pc, #36]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 800233e:	220c      	movs	r2, #12
 8002340:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002342:	4b08      	ldr	r3, [pc, #32]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 800234a:	2200      	movs	r2, #0
 800234c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <MX_USART3_UART_Init+0x4c>)
 8002350:	f006 f906 	bl	8008560 <HAL_UART_Init>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800235a:	f7ff fbb1 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20004f4c 	.word	0x20004f4c
 8002368:	40004800 	.word	0x40004800

0800236c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002372:	4a12      	ldr	r2, [pc, #72]	; (80023bc <MX_USART6_UART_Init+0x50>)
 8002374:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002378:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800237c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800237e:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002380:	2200      	movs	r2, #0
 8002382:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 800238c:	2200      	movs	r2, #0
 800238e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002392:	220c      	movs	r2, #12
 8002394:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <MX_USART6_UART_Init+0x4c>)
 80023a4:	f006 f8dc 	bl	8008560 <HAL_UART_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80023ae:	f7ff fb87 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	200051b4 	.word	0x200051b4
 80023bc:	40011400 	.word	0x40011400

080023c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b090      	sub	sp, #64	; 0x40
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a97      	ldr	r2, [pc, #604]	; (800263c <HAL_UART_MspInit+0x27c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	f040 8093 	bne.w	800250a <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e4:	2300      	movs	r3, #0
 80023e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80023e8:	4b95      	ldr	r3, [pc, #596]	; (8002640 <HAL_UART_MspInit+0x280>)
 80023ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ec:	4a94      	ldr	r2, [pc, #592]	; (8002640 <HAL_UART_MspInit+0x280>)
 80023ee:	f043 0310 	orr.w	r3, r3, #16
 80023f2:	6453      	str	r3, [r2, #68]	; 0x44
 80023f4:	4b92      	ldr	r3, [pc, #584]	; (8002640 <HAL_UART_MspInit+0x280>)
 80023f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80023fe:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002400:	2300      	movs	r3, #0
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
 8002404:	4b8e      	ldr	r3, [pc, #568]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002408:	4a8d      	ldr	r2, [pc, #564]	; (8002640 <HAL_UART_MspInit+0x280>)
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	6313      	str	r3, [r2, #48]	; 0x30
 8002410:	4b8b      	ldr	r3, [pc, #556]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800241c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002420:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242a:	2303      	movs	r3, #3
 800242c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800242e:	2307      	movs	r3, #7
 8002430:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002432:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002436:	4619      	mov	r1, r3
 8002438:	4882      	ldr	r0, [pc, #520]	; (8002644 <HAL_UART_MspInit+0x284>)
 800243a:	f002 fdb9 	bl	8004fb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800243e:	4b82      	ldr	r3, [pc, #520]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002440:	4a82      	ldr	r2, [pc, #520]	; (800264c <HAL_UART_MspInit+0x28c>)
 8002442:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002444:	4b80      	ldr	r3, [pc, #512]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002446:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800244a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800244c:	4b7e      	ldr	r3, [pc, #504]	; (8002648 <HAL_UART_MspInit+0x288>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002452:	4b7d      	ldr	r3, [pc, #500]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002454:	2200      	movs	r2, #0
 8002456:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002458:	4b7b      	ldr	r3, [pc, #492]	; (8002648 <HAL_UART_MspInit+0x288>)
 800245a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800245e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002460:	4b79      	ldr	r3, [pc, #484]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002462:	2200      	movs	r2, #0
 8002464:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002466:	4b78      	ldr	r3, [pc, #480]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002468:	2200      	movs	r2, #0
 800246a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800246c:	4b76      	ldr	r3, [pc, #472]	; (8002648 <HAL_UART_MspInit+0x288>)
 800246e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002472:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002474:	4b74      	ldr	r3, [pc, #464]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002476:	2200      	movs	r2, #0
 8002478:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800247a:	4b73      	ldr	r3, [pc, #460]	; (8002648 <HAL_UART_MspInit+0x288>)
 800247c:	2200      	movs	r2, #0
 800247e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002480:	4871      	ldr	r0, [pc, #452]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002482:	f002 f993 	bl	80047ac <HAL_DMA_Init>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 800248c:	f7ff fb18 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a6d      	ldr	r2, [pc, #436]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002494:	639a      	str	r2, [r3, #56]	; 0x38
 8002496:	4a6c      	ldr	r2, [pc, #432]	; (8002648 <HAL_UART_MspInit+0x288>)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800249c:	4b6c      	ldr	r3, [pc, #432]	; (8002650 <HAL_UART_MspInit+0x290>)
 800249e:	4a6d      	ldr	r2, [pc, #436]	; (8002654 <HAL_UART_MspInit+0x294>)
 80024a0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80024a2:	4b6b      	ldr	r3, [pc, #428]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024a8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024aa:	4b69      	ldr	r3, [pc, #420]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024ac:	2240      	movs	r2, #64	; 0x40
 80024ae:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b0:	4b67      	ldr	r3, [pc, #412]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024b6:	4b66      	ldr	r3, [pc, #408]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024be:	4b64      	ldr	r3, [pc, #400]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024c4:	4b62      	ldr	r3, [pc, #392]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80024ca:	4b61      	ldr	r3, [pc, #388]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024d0:	4b5f      	ldr	r3, [pc, #380]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024d6:	4b5e      	ldr	r3, [pc, #376]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024d8:	2200      	movs	r2, #0
 80024da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80024dc:	485c      	ldr	r0, [pc, #368]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024de:	f002 f965 	bl	80047ac <HAL_DMA_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80024e8:	f7ff faea 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a58      	ldr	r2, [pc, #352]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024f0:	635a      	str	r2, [r3, #52]	; 0x34
 80024f2:	4a57      	ldr	r2, [pc, #348]	; (8002650 <HAL_UART_MspInit+0x290>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2105      	movs	r1, #5
 80024fc:	2025      	movs	r0, #37	; 0x25
 80024fe:	f002 f92b 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002502:	2025      	movs	r0, #37	; 0x25
 8002504:	f002 f944 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002508:	e1e2      	b.n	80028d0 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART2)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a52      	ldr	r2, [pc, #328]	; (8002658 <HAL_UART_MspInit+0x298>)
 8002510:	4293      	cmp	r3, r2
 8002512:	f040 80ad 	bne.w	8002670 <HAL_UART_MspInit+0x2b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
 800251a:	4b49      	ldr	r3, [pc, #292]	; (8002640 <HAL_UART_MspInit+0x280>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	4a48      	ldr	r2, [pc, #288]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002524:	6413      	str	r3, [r2, #64]	; 0x40
 8002526:	4b46      	ldr	r3, [pc, #280]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	623b      	str	r3, [r7, #32]
 8002530:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	4b42      	ldr	r3, [pc, #264]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a41      	ldr	r2, [pc, #260]	; (8002640 <HAL_UART_MspInit+0x280>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b3f      	ldr	r3, [pc, #252]	; (8002640 <HAL_UART_MspInit+0x280>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800254e:	2360      	movs	r3, #96	; 0x60
 8002550:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002552:	2302      	movs	r3, #2
 8002554:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255a:	2303      	movs	r3, #3
 800255c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800255e:	2307      	movs	r3, #7
 8002560:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002562:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002566:	4619      	mov	r1, r3
 8002568:	483c      	ldr	r0, [pc, #240]	; (800265c <HAL_UART_MspInit+0x29c>)
 800256a:	f002 fd21 	bl	8004fb0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800256e:	4b3c      	ldr	r3, [pc, #240]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 8002570:	4a3c      	ldr	r2, [pc, #240]	; (8002664 <HAL_UART_MspInit+0x2a4>)
 8002572:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002574:	4b3a      	ldr	r3, [pc, #232]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 8002576:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800257a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800257c:	4b38      	ldr	r3, [pc, #224]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002582:	4b37      	ldr	r3, [pc, #220]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 8002584:	2200      	movs	r2, #0
 8002586:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002588:	4b35      	ldr	r3, [pc, #212]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 800258a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800258e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002590:	4b33      	ldr	r3, [pc, #204]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 8002592:	2200      	movs	r2, #0
 8002594:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002596:	4b32      	ldr	r3, [pc, #200]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800259c:	4b30      	ldr	r3, [pc, #192]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 800259e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025a2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025a4:	4b2e      	ldr	r3, [pc, #184]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025aa:	4b2d      	ldr	r3, [pc, #180]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025b0:	482b      	ldr	r0, [pc, #172]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 80025b2:	f002 f8fb 	bl	80047ac <HAL_DMA_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <HAL_UART_MspInit+0x200>
      Error_Handler();
 80025bc:	f7ff fa80 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a27      	ldr	r2, [pc, #156]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 80025c4:	639a      	str	r2, [r3, #56]	; 0x38
 80025c6:	4a26      	ldr	r2, [pc, #152]	; (8002660 <HAL_UART_MspInit+0x2a0>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80025cc:	4b26      	ldr	r3, [pc, #152]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025ce:	4a27      	ldr	r2, [pc, #156]	; (800266c <HAL_UART_MspInit+0x2ac>)
 80025d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80025d2:	4b25      	ldr	r3, [pc, #148]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025da:	4b23      	ldr	r3, [pc, #140]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025dc:	2240      	movs	r2, #64	; 0x40
 80025de:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e0:	4b21      	ldr	r3, [pc, #132]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025ee:	4b1e      	ldr	r3, [pc, #120]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025f4:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80025fa:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 8002602:	2200      	movs	r2, #0
 8002604:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002606:	4b18      	ldr	r3, [pc, #96]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 8002608:	2200      	movs	r2, #0
 800260a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800260c:	4816      	ldr	r0, [pc, #88]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 800260e:	f002 f8cd 	bl	80047ac <HAL_DMA_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_UART_MspInit+0x25c>
      Error_Handler();
 8002618:	f7ff fa52 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 8002620:	635a      	str	r2, [r3, #52]	; 0x34
 8002622:	4a11      	ldr	r2, [pc, #68]	; (8002668 <HAL_UART_MspInit+0x2a8>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002628:	2200      	movs	r2, #0
 800262a:	2105      	movs	r1, #5
 800262c:	2026      	movs	r0, #38	; 0x26
 800262e:	f002 f893 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002632:	2026      	movs	r0, #38	; 0x26
 8002634:	f002 f8ac 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8002638:	e14a      	b.n	80028d0 <HAL_UART_MspInit+0x510>
 800263a:	bf00      	nop
 800263c:	40011000 	.word	0x40011000
 8002640:	40023800 	.word	0x40023800
 8002644:	40020000 	.word	0x40020000
 8002648:	200050b0 	.word	0x200050b0
 800264c:	40026440 	.word	0x40026440
 8002650:	20004ff0 	.word	0x20004ff0
 8002654:	400264b8 	.word	0x400264b8
 8002658:	40004400 	.word	0x40004400
 800265c:	40020c00 	.word	0x40020c00
 8002660:	20004e2c 	.word	0x20004e2c
 8002664:	40026088 	.word	0x40026088
 8002668:	20005110 	.word	0x20005110
 800266c:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a98      	ldr	r2, [pc, #608]	; (80028d8 <HAL_UART_MspInit+0x518>)
 8002676:	4293      	cmp	r3, r2
 8002678:	f040 8093 	bne.w	80027a2 <HAL_UART_MspInit+0x3e2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800267c:	2300      	movs	r3, #0
 800267e:	61bb      	str	r3, [r7, #24]
 8002680:	4b96      	ldr	r3, [pc, #600]	; (80028dc <HAL_UART_MspInit+0x51c>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	4a95      	ldr	r2, [pc, #596]	; (80028dc <HAL_UART_MspInit+0x51c>)
 8002686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800268a:	6413      	str	r3, [r2, #64]	; 0x40
 800268c:	4b93      	ldr	r3, [pc, #588]	; (80028dc <HAL_UART_MspInit+0x51c>)
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	4b8f      	ldr	r3, [pc, #572]	; (80028dc <HAL_UART_MspInit+0x51c>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a0:	4a8e      	ldr	r2, [pc, #568]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80026a2:	f043 0308 	orr.w	r3, r3, #8
 80026a6:	6313      	str	r3, [r2, #48]	; 0x30
 80026a8:	4b8c      	ldr	r3, [pc, #560]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80026aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026b4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ba:	2302      	movs	r3, #2
 80026bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c2:	2303      	movs	r3, #3
 80026c4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026c6:	2307      	movs	r3, #7
 80026c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ce:	4619      	mov	r1, r3
 80026d0:	4883      	ldr	r0, [pc, #524]	; (80028e0 <HAL_UART_MspInit+0x520>)
 80026d2:	f002 fc6d 	bl	8004fb0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80026d6:	4b83      	ldr	r3, [pc, #524]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026d8:	4a83      	ldr	r2, [pc, #524]	; (80028e8 <HAL_UART_MspInit+0x528>)
 80026da:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80026dc:	4b81      	ldr	r3, [pc, #516]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026e2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e4:	4b7f      	ldr	r3, [pc, #508]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ea:	4b7e      	ldr	r3, [pc, #504]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026f0:	4b7c      	ldr	r3, [pc, #496]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026f8:	4b7a      	ldr	r3, [pc, #488]	; (80028e4 <HAL_UART_MspInit+0x524>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026fe:	4b79      	ldr	r3, [pc, #484]	; (80028e4 <HAL_UART_MspInit+0x524>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002704:	4b77      	ldr	r3, [pc, #476]	; (80028e4 <HAL_UART_MspInit+0x524>)
 8002706:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800270c:	4b75      	ldr	r3, [pc, #468]	; (80028e4 <HAL_UART_MspInit+0x524>)
 800270e:	2200      	movs	r2, #0
 8002710:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002712:	4b74      	ldr	r3, [pc, #464]	; (80028e4 <HAL_UART_MspInit+0x524>)
 8002714:	2200      	movs	r2, #0
 8002716:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002718:	4872      	ldr	r0, [pc, #456]	; (80028e4 <HAL_UART_MspInit+0x524>)
 800271a:	f002 f847 	bl	80047ac <HAL_DMA_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_MspInit+0x368>
      Error_Handler();
 8002724:	f7ff f9cc 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a6e      	ldr	r2, [pc, #440]	; (80028e4 <HAL_UART_MspInit+0x524>)
 800272c:	639a      	str	r2, [r3, #56]	; 0x38
 800272e:	4a6d      	ldr	r2, [pc, #436]	; (80028e4 <HAL_UART_MspInit+0x524>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002734:	4b6d      	ldr	r3, [pc, #436]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002736:	4a6e      	ldr	r2, [pc, #440]	; (80028f0 <HAL_UART_MspInit+0x530>)
 8002738:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800273a:	4b6c      	ldr	r3, [pc, #432]	; (80028ec <HAL_UART_MspInit+0x52c>)
 800273c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002740:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002742:	4b6a      	ldr	r3, [pc, #424]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002744:	2240      	movs	r2, #64	; 0x40
 8002746:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002748:	4b68      	ldr	r3, [pc, #416]	; (80028ec <HAL_UART_MspInit+0x52c>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800274e:	4b67      	ldr	r3, [pc, #412]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002750:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002754:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002756:	4b65      	ldr	r3, [pc, #404]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002758:	2200      	movs	r2, #0
 800275a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800275c:	4b63      	ldr	r3, [pc, #396]	; (80028ec <HAL_UART_MspInit+0x52c>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002762:	4b62      	ldr	r3, [pc, #392]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002764:	2200      	movs	r2, #0
 8002766:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002768:	4b60      	ldr	r3, [pc, #384]	; (80028ec <HAL_UART_MspInit+0x52c>)
 800276a:	2200      	movs	r2, #0
 800276c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800276e:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002770:	2200      	movs	r2, #0
 8002772:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002774:	485d      	ldr	r0, [pc, #372]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002776:	f002 f819 	bl	80047ac <HAL_DMA_Init>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8002780:	f7ff f99e 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a59      	ldr	r2, [pc, #356]	; (80028ec <HAL_UART_MspInit+0x52c>)
 8002788:	635a      	str	r2, [r3, #52]	; 0x34
 800278a:	4a58      	ldr	r2, [pc, #352]	; (80028ec <HAL_UART_MspInit+0x52c>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	2105      	movs	r1, #5
 8002794:	2027      	movs	r0, #39	; 0x27
 8002796:	f001 ffdf 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800279a:	2027      	movs	r0, #39	; 0x27
 800279c:	f001 fff8 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 80027a0:	e096      	b.n	80028d0 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART6)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a53      	ldr	r2, [pc, #332]	; (80028f4 <HAL_UART_MspInit+0x534>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	f040 8091 	bne.w	80028d0 <HAL_UART_MspInit+0x510>
    __HAL_RCC_USART6_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
 80027b2:	4b4a      	ldr	r3, [pc, #296]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b6:	4a49      	ldr	r2, [pc, #292]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027b8:	f043 0320 	orr.w	r3, r3, #32
 80027bc:	6453      	str	r3, [r2, #68]	; 0x44
 80027be:	4b47      	ldr	r3, [pc, #284]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c2:	f003 0320 	and.w	r3, r3, #32
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	4b43      	ldr	r3, [pc, #268]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	4a42      	ldr	r2, [pc, #264]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027d4:	f043 0304 	orr.w	r3, r3, #4
 80027d8:	6313      	str	r3, [r2, #48]	; 0x30
 80027da:	4b40      	ldr	r3, [pc, #256]	; (80028dc <HAL_UART_MspInit+0x51c>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027e6:	23c0      	movs	r3, #192	; 0xc0
 80027e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f2:	2303      	movs	r3, #3
 80027f4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027f6:	2308      	movs	r3, #8
 80027f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027fe:	4619      	mov	r1, r3
 8002800:	483d      	ldr	r0, [pc, #244]	; (80028f8 <HAL_UART_MspInit+0x538>)
 8002802:	f002 fbd5 	bl	8004fb0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002806:	4b3d      	ldr	r3, [pc, #244]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002808:	4a3d      	ldr	r2, [pc, #244]	; (8002900 <HAL_UART_MspInit+0x540>)
 800280a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800280c:	4b3b      	ldr	r3, [pc, #236]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800280e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002812:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002814:	4b39      	ldr	r3, [pc, #228]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800281a:	4b38      	ldr	r3, [pc, #224]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800281c:	2200      	movs	r2, #0
 800281e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002820:	4b36      	ldr	r3, [pc, #216]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002822:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002826:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002828:	4b34      	ldr	r3, [pc, #208]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800282a:	2200      	movs	r2, #0
 800282c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800282e:	4b33      	ldr	r3, [pc, #204]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002830:	2200      	movs	r2, #0
 8002832:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002834:	4b31      	ldr	r3, [pc, #196]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800283a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800283c:	4b2f      	ldr	r3, [pc, #188]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800283e:	2200      	movs	r2, #0
 8002840:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002842:	4b2e      	ldr	r3, [pc, #184]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002844:	2200      	movs	r2, #0
 8002846:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002848:	482c      	ldr	r0, [pc, #176]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800284a:	f001 ffaf 	bl	80047ac <HAL_DMA_Init>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <HAL_UART_MspInit+0x498>
      Error_Handler();
 8002854:	f7ff f934 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a28      	ldr	r2, [pc, #160]	; (80028fc <HAL_UART_MspInit+0x53c>)
 800285c:	639a      	str	r2, [r3, #56]	; 0x38
 800285e:	4a27      	ldr	r2, [pc, #156]	; (80028fc <HAL_UART_MspInit+0x53c>)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002864:	4b27      	ldr	r3, [pc, #156]	; (8002904 <HAL_UART_MspInit+0x544>)
 8002866:	4a28      	ldr	r2, [pc, #160]	; (8002908 <HAL_UART_MspInit+0x548>)
 8002868:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800286a:	4b26      	ldr	r3, [pc, #152]	; (8002904 <HAL_UART_MspInit+0x544>)
 800286c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002870:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002872:	4b24      	ldr	r3, [pc, #144]	; (8002904 <HAL_UART_MspInit+0x544>)
 8002874:	2240      	movs	r2, #64	; 0x40
 8002876:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002878:	4b22      	ldr	r3, [pc, #136]	; (8002904 <HAL_UART_MspInit+0x544>)
 800287a:	2200      	movs	r2, #0
 800287c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800287e:	4b21      	ldr	r3, [pc, #132]	; (8002904 <HAL_UART_MspInit+0x544>)
 8002880:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002884:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002886:	4b1f      	ldr	r3, [pc, #124]	; (8002904 <HAL_UART_MspInit+0x544>)
 8002888:	2200      	movs	r2, #0
 800288a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800288c:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_UART_MspInit+0x544>)
 800288e:	2200      	movs	r2, #0
 8002890:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002892:	4b1c      	ldr	r3, [pc, #112]	; (8002904 <HAL_UART_MspInit+0x544>)
 8002894:	2200      	movs	r2, #0
 8002896:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002898:	4b1a      	ldr	r3, [pc, #104]	; (8002904 <HAL_UART_MspInit+0x544>)
 800289a:	2200      	movs	r2, #0
 800289c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800289e:	4b19      	ldr	r3, [pc, #100]	; (8002904 <HAL_UART_MspInit+0x544>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80028a4:	4817      	ldr	r0, [pc, #92]	; (8002904 <HAL_UART_MspInit+0x544>)
 80028a6:	f001 ff81 	bl	80047ac <HAL_DMA_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <HAL_UART_MspInit+0x4f4>
      Error_Handler();
 80028b0:	f7ff f906 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a13      	ldr	r2, [pc, #76]	; (8002904 <HAL_UART_MspInit+0x544>)
 80028b8:	635a      	str	r2, [r3, #52]	; 0x34
 80028ba:	4a12      	ldr	r2, [pc, #72]	; (8002904 <HAL_UART_MspInit+0x544>)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80028c0:	2200      	movs	r2, #0
 80028c2:	2105      	movs	r1, #5
 80028c4:	2047      	movs	r0, #71	; 0x47
 80028c6:	f001 ff47 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80028ca:	2047      	movs	r0, #71	; 0x47
 80028cc:	f001 ff60 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 80028d0:	bf00      	nop
 80028d2:	3740      	adds	r7, #64	; 0x40
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40004800 	.word	0x40004800
 80028dc:	40023800 	.word	0x40023800
 80028e0:	40020c00 	.word	0x40020c00
 80028e4:	20004eec 	.word	0x20004eec
 80028e8:	40026028 	.word	0x40026028
 80028ec:	20004f90 	.word	0x20004f90
 80028f0:	40026058 	.word	0x40026058
 80028f4:	40011400 	.word	0x40011400
 80028f8:	40020800 	.word	0x40020800
 80028fc:	20004e8c 	.word	0x20004e8c
 8002900:	40026428 	.word	0x40026428
 8002904:	20005050 	.word	0x20005050
 8002908:	400264a0 	.word	0x400264a0

0800290c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800290c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002944 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002912:	490e      	ldr	r1, [pc, #56]	; (800294c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002914:	4a0e      	ldr	r2, [pc, #56]	; (8002950 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002918:	e002      	b.n	8002920 <LoopCopyDataInit>

0800291a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800291c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800291e:	3304      	adds	r3, #4

08002920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002924:	d3f9      	bcc.n	800291a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002926:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002928:	4c0b      	ldr	r4, [pc, #44]	; (8002958 <LoopFillZerobss+0x26>)
  movs r3, #0
 800292a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800292c:	e001      	b.n	8002932 <LoopFillZerobss>

0800292e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800292e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002930:	3204      	adds	r2, #4

08002932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002934:	d3fb      	bcc.n	800292e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002936:	f7ff fa0d 	bl	8001d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800293a:	f00b fc9b 	bl	800e274 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800293e:	f7ff f81d 	bl	800197c <main>
  bx  lr    
 8002942:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002944:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800294c:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8002950:	0800ecf4 	.word	0x0800ecf4
  ldr r2, =_sbss
 8002954:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8002958:	20006bb4 	.word	0x20006bb4

0800295c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800295c:	e7fe      	b.n	800295c <CAN1_RX0_IRQHandler>
	...

08002960 <fnd_com_modbus_rtu_init>:
modbus_regs sys_regs;
modbus_master master[2];
modbus_slave slaves[2];

void fnd_com_modbus_rtu_init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
    master_init(&master[0], &port[0], 1);
 8002964:	2201      	movs	r2, #1
 8002966:	490b      	ldr	r1, [pc, #44]	; (8002994 <fnd_com_modbus_rtu_init+0x34>)
 8002968:	480b      	ldr	r0, [pc, #44]	; (8002998 <fnd_com_modbus_rtu_init+0x38>)
 800296a:	f00a fcb9 	bl	800d2e0 <master_init>
    master_init(&master[1], &port[1], 1);
 800296e:	2201      	movs	r2, #1
 8002970:	490a      	ldr	r1, [pc, #40]	; (800299c <fnd_com_modbus_rtu_init+0x3c>)
 8002972:	480b      	ldr	r0, [pc, #44]	; (80029a0 <fnd_com_modbus_rtu_init+0x40>)
 8002974:	f00a fcb4 	bl	800d2e0 <master_init>
    slave_init(&slaves[0], &port[2], 1, &sys_regs);
 8002978:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <fnd_com_modbus_rtu_init+0x44>)
 800297a:	2201      	movs	r2, #1
 800297c:	490a      	ldr	r1, [pc, #40]	; (80029a8 <fnd_com_modbus_rtu_init+0x48>)
 800297e:	480b      	ldr	r0, [pc, #44]	; (80029ac <fnd_com_modbus_rtu_init+0x4c>)
 8002980:	f00b fba6 	bl	800e0d0 <slave_init>
    slave_init(&slaves[1], &port[3], 2, &sys_regs);
 8002984:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <fnd_com_modbus_rtu_init+0x44>)
 8002986:	2202      	movs	r2, #2
 8002988:	4909      	ldr	r1, [pc, #36]	; (80029b0 <fnd_com_modbus_rtu_init+0x50>)
 800298a:	480a      	ldr	r0, [pc, #40]	; (80029b4 <fnd_com_modbus_rtu_init+0x54>)
 800298c:	f00b fba0 	bl	800e0d0 <slave_init>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000004 	.word	0x20000004
 8002998:	2000607c 	.word	0x2000607c
 800299c:	20000010 	.word	0x20000010
 80029a0:	200064a0 	.word	0x200064a0
 80029a4:	20005a7c 	.word	0x20005a7c
 80029a8:	2000001c 	.word	0x2000001c
 80029ac:	2000523c 	.word	0x2000523c
 80029b0:	20000028 	.word	0x20000028
 80029b4:	2000565c 	.word	0x2000565c

080029b8 <fnd_com_modbus_rtu_uart_idle_irq>:
void fnd_com_modbus_rtu_uart_idle_irq(UART_HandleTypeDef *huart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
    if (huart == master[0].uart_port->uart)
 80029c0:	4b16      	ldr	r3, [pc, #88]	; (8002a1c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d103      	bne.n	80029d4 <fnd_com_modbus_rtu_uart_idle_irq+0x1c>
    {
        master_uart_idle(&master[0]);
 80029cc:	4813      	ldr	r0, [pc, #76]	; (8002a1c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 80029ce:	f00a fcd4 	bl	800d37a <master_uart_idle>
    }
    else if (huart == slaves[1].uart_port->uart)
    {
        slave_uart_idle(&slaves[1]);
    }
}
 80029d2:	e01e      	b.n	8002a12 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == master[1].uart_port->uart)
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 80029d6:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d103      	bne.n	80029ea <fnd_com_modbus_rtu_uart_idle_irq+0x32>
        master_uart_idle(&master[1]);
 80029e2:	480f      	ldr	r0, [pc, #60]	; (8002a20 <fnd_com_modbus_rtu_uart_idle_irq+0x68>)
 80029e4:	f00a fcc9 	bl	800d37a <master_uart_idle>
}
 80029e8:	e013      	b.n	8002a12 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == slaves[0].uart_port->uart)
 80029ea:	4b0e      	ldr	r3, [pc, #56]	; (8002a24 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d103      	bne.n	80029fe <fnd_com_modbus_rtu_uart_idle_irq+0x46>
        slave_uart_idle(&slaves[0]);
 80029f6:	480b      	ldr	r0, [pc, #44]	; (8002a24 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 80029f8:	f00b fba2 	bl	800e140 <slave_uart_idle>
}
 80029fc:	e009      	b.n	8002a12 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == slaves[1].uart_port->uart)
 80029fe:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 8002a00:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d102      	bne.n	8002a12 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
        slave_uart_idle(&slaves[1]);
 8002a0c:	4806      	ldr	r0, [pc, #24]	; (8002a28 <fnd_com_modbus_rtu_uart_idle_irq+0x70>)
 8002a0e:	f00b fb97 	bl	800e140 <slave_uart_idle>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	2000607c 	.word	0x2000607c
 8002a20:	200064a0 	.word	0x200064a0
 8002a24:	2000523c 	.word	0x2000523c
 8002a28:	2000565c 	.word	0x2000565c

08002a2c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
    if (huart == master[0].uart_port->uart)
 8002a34:	4b17      	ldr	r3, [pc, #92]	; (8002a94 <HAL_UART_TxCpltCallback+0x68>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d104      	bne.n	8002a4a <HAL_UART_TxCpltCallback+0x1e>
    {
        master_set_tx_rx(&master[0], rx);
 8002a40:	2100      	movs	r1, #0
 8002a42:	4814      	ldr	r0, [pc, #80]	; (8002a94 <HAL_UART_TxCpltCallback+0x68>)
 8002a44:	f00a fc80 	bl	800d348 <master_set_tx_rx>
 8002a48:	e00a      	b.n	8002a60 <HAL_UART_TxCpltCallback+0x34>
    }
    else if (huart == master[1].uart_port->uart)
 8002a4a:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <HAL_UART_TxCpltCallback+0x68>)
 8002a4c:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d103      	bne.n	8002a60 <HAL_UART_TxCpltCallback+0x34>
    {
        master_set_tx_rx(&master[1], rx);
 8002a58:	2100      	movs	r1, #0
 8002a5a:	480f      	ldr	r0, [pc, #60]	; (8002a98 <HAL_UART_TxCpltCallback+0x6c>)
 8002a5c:	f00a fc74 	bl	800d348 <master_set_tx_rx>
    }
    if (huart == slaves[0].uart_port->uart)
 8002a60:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <HAL_UART_TxCpltCallback+0x70>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d104      	bne.n	8002a76 <HAL_UART_TxCpltCallback+0x4a>
    {
        slave_set_tx_rx(&slaves[0], rx);
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	480b      	ldr	r0, [pc, #44]	; (8002a9c <HAL_UART_TxCpltCallback+0x70>)
 8002a70:	f00b fba6 	bl	800e1c0 <slave_set_tx_rx>
    }
    else if (huart == slaves[1].uart_port->uart)
    {
        slave_set_tx_rx(&slaves[1], rx);
    }
}
 8002a74:	e00a      	b.n	8002a8c <HAL_UART_TxCpltCallback+0x60>
    else if (huart == slaves[1].uart_port->uart)
 8002a76:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <HAL_UART_TxCpltCallback+0x70>)
 8002a78:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d103      	bne.n	8002a8c <HAL_UART_TxCpltCallback+0x60>
        slave_set_tx_rx(&slaves[1], rx);
 8002a84:	2100      	movs	r1, #0
 8002a86:	4806      	ldr	r0, [pc, #24]	; (8002aa0 <HAL_UART_TxCpltCallback+0x74>)
 8002a88:	f00b fb9a 	bl	800e1c0 <slave_set_tx_rx>
}
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	2000607c 	.word	0x2000607c
 8002a98:	200064a0 	.word	0x200064a0
 8002a9c:	2000523c 	.word	0x2000523c
 8002aa0:	2000565c 	.word	0x2000565c

08002aa4 <fnd_com_modbus_rtu_slave1_wait>:
void fnd_com_modbus_rtu_master2_read_write(void)
{
}

void fnd_com_modbus_rtu_slave1_wait(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[0]);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <fnd_com_modbus_rtu_slave1_wait+0x10>)
 8002aaa:	f00b fba2 	bl	800e1f2 <slave_wait_request>
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	2000523c 	.word	0x2000523c

08002ab8 <fnd_com_modbus_rtu_slave2_wait>:
void fnd_com_modbus_rtu_slave2_wait(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[1]);
 8002abc:	4802      	ldr	r0, [pc, #8]	; (8002ac8 <fnd_com_modbus_rtu_slave2_wait+0x10>)
 8002abe:	f00b fb98 	bl	800e1f2 <slave_wait_request>
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	2000565c 	.word	0x2000565c

08002acc <fnd_input_peripheral_init>:
#include "fnd_input.h"
#include "fnd_com.h"

void fnd_input_peripheral_init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
    fnd_input_adc_init();
 8002ad0:	f000 f9f4 	bl	8002ebc <fnd_input_adc_init>
    fnd_input_tim_input_capture_init();
 8002ad4:	f000 fbf6 	bl	80032c4 <fnd_input_tim_input_capture_init>
}
 8002ad8:	bf00      	nop
 8002ada:	bd80      	pop	{r7, pc}

08002adc <fnd_input_update_value>:

void fnd_input_update_value(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	; 0x30
 8002ae0:	af00      	add	r7, sp, #0
    float adc_values[6];
    uint8_t gpio_values[8];
    uint16_t speed_values[2];

    fnd_input_adc_read_pressure_difference(adc_values);
 8002ae2:	f107 0310 	add.w	r3, r7, #16
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f9f6 	bl	8002ed8 <fnd_input_adc_read_pressure_difference>
    for (uint8_t i = 0; i < 3; i++)
 8002aec:	2300      	movs	r3, #0
 8002aee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002af2:	e019      	b.n	8002b28 <fnd_input_update_value+0x4c>
    {
        sys_regs.inputs[INPUT_PRE_START + i] = (int16_t)(adc_values[i]);
 8002af4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002afe:	4413      	add	r3, r2
 8002b00:	3b20      	subs	r3, #32
 8002b02:	edd3 7a00 	vldr	s15, [r3]
 8002b06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b0e:	ee17 2a90 	vmov	r2, s15
 8002b12:	b211      	sxth	r1, r2
 8002b14:	4a69      	ldr	r2, [pc, #420]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002b16:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002b1a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 3; i++)
 8002b1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b22:	3301      	adds	r3, #1
 8002b24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002b28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d9e1      	bls.n	8002af4 <fnd_input_update_value+0x18>
    }

    fnd_input_adc_read_valve_feedback(adc_values);
 8002b30:	f107 0310 	add.w	r3, r7, #16
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f9ed 	bl	8002f14 <fnd_input_adc_read_valve_feedback>
    sys_regs.inputs[INPUT_VAL_START] = (int16_t)(adc_values[0]);
 8002b3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b42:	ee17 3a90 	vmov	r3, s15
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	4b5c      	ldr	r3, [pc, #368]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002b4a:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206

    fnd_input_adc_read_ntc_temp(adc_values);
 8002b4e:	f107 0310 	add.w	r3, r7, #16
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 fa10 	bl	8002f78 <fnd_input_adc_read_ntc_temp>
    for (uint8_t i = 0; i < 6; i++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002b5e:	e01e      	b.n	8002b9e <fnd_input_update_value+0xc2>
    {
        sys_regs.inputs[INPUT_NTC_START + i] = (int16_t)(adc_values[i] * 10);
 8002b60:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3b20      	subs	r3, #32
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002b7e:	3304      	adds	r3, #4
 8002b80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b84:	ee17 2a90 	vmov	r2, s15
 8002b88:	b211      	sxth	r1, r2
 8002b8a:	4a4c      	ldr	r2, [pc, #304]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002b8c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002b90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 6; i++)
 8002b94:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002b98:	3301      	adds	r3, #1
 8002b9a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002b9e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002ba2:	2b05      	cmp	r3, #5
 8002ba4:	d9dc      	bls.n	8002b60 <fnd_input_update_value+0x84>
    }

    fnd_input_gpio_read_di(gpio_values);
 8002ba6:	f107 0308 	add.w	r3, r7, #8
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 fa3a 	bl	8003024 <fnd_input_gpio_read_di>
    for (uint8_t i = 0; i < 4; i++)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002bb6:	e014      	b.n	8002be2 <fnd_input_update_value+0x106>
    {
        sys_regs.inputs[INPUT_DIN_START + i] = gpio_values[i];
 8002bb8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002bbc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8002bc6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002bca:	330e      	adds	r3, #14
 8002bcc:	b211      	sxth	r1, r2
 8002bce:	4a3b      	ldr	r2, [pc, #236]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002bd0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 4; i++)
 8002bd8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002bdc:	3301      	adds	r3, #1
 8002bde:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002be2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d9e6      	bls.n	8002bb8 <fnd_input_update_value+0xdc>
    }

    fnd_input_gpio_read_id(gpio_values);
 8002bea:	f107 0308 	add.w	r3, r7, #8
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fa46 	bl	8003080 <fnd_input_gpio_read_id>
    for (uint8_t i = 0; i < 8; i++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002bfa:	e01f      	b.n	8002c3c <fnd_input_update_value+0x160>
    {
        uint8_t bit_value = (gpio_values[i] == 1) ? 0x01 : 0x00;
 8002bfc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002c00:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002c04:	4413      	add	r3, r2
 8002c06:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	bf0c      	ite	eq
 8002c0e:	2301      	moveq	r3, #1
 8002c10:	2300      	movne	r3, #0
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        sys_regs.inputs[INPUT_ID_START] = (sys_regs.inputs[INPUT_ID_START] << 1) | bit_value;
 8002c18:	4b28      	ldr	r3, [pc, #160]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002c1a:	f9b3 3228 	ldrsh.w	r3, [r3, #552]	; 0x228
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	b21a      	sxth	r2, r3
 8002c22:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002c26:	b21b      	sxth	r3, r3
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	b21a      	sxth	r2, r3
 8002c2c:	4b23      	ldr	r3, [pc, #140]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002c2e:	f8a3 2228 	strh.w	r2, [r3, #552]	; 0x228
    for (uint8_t i = 0; i < 8; i++)
 8002c32:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002c36:	3301      	adds	r3, #1
 8002c38:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002c3c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002c40:	2b07      	cmp	r3, #7
 8002c42:	d9db      	bls.n	8002bfc <fnd_input_update_value+0x120>
    }

    static uint8_t count = 0;
    count = (count + 1) % 20;
 8002c44:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <fnd_input_update_value+0x1e4>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <fnd_input_update_value+0x1e8>)
 8002c4c:	fb83 1302 	smull	r1, r3, r3, r2
 8002c50:	10d9      	asrs	r1, r3, #3
 8002c52:	17d3      	asrs	r3, r2, #31
 8002c54:	1ac9      	subs	r1, r1, r3
 8002c56:	460b      	mov	r3, r1
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	1ad1      	subs	r1, r2, r3
 8002c60:	b2ca      	uxtb	r2, r1
 8002c62:	4b17      	ldr	r3, [pc, #92]	; (8002cc0 <fnd_input_update_value+0x1e4>)
 8002c64:	701a      	strb	r2, [r3, #0]
    if (count == 0)
 8002c66:	4b16      	ldr	r3, [pc, #88]	; (8002cc0 <fnd_input_update_value+0x1e4>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d121      	bne.n	8002cb2 <fnd_input_update_value+0x1d6>
    {
        fnd_input_tim_input_read_speed(speed_values);
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fb55 	bl	8003320 <fnd_input_tim_input_read_speed>
        for (uint8_t i = 0; i < 2; i++)
 8002c76:	2300      	movs	r3, #0
 8002c78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002c7c:	e015      	b.n	8002caa <fnd_input_update_value+0x1ce>
        {
            sys_regs.inputs[INPUT_FANSPD_START + i] = (int16_t)speed_values[i];
 8002c7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002c88:	4413      	add	r3, r2
 8002c8a:	f833 2c2c 	ldrh.w	r2, [r3, #-44]
 8002c8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002c92:	3312      	adds	r3, #18
 8002c94:	b211      	sxth	r1, r2
 8002c96:	4a09      	ldr	r2, [pc, #36]	; (8002cbc <fnd_input_update_value+0x1e0>)
 8002c98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c9c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t i = 0; i < 2; i++)
 8002ca0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002caa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d9e5      	bls.n	8002c7e <fnd_input_update_value+0x1a2>
        }
    }
}
 8002cb2:	bf00      	nop
 8002cb4:	3730      	adds	r7, #48	; 0x30
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20005a7c 	.word	0x20005a7c
 8002cc0:	20000198 	.word	0x20000198
 8002cc4:	66666667 	.word	0x66666667

08002cc8 <fnd_input_update_sht_value>:

void fnd_input_update_sht_value(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
    float sht1_values[2] = {0};
 8002cce:	f107 030c 	add.w	r3, r7, #12
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	605a      	str	r2, [r3, #4]
    float sht2_values[2] = {0};
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef status = fnd_input_i2c_read_sht_temp_humi(0, sht1_values);
 8002ce0:	f107 030c 	add.w	r3, r7, #12
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	f000 fa4a 	bl	8003180 <fnd_input_i2c_read_sht_temp_humi>
 8002cec:	4603      	mov	r3, r0
 8002cee:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	75fb      	strb	r3, [r7, #23]
 8002cf4:	e020      	b.n	8002d38 <fnd_input_update_sht_value+0x70>
    {
        sys_regs.inputs[INPUT_SHT_START + i] = (status == HAL_OK) ? (int16_t)(sht1_values[i] * 10) : (-1);
 8002cf6:	7d7b      	ldrb	r3, [r7, #21]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d111      	bne.n	8002d20 <fnd_input_update_sht_value+0x58>
 8002cfc:	7dfb      	ldrb	r3, [r7, #23]
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	f107 0218 	add.w	r2, r7, #24
 8002d04:	4413      	add	r3, r2
 8002d06:	3b0c      	subs	r3, #12
 8002d08:	edd3 7a00 	vldr	s15, [r3]
 8002d0c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d18:	ee17 3a90 	vmov	r3, s15
 8002d1c:	b21a      	sxth	r2, r3
 8002d1e:	e001      	b.n	8002d24 <fnd_input_update_sht_value+0x5c>
 8002d20:	f04f 32ff 	mov.w	r2, #4294967295
 8002d24:	7dfb      	ldrb	r3, [r7, #23]
 8002d26:	330a      	adds	r3, #10
 8002d28:	491e      	ldr	r1, [pc, #120]	; (8002da4 <fnd_input_update_sht_value+0xdc>)
 8002d2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d2e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
 8002d34:	3301      	adds	r3, #1
 8002d36:	75fb      	strb	r3, [r7, #23]
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d9db      	bls.n	8002cf6 <fnd_input_update_sht_value+0x2e>
    }

    status = fnd_input_i2c_read_sht_temp_humi(1, sht2_values);
 8002d3e:	1d3b      	adds	r3, r7, #4
 8002d40:	4619      	mov	r1, r3
 8002d42:	2001      	movs	r0, #1
 8002d44:	f000 fa1c 	bl	8003180 <fnd_input_i2c_read_sht_temp_humi>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	75bb      	strb	r3, [r7, #22]
 8002d50:	e020      	b.n	8002d94 <fnd_input_update_sht_value+0xcc>
    {
        sys_regs.inputs[INPUT_SHT_START + 2 + i] = (status == HAL_OK) ? (int16_t)(sht2_values[i] * 10) : (-1);
 8002d52:	7d7b      	ldrb	r3, [r7, #21]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d111      	bne.n	8002d7c <fnd_input_update_sht_value+0xb4>
 8002d58:	7dbb      	ldrb	r3, [r7, #22]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	f107 0218 	add.w	r2, r7, #24
 8002d60:	4413      	add	r3, r2
 8002d62:	3b14      	subs	r3, #20
 8002d64:	edd3 7a00 	vldr	s15, [r3]
 8002d68:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d74:	ee17 3a90 	vmov	r3, s15
 8002d78:	b21a      	sxth	r2, r3
 8002d7a:	e001      	b.n	8002d80 <fnd_input_update_sht_value+0xb8>
 8002d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d80:	7dbb      	ldrb	r3, [r7, #22]
 8002d82:	330c      	adds	r3, #12
 8002d84:	4907      	ldr	r1, [pc, #28]	; (8002da4 <fnd_input_update_sht_value+0xdc>)
 8002d86:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d8a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002d8e:	7dbb      	ldrb	r3, [r7, #22]
 8002d90:	3301      	adds	r3, #1
 8002d92:	75bb      	strb	r3, [r7, #22]
 8002d94:	7dbb      	ldrb	r3, [r7, #22]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d9db      	bls.n	8002d52 <fnd_input_update_sht_value+0x8a>
    }
}
 8002d9a:	bf00      	nop
 8002d9c:	bf00      	nop
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20005a7c 	.word	0x20005a7c

08002da8 <get_channel_average>:
#define NTC_TOTAL_CH 6

uint32_t fnd_adc_data[ADC_TOTAL_CH * DATA_PER_CH];

static float get_channel_average(uint8_t ch_idx)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
    float sum = 0;
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002db8:	2300      	movs	r3, #0
 8002dba:	72fb      	strb	r3, [r7, #11]
 8002dbc:	e017      	b.n	8002dee <get_channel_average+0x46>
    {
        sum = sum + fnd_adc_data[ch_idx + i * ADC_TOTAL_CH];
 8002dbe:	79f9      	ldrb	r1, [r7, #7]
 8002dc0:	7afa      	ldrb	r2, [r7, #11]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	440b      	add	r3, r1
 8002dce:	4a11      	ldr	r2, [pc, #68]	; (8002e14 <get_channel_average+0x6c>)
 8002dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd4:	ee07 3a90 	vmov	s15, r3
 8002dd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ddc:	ed97 7a03 	vldr	s14, [r7, #12]
 8002de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de4:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002de8:	7afb      	ldrb	r3, [r7, #11]
 8002dea:	3301      	adds	r3, #1
 8002dec:	72fb      	strb	r3, [r7, #11]
 8002dee:	7afb      	ldrb	r3, [r7, #11]
 8002df0:	2b09      	cmp	r3, #9
 8002df2:	d9e4      	bls.n	8002dbe <get_channel_average+0x16>
    }
    return sum / DATA_PER_CH;
 8002df4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002df8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002dfc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e00:	eef0 7a66 	vmov.f32	s15, s13
}
 8002e04:	eeb0 0a67 	vmov.f32	s0, s15
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	200068c4 	.word	0x200068c4

08002e18 <calculate_ntc_temperature>:

static float calculate_ntc_temperature(double res_value, double res_ref, double b_value)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e22:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e26:	ed87 2b00 	vstr	d2, [r7]
    return (float)(1 / (((log(res_value / res_ref)) / b_value) + (1 / (273.15 + 25))) - 273.15);
 8002e2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e32:	f7fd fcb3 	bl	800079c <__aeabi_ddiv>
 8002e36:	4602      	mov	r2, r0
 8002e38:	460b      	mov	r3, r1
 8002e3a:	ec43 2b17 	vmov	d7, r2, r3
 8002e3e:	eeb0 0a47 	vmov.f32	s0, s14
 8002e42:	eef0 0a67 	vmov.f32	s1, s15
 8002e46:	f00b fb17 	bl	800e478 <log>
 8002e4a:	ec51 0b10 	vmov	r0, r1, d0
 8002e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e52:	f7fd fca3 	bl	800079c <__aeabi_ddiv>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	a315      	add	r3, pc, #84	; (adr r3, 8002eb4 <calculate_ntc_temperature+0x9c>)
 8002e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e64:	f7fd f9ba 	bl	80001dc <__adddf3>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	f04f 0000 	mov.w	r0, #0
 8002e70:	490f      	ldr	r1, [pc, #60]	; (8002eb0 <calculate_ntc_temperature+0x98>)
 8002e72:	f7fd fc93 	bl	800079c <__aeabi_ddiv>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	a30a      	add	r3, pc, #40	; (adr r3, 8002ea8 <calculate_ntc_temperature+0x90>)
 8002e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e84:	f7fd f9a8 	bl	80001d8 <__aeabi_dsub>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f7fd fe52 	bl	8000b38 <__aeabi_d2f>
 8002e94:	4603      	mov	r3, r0
 8002e96:	ee07 3a90 	vmov	s15, r3
}
 8002e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	f3af 8000 	nop.w
 8002ea8:	66666666 	.word	0x66666666
 8002eac:	40711266 	.word	0x40711266
 8002eb0:	3ff00000 	.word	0x3ff00000
 8002eb4:	dcb5db83 	.word	0xdcb5db83
 8002eb8:	3f6b79e1 	.word	0x3f6b79e1

08002ebc <fnd_input_adc_init>:

void fnd_input_adc_init(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, fnd_adc_data, ADC_TOTAL_CH * DATA_PER_CH);
 8002ec0:	2282      	movs	r2, #130	; 0x82
 8002ec2:	4903      	ldr	r1, [pc, #12]	; (8002ed0 <fnd_input_adc_init+0x14>)
 8002ec4:	4803      	ldr	r0, [pc, #12]	; (8002ed4 <fnd_input_adc_init+0x18>)
 8002ec6:	f000 ffad 	bl	8003e24 <HAL_ADC_Start_DMA>
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	200068c4 	.word	0x200068c4
 8002ed4:	20004b70 	.word	0x20004b70

08002ed8 <fnd_input_adc_read_pressure_difference>:

void fnd_input_adc_read_pressure_difference(float *values)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
 8002ee4:	e00e      	b.n	8002f04 <fnd_input_adc_read_pressure_difference+0x2c>
    {
        float delta_p_adc_value = get_channel_average(i + DELTA_P_START_CH);
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ff5d 	bl	8002da8 <get_channel_average>
 8002eee:	ed87 0a02 	vstr	s0, [r7, #8]
        values[i] = delta_p_adc_value;
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	3301      	adds	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d9ed      	bls.n	8002ee6 <fnd_input_adc_read_pressure_difference+0xe>
    }
}
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <fnd_input_adc_read_valve_feedback>:

void fnd_input_adc_read_valve_feedback(float *values)
{
 8002f14:	b590      	push	{r4, r7, lr}
 8002f16:	b087      	sub	sp, #28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	75fb      	strb	r3, [r7, #23]
 8002f20:	e020      	b.n	8002f64 <fnd_input_adc_read_valve_feedback+0x50>
    {
        double valve_pos_adc_value = get_channel_average(i + VALVE_FB_START_CH) / 100.0;
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
 8002f24:	3303      	adds	r3, #3
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff3d 	bl	8002da8 <get_channel_average>
 8002f2e:	ee10 3a10 	vmov	r3, s0
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd fab0 	bl	8000498 <__aeabi_f2d>
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <fnd_input_adc_read_valve_feedback+0x60>)
 8002f3e:	f7fd fc2d 	bl	800079c <__aeabi_ddiv>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	e9c7 2302 	strd	r2, r3, [r7, #8]
        values[i] = (float)valve_pos_adc_value;
 8002f4a:	7dfb      	ldrb	r3, [r7, #23]
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	18d4      	adds	r4, r2, r3
 8002f52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f56:	f7fd fdef 	bl	8000b38 <__aeabi_d2f>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 8002f5e:	7dfb      	ldrb	r3, [r7, #23]
 8002f60:	3301      	adds	r3, #1
 8002f62:	75fb      	strb	r3, [r7, #23]
 8002f64:	7dfb      	ldrb	r3, [r7, #23]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0db      	beq.n	8002f22 <fnd_input_adc_read_valve_feedback+0xe>
    }
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	371c      	adds	r7, #28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd90      	pop	{r4, r7, pc}
 8002f74:	40590000 	.word	0x40590000

08002f78 <fnd_input_adc_read_ntc_temp>:

void fnd_input_adc_read_ntc_temp(float *values)
{
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 8002f80:	2300      	movs	r3, #0
 8002f82:	75fb      	strb	r3, [r7, #23]
 8002f84:	e03a      	b.n	8002ffc <fnd_input_adc_read_ntc_temp+0x84>
    {
        float ntc_adc_value = get_channel_average(i + NTC_START_CH);
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff ff0b 	bl	8002da8 <get_channel_average>
 8002f92:	ed87 0a04 	vstr	s0, [r7, #16]
        float ntc_resister_value = (float)1.0 * ntc_adc_value / (4096.0 - ntc_adc_value);
 8002f96:	6938      	ldr	r0, [r7, #16]
 8002f98:	f7fd fa7e 	bl	8000498 <__aeabi_f2d>
 8002f9c:	4604      	mov	r4, r0
 8002f9e:	460d      	mov	r5, r1
 8002fa0:	6938      	ldr	r0, [r7, #16]
 8002fa2:	f7fd fa79 	bl	8000498 <__aeabi_f2d>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	460b      	mov	r3, r1
 8002faa:	f04f 0000 	mov.w	r0, #0
 8002fae:	491c      	ldr	r1, [pc, #112]	; (8003020 <fnd_input_adc_read_ntc_temp+0xa8>)
 8002fb0:	f7fd f912 	bl	80001d8 <__aeabi_dsub>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4620      	mov	r0, r4
 8002fba:	4629      	mov	r1, r5
 8002fbc:	f7fd fbee 	bl	800079c <__aeabi_ddiv>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f7fd fdb6 	bl	8000b38 <__aeabi_d2f>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	60fb      	str	r3, [r7, #12]
        values[i] = calculate_ntc_temperature(ntc_resister_value, 10.0, 3950);
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f7fd fa61 	bl	8000498 <__aeabi_f2d>
 8002fd6:	7dfb      	ldrb	r3, [r7, #23]
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	18d4      	adds	r4, r2, r3
 8002fde:	ed9f 2b0c 	vldr	d2, [pc, #48]	; 8003010 <fnd_input_adc_read_ntc_temp+0x98>
 8002fe2:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8003018 <fnd_input_adc_read_ntc_temp+0xa0>
 8002fe6:	ec41 0b10 	vmov	d0, r0, r1
 8002fea:	f7ff ff15 	bl	8002e18 <calculate_ntc_temperature>
 8002fee:	eef0 7a40 	vmov.f32	s15, s0
 8002ff2:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	75fb      	strb	r3, [r7, #23]
 8002ffc:	7dfb      	ldrb	r3, [r7, #23]
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	d9c1      	bls.n	8002f86 <fnd_input_adc_read_ntc_temp+0xe>
    }
}
 8003002:	bf00      	nop
 8003004:	bf00      	nop
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bdb0      	pop	{r4, r5, r7, pc}
 800300c:	f3af 8000 	nop.w
 8003010:	00000000 	.word	0x00000000
 8003014:	40aedc00 	.word	0x40aedc00
 8003018:	00000000 	.word	0x00000000
 800301c:	40240000 	.word	0x40240000
 8003020:	40b00000 	.word	0x40b00000

08003024 <fnd_input_gpio_read_di>:
GPIO_TypeDef *gpio_id_port[8] = {IDA1_GPIO_Port, IDA2_GPIO_Port, IDA3_GPIO_Port, IDA4_GPIO_Port, IDB1_GPIO_Port, IDB2_GPIO_Port, IDB3_GPIO_Port, IDB4_GPIO_Port};

uint16_t gpio_id_pin[8] = {IDA1_Pin, IDA2_Pin, IDA3_Pin, IDA4_Pin, IDB1_Pin, IDB2_Pin, IDB3_Pin, IDB4_Pin};

void fnd_input_gpio_read_di(uint8_t *values)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 800302c:	2300      	movs	r3, #0
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	e019      	b.n	8003066 <fnd_input_gpio_read_di+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_input_port[i], gpio_input_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	4a10      	ldr	r2, [pc, #64]	; (8003078 <fnd_input_gpio_read_di+0x54>)
 8003036:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	490f      	ldr	r1, [pc, #60]	; (800307c <fnd_input_gpio_read_di+0x58>)
 800303e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003042:	4619      	mov	r1, r3
 8003044:	4610      	mov	r0, r2
 8003046:	f002 f94f 	bl	80052e8 <HAL_GPIO_ReadPin>
 800304a:	4603      	mov	r3, r0
 800304c:	2b01      	cmp	r3, #1
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2d9      	uxtb	r1, r3
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	4413      	add	r3, r2
 800305c:	460a      	mov	r2, r1
 800305e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	3301      	adds	r3, #1
 8003064:	73fb      	strb	r3, [r7, #15]
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d9e2      	bls.n	8003032 <fnd_input_gpio_read_di+0xe>
    }
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20000034 	.word	0x20000034
 800307c:	20000044 	.word	0x20000044

08003080 <fnd_input_gpio_read_id>:

void fnd_input_gpio_read_id(uint8_t *values)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++)
 8003088:	2300      	movs	r3, #0
 800308a:	73fb      	strb	r3, [r7, #15]
 800308c:	e019      	b.n	80030c2 <fnd_input_gpio_read_id+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_id_port[i], gpio_id_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	4a10      	ldr	r2, [pc, #64]	; (80030d4 <fnd_input_gpio_read_id+0x54>)
 8003092:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003096:	7bfb      	ldrb	r3, [r7, #15]
 8003098:	490f      	ldr	r1, [pc, #60]	; (80030d8 <fnd_input_gpio_read_id+0x58>)
 800309a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800309e:	4619      	mov	r1, r3
 80030a0:	4610      	mov	r0, r2
 80030a2:	f002 f921 	bl	80052e8 <HAL_GPIO_ReadPin>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	bf0c      	ite	eq
 80030ac:	2301      	moveq	r3, #1
 80030ae:	2300      	movne	r3, #0
 80030b0:	b2d9      	uxtb	r1, r3
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	4413      	add	r3, r2
 80030b8:	460a      	mov	r2, r1
 80030ba:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++)
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	3301      	adds	r3, #1
 80030c0:	73fb      	strb	r3, [r7, #15]
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
 80030c4:	2b07      	cmp	r3, #7
 80030c6:	d9e2      	bls.n	800308e <fnd_input_gpio_read_id+0xe>
    }
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	2000004c 	.word	0x2000004c
 80030d8:	2000006c 	.word	0x2000006c

080030dc <sht_write_cmd>:
#define I2C_TIMEOUT 100

I2C_HandleTypeDef *sht_i2c[2] = {&hi2c1, &hi2c3};

static HAL_StatusTypeDef sht_write_cmd(I2C_HandleTypeDef *hi2c, uint16_t cmd)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af02      	add	r7, sp, #8
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	460b      	mov	r3, r1
 80030e6:	807b      	strh	r3, [r7, #2]
    uint8_t buff[2] = {cmd >> 8, cmd};
 80030e8:	887b      	ldrh	r3, [r7, #2]
 80030ea:	0a1b      	lsrs	r3, r3, #8
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	733b      	strb	r3, [r7, #12]
 80030f2:	887b      	ldrh	r3, [r7, #2]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, SHT_ADDR, buff, 2, I2C_TIMEOUT);
 80030f8:	f107 020c 	add.w	r2, r7, #12
 80030fc:	2364      	movs	r3, #100	; 0x64
 80030fe:	9300      	str	r3, [sp, #0]
 8003100:	2302      	movs	r3, #2
 8003102:	2188      	movs	r1, #136	; 0x88
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f002 fa65 	bl	80055d4 <HAL_I2C_Master_Transmit>
 800310a:	4603      	mov	r3, r0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <calculate_crc>:

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 800311e:	23ff      	movs	r3, #255	; 0xff
 8003120:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < length; i++)
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	e020      	b.n	800316a <calculate_crc+0x56>
    {
        crc ^= data[i];
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	4413      	add	r3, r2
 800312e:	781a      	ldrb	r2, [r3, #0]
 8003130:	7dfb      	ldrb	r3, [r7, #23]
 8003132:	4053      	eors	r3, r2
 8003134:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8003136:	2300      	movs	r3, #0
 8003138:	60fb      	str	r3, [r7, #12]
 800313a:	e010      	b.n	800315e <calculate_crc+0x4a>
        {
            if ((crc & 0x80u) != 0)
 800313c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003140:	2b00      	cmp	r3, #0
 8003142:	da06      	bge.n	8003152 <calculate_crc+0x3e>
            {
                crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8003144:	7dfb      	ldrb	r3, [r7, #23]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	b2db      	uxtb	r3, r3
 800314a:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800314e:	75fb      	strb	r3, [r7, #23]
 8003150:	e002      	b.n	8003158 <calculate_crc+0x44>
            }
            else
            {
                crc <<= 1u;
 8003152:	7dfb      	ldrb	r3, [r7, #23]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3301      	adds	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b07      	cmp	r3, #7
 8003162:	d9eb      	bls.n	800313c <calculate_crc+0x28>
    for (size_t i = 0; i < length; i++)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	3301      	adds	r3, #1
 8003168:	613b      	str	r3, [r7, #16]
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d3da      	bcc.n	8003128 <calculate_crc+0x14>
            }
        }
    }
    return crc;
 8003172:	7dfb      	ldrb	r3, [r7, #23]
}
 8003174:	4618      	mov	r0, r3
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <fnd_input_i2c_read_sht_temp_humi>:

HAL_StatusTypeDef fnd_input_i2c_read_sht_temp_humi(uint8_t idx, float *values)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af02      	add	r7, sp, #8
 8003186:	4603      	mov	r3, r0
 8003188:	6039      	str	r1, [r7, #0]
 800318a:	71fb      	strb	r3, [r7, #7]
    uint8_t buff[6] = {0};
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	2300      	movs	r3, #0
 8003192:	823b      	strh	r3, [r7, #16]

    if (HAL_I2C_IsDeviceReady(sht_i2c[idx], SHT_ADDR, 10, I2C_TIMEOUT) != HAL_OK)
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	4a46      	ldr	r2, [pc, #280]	; (80032b0 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 8003198:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800319c:	2364      	movs	r3, #100	; 0x64
 800319e:	220a      	movs	r2, #10
 80031a0:	2188      	movs	r1, #136	; 0x88
 80031a2:	f002 fd3b 	bl	8005c1c <HAL_I2C_IsDeviceReady>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00c      	beq.n	80031c6 <fnd_input_i2c_read_sht_temp_humi+0x46>
    {
        if (idx == 0)
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d102      	bne.n	80031b8 <fnd_input_i2c_read_sht_temp_humi+0x38>
        {
            MX_I2C1_Init();
 80031b2:	f7fe fae7 	bl	8001784 <MX_I2C1_Init>
 80031b6:	e004      	b.n	80031c2 <fnd_input_i2c_read_sht_temp_humi+0x42>
        }
        else if (idx == 1)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <fnd_input_i2c_read_sht_temp_humi+0x42>
        {
            MX_I2C3_Init();
 80031be:	f7fe fb0f 	bl	80017e0 <MX_I2C3_Init>
        }
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e070      	b.n	80032a8 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (sht_write_cmd(sht_i2c[idx], 0x240B) != HAL_OK)
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	4a39      	ldr	r2, [pc, #228]	; (80032b0 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 80031ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ce:	f242 410b 	movw	r1, #9227	; 0x240b
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff ff82 	bl	80030dc <sht_write_cmd>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <fnd_input_i2c_read_sht_temp_humi+0x62>
    {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e062      	b.n	80032a8 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    osDelay(50);
 80031e2:	2032      	movs	r0, #50	; 0x32
 80031e4:	f006 fc92 	bl	8009b0c <osDelay>

    if (HAL_I2C_Master_Receive(sht_i2c[idx], SHT_ADDR | 0x01, buff, 6, I2C_TIMEOUT) != HAL_OK)
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	4a31      	ldr	r2, [pc, #196]	; (80032b0 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 80031ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80031f0:	f107 020c 	add.w	r2, r7, #12
 80031f4:	2364      	movs	r3, #100	; 0x64
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	2306      	movs	r3, #6
 80031fa:	2189      	movs	r1, #137	; 0x89
 80031fc:	f002 fae8 	bl	80057d0 <HAL_I2C_Master_Receive>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <fnd_input_i2c_read_sht_temp_humi+0x8a>
    {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e04e      	b.n	80032a8 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (calculate_crc(buff, 2) == buff[2] && calculate_crc(&buff[3], 2) == buff[5])
 800320a:	f107 030c 	add.w	r3, r7, #12
 800320e:	2102      	movs	r1, #2
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff ff7f 	bl	8003114 <calculate_crc>
 8003216:	4603      	mov	r3, r0
 8003218:	461a      	mov	r2, r3
 800321a:	7bbb      	ldrb	r3, [r7, #14]
 800321c:	429a      	cmp	r2, r3
 800321e:	d142      	bne.n	80032a6 <fnd_input_i2c_read_sht_temp_humi+0x126>
 8003220:	f107 030c 	add.w	r3, r7, #12
 8003224:	3303      	adds	r3, #3
 8003226:	2102      	movs	r1, #2
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff ff73 	bl	8003114 <calculate_crc>
 800322e:	4603      	mov	r3, r0
 8003230:	461a      	mov	r2, r3
 8003232:	7c7b      	ldrb	r3, [r7, #17]
 8003234:	429a      	cmp	r2, r3
 8003236:	d136      	bne.n	80032a6 <fnd_input_i2c_read_sht_temp_humi+0x126>
    {
        uint16_t temp_value = ((uint16_t)buff[0] << 8) | buff[1];
 8003238:	7b3b      	ldrb	r3, [r7, #12]
 800323a:	021b      	lsls	r3, r3, #8
 800323c:	b21a      	sxth	r2, r3
 800323e:	7b7b      	ldrb	r3, [r7, #13]
 8003240:	b21b      	sxth	r3, r3
 8003242:	4313      	orrs	r3, r2
 8003244:	b21b      	sxth	r3, r3
 8003246:	82fb      	strh	r3, [r7, #22]
        values[0] = -45 + 175 * ((float)temp_value / 65535);
 8003248:	8afb      	ldrh	r3, [r7, #22]
 800324a:	ee07 3a90 	vmov	s15, r3
 800324e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003252:	eddf 6a18 	vldr	s13, [pc, #96]	; 80032b4 <fnd_input_i2c_read_sht_temp_humi+0x134>
 8003256:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800325a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80032b8 <fnd_input_i2c_read_sht_temp_humi+0x138>
 800325e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003262:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80032bc <fnd_input_i2c_read_sht_temp_humi+0x13c>
 8003266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	edc3 7a00 	vstr	s15, [r3]

        uint16_t humi_value = ((uint16_t)buff[3] << 8) | buff[4];
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	021b      	lsls	r3, r3, #8
 8003274:	b21a      	sxth	r2, r3
 8003276:	7c3b      	ldrb	r3, [r7, #16]
 8003278:	b21b      	sxth	r3, r3
 800327a:	4313      	orrs	r3, r2
 800327c:	b21b      	sxth	r3, r3
 800327e:	82bb      	strh	r3, [r7, #20]
        values[1] = 100 * ((float)humi_value / 65535);
 8003280:	8abb      	ldrh	r3, [r7, #20]
 8003282:	ee07 3a90 	vmov	s15, r3
 8003286:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800328a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80032b4 <fnd_input_i2c_read_sht_temp_humi+0x134>
 800328e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	3304      	adds	r3, #4
 8003296:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80032c0 <fnd_input_i2c_read_sht_temp_humi+0x140>
 800329a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800329e:	edc3 7a00 	vstr	s15, [r3]
        return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e000      	b.n	80032a8 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	2000007c 	.word	0x2000007c
 80032b4:	477fff00 	.word	0x477fff00
 80032b8:	432f0000 	.word	0x432f0000
 80032bc:	42340000 	.word	0x42340000
 80032c0:	42c80000 	.word	0x42c80000

080032c4 <fnd_input_tim_input_capture_init>:
#include "tim.h"

uint32_t spd_pulse[2];

void fnd_input_tim_input_capture_init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80032c8:	2100      	movs	r1, #0
 80032ca:	4804      	ldr	r0, [pc, #16]	; (80032dc <fnd_input_tim_input_capture_init+0x18>)
 80032cc:	f003 ffb8 	bl	8007240 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80032d0:	2104      	movs	r1, #4
 80032d2:	4802      	ldr	r0, [pc, #8]	; (80032dc <fnd_input_tim_input_capture_init+0x18>)
 80032d4:	f003 ffb4 	bl	8007240 <HAL_TIM_IC_Start_IT>
}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20004d54 	.word	0x20004d54

080032e0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7f1b      	ldrb	r3, [r3, #28]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d105      	bne.n	80032fc <HAL_TIM_IC_CaptureCallback+0x1c>
    {
        spd_pulse[0]++;
 80032f0:	4b0a      	ldr	r3, [pc, #40]	; (800331c <HAL_TIM_IC_CaptureCallback+0x3c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	3301      	adds	r3, #1
 80032f6:	4a09      	ldr	r2, [pc, #36]	; (800331c <HAL_TIM_IC_CaptureCallback+0x3c>)
 80032f8:	6013      	str	r3, [r2, #0]
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
    {
        spd_pulse[1]++;
    }
}
 80032fa:	e008      	b.n	800330e <HAL_TIM_IC_CaptureCallback+0x2e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	7f1b      	ldrb	r3, [r3, #28]
 8003300:	2b02      	cmp	r3, #2
 8003302:	d104      	bne.n	800330e <HAL_TIM_IC_CaptureCallback+0x2e>
        spd_pulse[1]++;
 8003304:	4b05      	ldr	r3, [pc, #20]	; (800331c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	3301      	adds	r3, #1
 800330a:	4a04      	ldr	r2, [pc, #16]	; (800331c <HAL_TIM_IC_CaptureCallback+0x3c>)
 800330c:	6053      	str	r3, [r2, #4]
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	20006acc 	.word	0x20006acc

08003320 <fnd_input_tim_input_read_speed>:

void fnd_input_tim_input_read_speed(uint16_t *values)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 2; i++)
 8003328:	2300      	movs	r3, #0
 800332a:	73fb      	strb	r3, [r7, #15]
 800332c:	e021      	b.n	8003372 <fnd_input_tim_input_read_speed+0x52>
    {
        values[i] = (int16_t)(spd_pulse[i] * 2.5);
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	4a14      	ldr	r2, [pc, #80]	; (8003384 <fnd_input_tim_input_read_speed+0x64>)
 8003332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fd f88c 	bl	8000454 <__aeabi_ui2d>
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	4b11      	ldr	r3, [pc, #68]	; (8003388 <fnd_input_tim_input_read_speed+0x68>)
 8003342:	f7fd f901 	bl	8000548 <__aeabi_dmul>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4610      	mov	r0, r2
 800334c:	4619      	mov	r1, r3
 800334e:	f7fd fbab 	bl	8000aa8 <__aeabi_d2iz>
 8003352:	4603      	mov	r3, r0
 8003354:	b219      	sxth	r1, r3
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	4413      	add	r3, r2
 800335e:	b28a      	uxth	r2, r1
 8003360:	801a      	strh	r2, [r3, #0]
        spd_pulse[i] = 0;
 8003362:	7bfb      	ldrb	r3, [r7, #15]
 8003364:	4a07      	ldr	r2, [pc, #28]	; (8003384 <fnd_input_tim_input_read_speed+0x64>)
 8003366:	2100      	movs	r1, #0
 8003368:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 2; i++)
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	3301      	adds	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d9da      	bls.n	800332e <fnd_input_tim_input_read_speed+0xe>
    }
}
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20006acc 	.word	0x20006acc
 8003388:	40040000 	.word	0x40040000

0800338c <fnd_output_peripheral_init>:
#include "fnd_output.h"
#include "fnd_com.h"

void fnd_output_peripheral_init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
    fnd_output_pwm_init();
 8003390:	f000 f882 	bl	8003498 <fnd_output_pwm_init>
}
 8003394:	bf00      	nop
 8003396:	bd80      	pop	{r7, pc}

08003398 <fnd_output_update_value>:

void fnd_output_update_value(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
    uint16_t pwm_out_value[3];
    uint8_t relay_out_value[6];
    uint16_t stepper_pos_value[4];

    pwm_out_value[0] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 0];
 800339e:	4b28      	ldr	r3, [pc, #160]	; (8003440 <fnd_output_update_value+0xa8>)
 80033a0:	f9b3 323c 	ldrsh.w	r3, [r3, #572]	; 0x23c
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	823b      	strh	r3, [r7, #16]
    pwm_out_value[1] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 1];
 80033a8:	4b25      	ldr	r3, [pc, #148]	; (8003440 <fnd_output_update_value+0xa8>)
 80033aa:	f9b3 323e 	ldrsh.w	r3, [r3, #574]	; 0x23e
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	827b      	strh	r3, [r7, #18]
    pwm_out_value[2] = (uint16_t)sys_regs.inputs[INPUT_VAL_PWM_CTRL_START + 0];
 80033b2:	4b23      	ldr	r3, [pc, #140]	; (8003440 <fnd_output_update_value+0xa8>)
 80033b4:	f9b3 3240 	ldrsh.w	r3, [r3, #576]	; 0x240
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	82bb      	strh	r3, [r7, #20]
    fnd_output_pwm_write_value(pwm_out_value);
 80033bc:	f107 0310 	add.w	r3, r7, #16
 80033c0:	4618      	mov	r0, r3
 80033c2:	f000 f87d 	bl	80034c0 <fnd_output_pwm_write_value>

    for (uint8_t i = 0; i < 6; i++)
 80033c6:	2300      	movs	r3, #0
 80033c8:	75fb      	strb	r3, [r7, #23]
 80033ca:	e010      	b.n	80033ee <fnd_output_update_value+0x56>
    {
        relay_out_value[i] = (uint8_t)sys_regs.inputs[INPUT_RLY_DO_CTRL_START + i];
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	3321      	adds	r3, #33	; 0x21
 80033d0:	4a1b      	ldr	r2, [pc, #108]	; (8003440 <fnd_output_update_value+0xa8>)
 80033d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80033d6:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80033da:	7dfb      	ldrb	r3, [r7, #23]
 80033dc:	b2d2      	uxtb	r2, r2
 80033de:	f107 0118 	add.w	r1, r7, #24
 80033e2:	440b      	add	r3, r1
 80033e4:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (uint8_t i = 0; i < 6; i++)
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	3301      	adds	r3, #1
 80033ec:	75fb      	strb	r3, [r7, #23]
 80033ee:	7dfb      	ldrb	r3, [r7, #23]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d9eb      	bls.n	80033cc <fnd_output_update_value+0x34>
    }
    fnd_output_gpio_write_dout(relay_out_value);
 80033f4:	f107 0308 	add.w	r3, r7, #8
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 f823 	bl	8003444 <fnd_output_gpio_write_dout>

    for (uint8_t i = 0; i < 4; i++)
 80033fe:	2300      	movs	r3, #0
 8003400:	75bb      	strb	r3, [r7, #22]
 8003402:	e011      	b.n	8003428 <fnd_output_update_value+0x90>
    {
        stepper_pos_value[i] = (uint16_t)sys_regs.inputs[INPUT_STEPPER_CTRL_START + i];
 8003404:	7dbb      	ldrb	r3, [r7, #22]
 8003406:	3327      	adds	r3, #39	; 0x27
 8003408:	4a0d      	ldr	r2, [pc, #52]	; (8003440 <fnd_output_update_value+0xa8>)
 800340a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800340e:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8003412:	7dbb      	ldrb	r3, [r7, #22]
 8003414:	b292      	uxth	r2, r2
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	f107 0118 	add.w	r1, r7, #24
 800341c:	440b      	add	r3, r1
 800341e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (uint8_t i = 0; i < 4; i++)
 8003422:	7dbb      	ldrb	r3, [r7, #22]
 8003424:	3301      	adds	r3, #1
 8003426:	75bb      	strb	r3, [r7, #22]
 8003428:	7dbb      	ldrb	r3, [r7, #22]
 800342a:	2b03      	cmp	r3, #3
 800342c:	d9ea      	bls.n	8003404 <fnd_output_update_value+0x6c>
    }
    fnd_output_stepper_set_position(stepper_pos_value);
 800342e:	463b      	mov	r3, r7
 8003430:	4618      	mov	r0, r3
 8003432:	f000 faf9 	bl	8003a28 <fnd_output_stepper_set_position>
 8003436:	bf00      	nop
 8003438:	3718      	adds	r7, #24
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20005a7c 	.word	0x20005a7c

08003444 <fnd_output_gpio_write_dout>:

GPIO_TypeDef *relay_port[6] = {RLY1_GPIO_Port, RLY2_GPIO_Port, RLY3_GPIO_Port, RLY4_GPIO_Port, RLY5_GPIO_Port, RLY6_GPIO_Port};
uint16_t relay_pin[6] = {RLY1_Pin, RLY2_Pin, RLY3_Pin, RLY4_Pin, RLY5_Pin, RLY6_Pin};

void fnd_output_gpio_write_dout(uint8_t *values)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 800344c:	2300      	movs	r3, #0
 800344e:	73fb      	strb	r3, [r7, #15]
 8003450:	e016      	b.n	8003480 <fnd_output_gpio_write_dout+0x3c>
    {
        HAL_GPIO_WritePin(relay_port[i], relay_pin[i], (values[i] == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003452:	7bfb      	ldrb	r3, [r7, #15]
 8003454:	4a0e      	ldr	r2, [pc, #56]	; (8003490 <fnd_output_gpio_write_dout+0x4c>)
 8003456:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800345a:	7bfb      	ldrb	r3, [r7, #15]
 800345c:	4a0d      	ldr	r2, [pc, #52]	; (8003494 <fnd_output_gpio_write_dout+0x50>)
 800345e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003462:	7bfb      	ldrb	r3, [r7, #15]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	4413      	add	r3, r2
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	bf14      	ite	ne
 800346e:	2301      	movne	r3, #1
 8003470:	2300      	moveq	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	f001 ff4f 	bl	8005318 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	3301      	adds	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d9e5      	bls.n	8003452 <fnd_output_gpio_write_dout+0xe>
    }
}
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000084 	.word	0x20000084
 8003494:	2000009c 	.word	0x2000009c

08003498 <fnd_output_pwm_init>:
#include "fnd_output.h"
#include "tim.h"

void fnd_output_pwm_init(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800349c:	2100      	movs	r1, #0
 800349e:	4806      	ldr	r0, [pc, #24]	; (80034b8 <fnd_output_pwm_init+0x20>)
 80034a0:	f003 fdac 	bl	8006ffc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80034a4:	2104      	movs	r1, #4
 80034a6:	4804      	ldr	r0, [pc, #16]	; (80034b8 <fnd_output_pwm_init+0x20>)
 80034a8:	f003 fda8 	bl	8006ffc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80034ac:	2104      	movs	r1, #4
 80034ae:	4803      	ldr	r0, [pc, #12]	; (80034bc <fnd_output_pwm_init+0x24>)
 80034b0:	f003 fda4 	bl	8006ffc <HAL_TIM_PWM_Start>
}
 80034b4:	bf00      	nop
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	20004d9c 	.word	0x20004d9c
 80034bc:	20004de4 	.word	0x20004de4

080034c0 <fnd_output_pwm_write_value>:

void fnd_output_pwm_write_value(uint16_t *values)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
    if (values[0] < 1000)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	881b      	ldrh	r3, [r3, #0]
 80034cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034d0:	d214      	bcs.n	80034fc <fnd_output_pwm_write_value+0x3c>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)(values[0] / 1.2));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	881b      	ldrh	r3, [r3, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fc ffcc 	bl	8000474 <__aeabi_i2d>
 80034dc:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80034e0:	4b24      	ldr	r3, [pc, #144]	; (8003574 <fnd_output_pwm_write_value+0xb4>)
 80034e2:	f7fd f95b 	bl	800079c <__aeabi_ddiv>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4610      	mov	r0, r2
 80034ec:	4619      	mov	r1, r3
 80034ee:	f7fd fb03 	bl	8000af8 <__aeabi_d2uiz>
 80034f2:	4603      	mov	r3, r0
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <fnd_output_pwm_write_value+0xb8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (values[1] < 1000)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3302      	adds	r3, #2
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003506:	d215      	bcs.n	8003534 <fnd_output_pwm_write_value+0x74>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)(values[1] / 1.2));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3302      	adds	r3, #2
 800350c:	881b      	ldrh	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fc ffb0 	bl	8000474 <__aeabi_i2d>
 8003514:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8003518:	4b16      	ldr	r3, [pc, #88]	; (8003574 <fnd_output_pwm_write_value+0xb4>)
 800351a:	f7fd f93f 	bl	800079c <__aeabi_ddiv>
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	4610      	mov	r0, r2
 8003524:	4619      	mov	r1, r3
 8003526:	f7fd fae7 	bl	8000af8 <__aeabi_d2uiz>
 800352a:	4603      	mov	r3, r0
 800352c:	b29a      	uxth	r2, r3
 800352e:	4b12      	ldr	r3, [pc, #72]	; (8003578 <fnd_output_pwm_write_value+0xb8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if (values[2] < 1000)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3304      	adds	r3, #4
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800353e:	d215      	bcs.n	800356c <fnd_output_pwm_write_value+0xac>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(values[2] / 1.2));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3304      	adds	r3, #4
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fc ff94 	bl	8000474 <__aeabi_i2d>
 800354c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8003550:	4b08      	ldr	r3, [pc, #32]	; (8003574 <fnd_output_pwm_write_value+0xb4>)
 8003552:	f7fd f923 	bl	800079c <__aeabi_ddiv>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	f7fd facb 	bl	8000af8 <__aeabi_d2uiz>
 8003562:	4603      	mov	r3, r0
 8003564:	b29a      	uxth	r2, r3
 8003566:	4b05      	ldr	r3, [pc, #20]	; (800357c <fnd_output_pwm_write_value+0xbc>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	639a      	str	r2, [r3, #56]	; 0x38
    }
 800356c:	bf00      	nop
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	3ff33333 	.word	0x3ff33333
 8003578:	20004d9c 	.word	0x20004d9c
 800357c:	20004de4 	.word	0x20004de4

08003580 <fnd_output_stepper_tick>:
                            STEP_A5_Pin, STEP_A6_Pin, STEP_A7_Pin, STEP_A8_Pin,
                            STEP_B1_Pin, STEP_B2_Pin, STEP_B3_Pin, STEP_B4_Pin,
                            STEP_B5_Pin, STEP_B6_Pin, STEP_B7_Pin, STEP_B8_Pin};

static void fnd_output_stepper_tick(stepper_motor *motor)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
    if (motor->current_pos == motor->target_pos)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	8c1a      	ldrh	r2, [r3, #32]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	8bdb      	ldrh	r3, [r3, #30]
 8003590:	429a      	cmp	r2, r3
 8003592:	d109      	bne.n	80035a8 <fnd_output_stepper_tick+0x28>
    {
        motor->mode = STOP;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	761a      	strb	r2, [r3, #24]
        motor->up_excite_cnt = 0;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	835a      	strh	r2, [r3, #26]
        motor->down_excite_cnt = 0;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	839a      	strh	r2, [r3, #28]
 80035a6:	e034      	b.n	8003612 <fnd_output_stepper_tick+0x92>
    }
    else if (motor->current_pos < motor->target_pos)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	8c1a      	ldrh	r2, [r3, #32]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8bdb      	ldrh	r3, [r3, #30]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d214      	bcs.n	80035de <fnd_output_stepper_tick+0x5e>
    {
        motor->down_excite_cnt = 0;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	839a      	strh	r2, [r3, #28]
        if (motor->up_excite_cnt < EXCITE_TICKS)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	8b5b      	ldrh	r3, [r3, #26]
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d809      	bhi.n	80035d6 <fnd_output_stepper_tick+0x56>
        {
            motor->mode = UP_EXCITE;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	761a      	strb	r2, [r3, #24]
            motor->up_excite_cnt = motor->up_excite_cnt + 1;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	8b5b      	ldrh	r3, [r3, #26]
 80035cc:	3301      	adds	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	835a      	strh	r2, [r3, #26]
 80035d4:	e01d      	b.n	8003612 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = UP;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2202      	movs	r2, #2
 80035da:	761a      	strb	r2, [r3, #24]
 80035dc:	e019      	b.n	8003612 <fnd_output_stepper_tick+0x92>
        }
    }
    else if (motor->current_pos > motor->target_pos)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	8c1a      	ldrh	r2, [r3, #32]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	8bdb      	ldrh	r3, [r3, #30]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d913      	bls.n	8003612 <fnd_output_stepper_tick+0x92>
    {
        motor->up_excite_cnt = 0;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	835a      	strh	r2, [r3, #26]
        if (motor->down_excite_cnt < EXCITE_TICKS)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	8b9b      	ldrh	r3, [r3, #28]
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d809      	bhi.n	800360c <fnd_output_stepper_tick+0x8c>
        {
            motor->mode = DOWN_EXCITE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2203      	movs	r2, #3
 80035fc:	761a      	strb	r2, [r3, #24]
            motor->down_excite_cnt = motor->down_excite_cnt + 1;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	8b9b      	ldrh	r3, [r3, #28]
 8003602:	3301      	adds	r3, #1
 8003604:	b29a      	uxth	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	839a      	strh	r2, [r3, #28]
 800360a:	e002      	b.n	8003612 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = DOWN;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2204      	movs	r2, #4
 8003610:	761a      	strb	r2, [r3, #24]
        }
    }

    if (motor->mode == STOP)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	7e1b      	ldrb	r3, [r3, #24]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d116      	bne.n	8003648 <fnd_output_stepper_tick+0xc8>
    {
        for (uint8_t i = 0; i < 4; i++)
 800361a:	2300      	movs	r3, #0
 800361c:	73fb      	strb	r3, [r7, #15]
 800361e:	e00f      	b.n	8003640 <fnd_output_stepper_tick+0xc0>
        {
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003620:	7bfa      	ldrb	r2, [r7, #15]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3208      	adds	r2, #8
 800362e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003632:	2200      	movs	r2, #0
 8003634:	4619      	mov	r1, r3
 8003636:	f001 fe6f 	bl	8005318 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 800363a:	7bfb      	ldrb	r3, [r7, #15]
 800363c:	3301      	adds	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b03      	cmp	r3, #3
 8003644:	d9ec      	bls.n	8003620 <fnd_output_stepper_tick+0xa0>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 8003646:	e16b      	b.n	8003920 <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == UP_EXCITE || motor->mode == DOWN_EXCITE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	7e1b      	ldrb	r3, [r3, #24]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d003      	beq.n	8003658 <fnd_output_stepper_tick+0xd8>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	7e1b      	ldrb	r3, [r3, #24]
 8003654:	2b03      	cmp	r3, #3
 8003656:	d15c      	bne.n	8003712 <fnd_output_stepper_tick+0x192>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	8a19      	ldrh	r1, [r3, #16]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003664:	2b00      	cmp	r3, #0
 8003666:	d007      	beq.n	8003678 <fnd_output_stepper_tick+0xf8>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800366c:	2b01      	cmp	r3, #1
 800366e:	d003      	beq.n	8003678 <fnd_output_stepper_tick+0xf8>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003674:	2b07      	cmp	r3, #7
 8003676:	d101      	bne.n	800367c <fnd_output_stepper_tick+0xfc>
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <fnd_output_stepper_tick+0xfe>
 800367c:	2300      	movs	r3, #0
 800367e:	b2db      	uxtb	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	f001 fe49 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6858      	ldr	r0, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	8a59      	ldrh	r1, [r3, #18]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003692:	2b01      	cmp	r3, #1
 8003694:	d007      	beq.n	80036a6 <fnd_output_stepper_tick+0x126>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800369a:	2b02      	cmp	r3, #2
 800369c:	d003      	beq.n	80036a6 <fnd_output_stepper_tick+0x126>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d101      	bne.n	80036aa <fnd_output_stepper_tick+0x12a>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <fnd_output_stepper_tick+0x12c>
 80036aa:	2300      	movs	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	f001 fe32 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6898      	ldr	r0, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	8a99      	ldrh	r1, [r3, #20]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036c0:	2b03      	cmp	r3, #3
 80036c2:	d007      	beq.n	80036d4 <fnd_output_stepper_tick+0x154>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d003      	beq.n	80036d4 <fnd_output_stepper_tick+0x154>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036d0:	2b05      	cmp	r3, #5
 80036d2:	d101      	bne.n	80036d8 <fnd_output_stepper_tick+0x158>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <fnd_output_stepper_tick+0x15a>
 80036d8:	2300      	movs	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	f001 fe1b 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68d8      	ldr	r0, [r3, #12]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	8ad9      	ldrh	r1, [r3, #22]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036ee:	2b05      	cmp	r3, #5
 80036f0:	d007      	beq.n	8003702 <fnd_output_stepper_tick+0x182>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d003      	beq.n	8003702 <fnd_output_stepper_tick+0x182>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036fe:	2b07      	cmp	r3, #7
 8003700:	d101      	bne.n	8003706 <fnd_output_stepper_tick+0x186>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <fnd_output_stepper_tick+0x188>
 8003706:	2300      	movs	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
 800370c:	f001 fe04 	bl	8005318 <HAL_GPIO_WritePin>
}
 8003710:	e106      	b.n	8003920 <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == UP)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	7e1b      	ldrb	r3, [r3, #24]
 8003716:	2b02      	cmp	r3, #2
 8003718:	d17f      	bne.n	800381a <fnd_output_stepper_tick+0x29a>
        for (uint8_t i = 0; i < 4; i++)
 800371a:	2300      	movs	r3, #0
 800371c:	73bb      	strb	r3, [r7, #14]
 800371e:	e00f      	b.n	8003740 <fnd_output_stepper_tick+0x1c0>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003720:	7bba      	ldrb	r2, [r7, #14]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003728:	7bba      	ldrb	r2, [r7, #14]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3208      	adds	r2, #8
 800372e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003732:	2200      	movs	r2, #0
 8003734:	4619      	mov	r1, r3
 8003736:	f001 fdef 	bl	8005318 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 800373a:	7bbb      	ldrb	r3, [r7, #14]
 800373c:	3301      	adds	r3, #1
 800373e:	73bb      	strb	r3, [r7, #14]
 8003740:	7bbb      	ldrb	r3, [r7, #14]
 8003742:	2b03      	cmp	r3, #3
 8003744:	d9ec      	bls.n	8003720 <fnd_output_stepper_tick+0x1a0>
        motor->phase = (motor->phase + 1) % 8;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800374a:	3301      	adds	r3, #1
 800374c:	425a      	negs	r2, r3
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	f002 0207 	and.w	r2, r2, #7
 8003756:	bf58      	it	pl
 8003758:	4253      	negpl	r3, r2
 800375a:	b29a      	uxth	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6818      	ldr	r0, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	8a19      	ldrh	r1, [r3, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <fnd_output_stepper_tick+0x200>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003774:	2b01      	cmp	r3, #1
 8003776:	d003      	beq.n	8003780 <fnd_output_stepper_tick+0x200>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800377c:	2b07      	cmp	r3, #7
 800377e:	d101      	bne.n	8003784 <fnd_output_stepper_tick+0x204>
 8003780:	2301      	movs	r3, #1
 8003782:	e000      	b.n	8003786 <fnd_output_stepper_tick+0x206>
 8003784:	2300      	movs	r3, #0
 8003786:	b2db      	uxtb	r3, r3
 8003788:	461a      	mov	r2, r3
 800378a:	f001 fdc5 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6858      	ldr	r0, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	8a59      	ldrh	r1, [r3, #18]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800379a:	2b01      	cmp	r3, #1
 800379c:	d007      	beq.n	80037ae <fnd_output_stepper_tick+0x22e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d003      	beq.n	80037ae <fnd_output_stepper_tick+0x22e>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d101      	bne.n	80037b2 <fnd_output_stepper_tick+0x232>
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <fnd_output_stepper_tick+0x234>
 80037b2:	2300      	movs	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	f001 fdae 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6898      	ldr	r0, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8a99      	ldrh	r1, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d007      	beq.n	80037dc <fnd_output_stepper_tick+0x25c>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037d0:	2b04      	cmp	r3, #4
 80037d2:	d003      	beq.n	80037dc <fnd_output_stepper_tick+0x25c>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d101      	bne.n	80037e0 <fnd_output_stepper_tick+0x260>
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <fnd_output_stepper_tick+0x262>
 80037e0:	2300      	movs	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	f001 fd97 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68d8      	ldr	r0, [r3, #12]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	8ad9      	ldrh	r1, [r3, #22]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037f6:	2b05      	cmp	r3, #5
 80037f8:	d007      	beq.n	800380a <fnd_output_stepper_tick+0x28a>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037fe:	2b06      	cmp	r3, #6
 8003800:	d003      	beq.n	800380a <fnd_output_stepper_tick+0x28a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003806:	2b07      	cmp	r3, #7
 8003808:	d101      	bne.n	800380e <fnd_output_stepper_tick+0x28e>
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <fnd_output_stepper_tick+0x290>
 800380e:	2300      	movs	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	461a      	mov	r2, r3
 8003814:	f001 fd80 	bl	8005318 <HAL_GPIO_WritePin>
}
 8003818:	e082      	b.n	8003920 <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == DOWN)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	7e1b      	ldrb	r3, [r3, #24]
 800381e:	2b04      	cmp	r3, #4
 8003820:	d17e      	bne.n	8003920 <fnd_output_stepper_tick+0x3a0>
        for (uint8_t i = 0; i < 4; i++)
 8003822:	2300      	movs	r3, #0
 8003824:	737b      	strb	r3, [r7, #13]
 8003826:	e00f      	b.n	8003848 <fnd_output_stepper_tick+0x2c8>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003828:	7b7a      	ldrb	r2, [r7, #13]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003830:	7b7a      	ldrb	r2, [r7, #13]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3208      	adds	r2, #8
 8003836:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800383a:	2200      	movs	r2, #0
 800383c:	4619      	mov	r1, r3
 800383e:	f001 fd6b 	bl	8005318 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 8003842:	7b7b      	ldrb	r3, [r7, #13]
 8003844:	3301      	adds	r3, #1
 8003846:	737b      	strb	r3, [r7, #13]
 8003848:	7b7b      	ldrb	r3, [r7, #13]
 800384a:	2b03      	cmp	r3, #3
 800384c:	d9ec      	bls.n	8003828 <fnd_output_stepper_tick+0x2a8>
        motor->phase = (motor->phase + 7) % 8;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003852:	3307      	adds	r3, #7
 8003854:	425a      	negs	r2, r3
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	f002 0207 	and.w	r2, r2, #7
 800385e:	bf58      	it	pl
 8003860:	4253      	negpl	r3, r2
 8003862:	b29a      	uxth	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6818      	ldr	r0, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8a19      	ldrh	r1, [r3, #16]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003874:	2b00      	cmp	r3, #0
 8003876:	d007      	beq.n	8003888 <fnd_output_stepper_tick+0x308>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800387c:	2b01      	cmp	r3, #1
 800387e:	d003      	beq.n	8003888 <fnd_output_stepper_tick+0x308>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003884:	2b07      	cmp	r3, #7
 8003886:	d101      	bne.n	800388c <fnd_output_stepper_tick+0x30c>
 8003888:	2301      	movs	r3, #1
 800388a:	e000      	b.n	800388e <fnd_output_stepper_tick+0x30e>
 800388c:	2300      	movs	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	461a      	mov	r2, r3
 8003892:	f001 fd41 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6858      	ldr	r0, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	8a59      	ldrh	r1, [r3, #18]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d007      	beq.n	80038b6 <fnd_output_stepper_tick+0x336>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d003      	beq.n	80038b6 <fnd_output_stepper_tick+0x336>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	d101      	bne.n	80038ba <fnd_output_stepper_tick+0x33a>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <fnd_output_stepper_tick+0x33c>
 80038ba:	2300      	movs	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	f001 fd2a 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6898      	ldr	r0, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	8a99      	ldrh	r1, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	d007      	beq.n	80038e4 <fnd_output_stepper_tick+0x364>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d003      	beq.n	80038e4 <fnd_output_stepper_tick+0x364>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038e0:	2b05      	cmp	r3, #5
 80038e2:	d101      	bne.n	80038e8 <fnd_output_stepper_tick+0x368>
 80038e4:	2301      	movs	r3, #1
 80038e6:	e000      	b.n	80038ea <fnd_output_stepper_tick+0x36a>
 80038e8:	2300      	movs	r3, #0
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	461a      	mov	r2, r3
 80038ee:	f001 fd13 	bl	8005318 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68d8      	ldr	r0, [r3, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	8ad9      	ldrh	r1, [r3, #22]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038fe:	2b05      	cmp	r3, #5
 8003900:	d007      	beq.n	8003912 <fnd_output_stepper_tick+0x392>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003906:	2b06      	cmp	r3, #6
 8003908:	d003      	beq.n	8003912 <fnd_output_stepper_tick+0x392>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800390e:	2b07      	cmp	r3, #7
 8003910:	d101      	bne.n	8003916 <fnd_output_stepper_tick+0x396>
 8003912:	2301      	movs	r3, #1
 8003914:	e000      	b.n	8003918 <fnd_output_stepper_tick+0x398>
 8003916:	2300      	movs	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	f001 fcfc 	bl	8005318 <HAL_GPIO_WritePin>
}
 8003920:	bf00      	nop
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <fnd_output_stepper_init>:

void fnd_output_stepper_init(void)
{
 8003928:	b490      	push	{r4, r7}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 800392e:	2300      	movs	r3, #0
 8003930:	71fb      	strb	r3, [r7, #7]
 8003932:	e06a      	b.n	8003a0a <fnd_output_stepper_init+0xe2>
    {
        for (uint8_t j = 0; j < 4; j++)
 8003934:	2300      	movs	r3, #0
 8003936:	71bb      	strb	r3, [r7, #6]
 8003938:	e025      	b.n	8003986 <fnd_output_stepper_init+0x5e>
        {
            motor[i].gpio_port[j] = stepper_port[i * 4 + j];
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	009a      	lsls	r2, r3, #2
 800393e:	79bb      	ldrb	r3, [r7, #6]
 8003940:	4413      	add	r3, r2
 8003942:	79fa      	ldrb	r2, [r7, #7]
 8003944:	79b8      	ldrb	r0, [r7, #6]
 8003946:	4935      	ldr	r1, [pc, #212]	; (8003a1c <fnd_output_stepper_init+0xf4>)
 8003948:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800394c:	4c34      	ldr	r4, [pc, #208]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	4413      	add	r3, r2
 8003954:	4403      	add	r3, r0
 8003956:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
            motor[i].gpio_pin[j] = stepper_pin[i * 4 + j];
 800395a:	79fb      	ldrb	r3, [r7, #7]
 800395c:	009a      	lsls	r2, r3, #2
 800395e:	79bb      	ldrb	r3, [r7, #6]
 8003960:	4413      	add	r3, r2
 8003962:	79fa      	ldrb	r2, [r7, #7]
 8003964:	79b9      	ldrb	r1, [r7, #6]
 8003966:	482f      	ldr	r0, [pc, #188]	; (8003a24 <fnd_output_stepper_init+0xfc>)
 8003968:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 800396c:	482c      	ldr	r0, [pc, #176]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	440b      	add	r3, r1
 8003978:	3308      	adds	r3, #8
 800397a:	4622      	mov	r2, r4
 800397c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (uint8_t j = 0; j < 4; j++)
 8003980:	79bb      	ldrb	r3, [r7, #6]
 8003982:	3301      	adds	r3, #1
 8003984:	71bb      	strb	r3, [r7, #6]
 8003986:	79bb      	ldrb	r3, [r7, #6]
 8003988:	2b03      	cmp	r3, #3
 800398a:	d9d6      	bls.n	800393a <fnd_output_stepper_init+0x12>
        }
        motor[i].current_pos = 0;
 800398c:	79fa      	ldrb	r2, [r7, #7]
 800398e:	4924      	ldr	r1, [pc, #144]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 8003990:	4613      	mov	r3, r2
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	4413      	add	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	440b      	add	r3, r1
 800399a:	3320      	adds	r3, #32
 800399c:	2200      	movs	r2, #0
 800399e:	801a      	strh	r2, [r3, #0]
        motor[i].down_excite_cnt = 0;
 80039a0:	79fa      	ldrb	r2, [r7, #7]
 80039a2:	491f      	ldr	r1, [pc, #124]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 80039a4:	4613      	mov	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	331c      	adds	r3, #28
 80039b0:	2200      	movs	r2, #0
 80039b2:	801a      	strh	r2, [r3, #0]
        motor[i].mode = STOP;
 80039b4:	79fa      	ldrb	r2, [r7, #7]
 80039b6:	491a      	ldr	r1, [pc, #104]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 80039b8:	4613      	mov	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	4413      	add	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	3318      	adds	r3, #24
 80039c4:	2200      	movs	r2, #0
 80039c6:	701a      	strb	r2, [r3, #0]
        motor[i].phase = 0;
 80039c8:	79fa      	ldrb	r2, [r7, #7]
 80039ca:	4915      	ldr	r1, [pc, #84]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 80039cc:	4613      	mov	r3, r2
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4413      	add	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	3322      	adds	r3, #34	; 0x22
 80039d8:	2200      	movs	r2, #0
 80039da:	801a      	strh	r2, [r3, #0]
        motor[i].target_pos = 0;
 80039dc:	79fa      	ldrb	r2, [r7, #7]
 80039de:	4910      	ldr	r1, [pc, #64]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 80039e0:	4613      	mov	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	331e      	adds	r3, #30
 80039ec:	2200      	movs	r2, #0
 80039ee:	801a      	strh	r2, [r3, #0]
        motor[i].up_excite_cnt = 0;
 80039f0:	79fa      	ldrb	r2, [r7, #7]
 80039f2:	490b      	ldr	r1, [pc, #44]	; (8003a20 <fnd_output_stepper_init+0xf8>)
 80039f4:	4613      	mov	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	4413      	add	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	331a      	adds	r3, #26
 8003a00:	2200      	movs	r2, #0
 8003a02:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	3301      	adds	r3, #1
 8003a08:	71fb      	strb	r3, [r7, #7]
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d991      	bls.n	8003934 <fnd_output_stepper_init+0xc>
    }
}
 8003a10:	bf00      	nop
 8003a12:	bf00      	nop
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc90      	pop	{r4, r7}
 8003a1a:	4770      	bx	lr
 8003a1c:	200000a8 	.word	0x200000a8
 8003a20:	20006ad4 	.word	0x20006ad4
 8003a24:	200000e8 	.word	0x200000e8

08003a28 <fnd_output_stepper_set_position>:

void fnd_output_stepper_set_position(uint16_t *values)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
    motor[0].target_pos = values[0];
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	881a      	ldrh	r2, [r3, #0]
 8003a34:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <fnd_output_stepper_set_position+0x3c>)
 8003a36:	83da      	strh	r2, [r3, #30]
    motor[1].target_pos = values[1];
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	885a      	ldrh	r2, [r3, #2]
 8003a3c:	4b09      	ldr	r3, [pc, #36]	; (8003a64 <fnd_output_stepper_set_position+0x3c>)
 8003a3e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    motor[2].target_pos = values[2];
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	889a      	ldrh	r2, [r3, #4]
 8003a46:	4b07      	ldr	r3, [pc, #28]	; (8003a64 <fnd_output_stepper_set_position+0x3c>)
 8003a48:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    motor[3].target_pos = values[3];
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	88da      	ldrh	r2, [r3, #6]
 8003a50:	4b04      	ldr	r3, [pc, #16]	; (8003a64 <fnd_output_stepper_set_position+0x3c>)
 8003a52:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
}
 8003a56:	bf00      	nop
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	20006ad4 	.word	0x20006ad4

08003a68 <fnd_output_stepper_10ms_tick>:

void fnd_output_stepper_10ms_tick(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
    fnd_output_stepper_tick(&motor[0]);
 8003a6c:	4806      	ldr	r0, [pc, #24]	; (8003a88 <fnd_output_stepper_10ms_tick+0x20>)
 8003a6e:	f7ff fd87 	bl	8003580 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[1]);
 8003a72:	4806      	ldr	r0, [pc, #24]	; (8003a8c <fnd_output_stepper_10ms_tick+0x24>)
 8003a74:	f7ff fd84 	bl	8003580 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[2]);
 8003a78:	4805      	ldr	r0, [pc, #20]	; (8003a90 <fnd_output_stepper_10ms_tick+0x28>)
 8003a7a:	f7ff fd81 	bl	8003580 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[3]);
 8003a7e:	4805      	ldr	r0, [pc, #20]	; (8003a94 <fnd_output_stepper_10ms_tick+0x2c>)
 8003a80:	f7ff fd7e 	bl	8003580 <fnd_output_stepper_tick>
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	20006ad4 	.word	0x20006ad4
 8003a8c:	20006af8 	.word	0x20006af8
 8003a90:	20006b1c 	.word	0x20006b1c
 8003a94:	20006b40 	.word	0x20006b40

08003a98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <HAL_Init+0x40>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a0d      	ldr	r2, [pc, #52]	; (8003ad8 <HAL_Init+0x40>)
 8003aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003aa8:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <HAL_Init+0x40>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a0a      	ldr	r2, [pc, #40]	; (8003ad8 <HAL_Init+0x40>)
 8003aae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ab2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ab4:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <HAL_Init+0x40>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a07      	ldr	r2, [pc, #28]	; (8003ad8 <HAL_Init+0x40>)
 8003aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003abe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ac0:	2003      	movs	r0, #3
 8003ac2:	f000 fe3e 	bl	8004742 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ac6:	200f      	movs	r0, #15
 8003ac8:	f7fe f82c 	bl	8001b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003acc:	f7fd fffe 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40023c00 	.word	0x40023c00

08003adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ae0:	4b06      	ldr	r3, [pc, #24]	; (8003afc <HAL_IncTick+0x20>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4b06      	ldr	r3, [pc, #24]	; (8003b00 <HAL_IncTick+0x24>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4413      	add	r3, r2
 8003aec:	4a04      	ldr	r2, [pc, #16]	; (8003b00 <HAL_IncTick+0x24>)
 8003aee:	6013      	str	r3, [r2, #0]
}
 8003af0:	bf00      	nop
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	2000010c 	.word	0x2000010c
 8003b00:	20006b64 	.word	0x20006b64

08003b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  return uwTick;
 8003b08:	4b03      	ldr	r3, [pc, #12]	; (8003b18 <HAL_GetTick+0x14>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	20006b64 	.word	0x20006b64

08003b1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e033      	b.n	8003b9a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d109      	bne.n	8003b4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fd fac2 	bl	80010c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	f003 0310 	and.w	r3, r3, #16
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d118      	bne.n	8003b8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b62:	f023 0302 	bic.w	r3, r3, #2
 8003b66:	f043 0202 	orr.w	r2, r3, #2
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fbb2 	bl	80042d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f023 0303 	bic.w	r3, r3, #3
 8003b82:	f043 0201 	orr.w	r2, r3, #1
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	641a      	str	r2, [r3, #64]	; 0x40
 8003b8a:	e001      	b.n	8003b90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b084      	sub	sp, #16
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	bf0c      	ite	eq
 8003bc0:	2301      	moveq	r3, #1
 8003bc2:	2300      	movne	r3, #0
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 0320 	and.w	r3, r3, #32
 8003bd2:	2b20      	cmp	r3, #32
 8003bd4:	bf0c      	ite	eq
 8003bd6:	2301      	moveq	r3, #1
 8003bd8:	2300      	movne	r3, #0
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d049      	beq.n	8003c78 <HAL_ADC_IRQHandler+0xd6>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d046      	beq.n	8003c78 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d12b      	bne.n	8003c68 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d127      	bne.n	8003c68 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d006      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d119      	bne.n	8003c68 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0220 	bic.w	r2, r2, #32
 8003c42:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 f9eb 	bl	8004044 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f06f 0212 	mvn.w	r2, #18
 8003c76:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf0c      	ite	eq
 8003c86:	2301      	moveq	r3, #1
 8003c88:	2300      	movne	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c98:	2b80      	cmp	r3, #128	; 0x80
 8003c9a:	bf0c      	ite	eq
 8003c9c:	2301      	moveq	r3, #1
 8003c9e:	2300      	movne	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d057      	beq.n	8003d5a <HAL_ADC_IRQHandler+0x1b8>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d054      	beq.n	8003d5a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb4:	f003 0310 	and.w	r3, r3, #16
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d139      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cdc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d006      	beq.n	8003cf2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d12b      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d124      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d11d      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d119      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d24:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d105      	bne.n	8003d4a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	f043 0201 	orr.w	r2, r3, #1
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 fc42 	bl	80045d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 020c 	mvn.w	r2, #12
 8003d58:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d7a:	2b40      	cmp	r3, #64	; 0x40
 8003d7c:	bf0c      	ite	eq
 8003d7e:	2301      	moveq	r3, #1
 8003d80:	2300      	movne	r3, #0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d017      	beq.n	8003dbc <HAL_ADC_IRQHandler+0x21a>
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d014      	beq.n	8003dbc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d10d      	bne.n	8003dbc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f95d 	bl	800406c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f06f 0201 	mvn.w	r2, #1
 8003dba:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0320 	and.w	r3, r3, #32
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	bf0c      	ite	eq
 8003dca:	2301      	moveq	r3, #1
 8003dcc:	2300      	movne	r3, #0
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ddc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003de0:	bf0c      	ite	eq
 8003de2:	2301      	moveq	r3, #1
 8003de4:	2300      	movne	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d015      	beq.n	8003e1c <HAL_ADC_IRQHandler+0x27a>
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d012      	beq.n	8003e1c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	f043 0202 	orr.w	r2, r3, #2
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f06f 0220 	mvn.w	r2, #32
 8003e0a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f937 	bl	8004080 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f06f 0220 	mvn.w	r2, #32
 8003e1a:	601a      	str	r2, [r3, #0]
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <HAL_ADC_Start_DMA+0x1e>
 8003e3e:	2302      	movs	r3, #2
 8003e40:	e0e9      	b.n	8004016 <HAL_ADC_Start_DMA+0x1f2>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d018      	beq.n	8003e8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e68:	4b6d      	ldr	r3, [pc, #436]	; (8004020 <HAL_ADC_Start_DMA+0x1fc>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a6d      	ldr	r2, [pc, #436]	; (8004024 <HAL_ADC_Start_DMA+0x200>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	0c9a      	lsrs	r2, r3, #18
 8003e74:	4613      	mov	r3, r2
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	4413      	add	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e7c:	e002      	b.n	8003e84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f9      	bne.n	8003e7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e98:	d107      	bne.n	8003eaa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ea8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	f040 80a1 	bne.w	8003ffc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ec2:	f023 0301 	bic.w	r3, r3, #1
 8003ec6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d007      	beq.n	8003eec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ee4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef8:	d106      	bne.n	8003f08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efe:	f023 0206 	bic.w	r2, r3, #6
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	645a      	str	r2, [r3, #68]	; 0x44
 8003f06:	e002      	b.n	8003f0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f16:	4b44      	ldr	r3, [pc, #272]	; (8004028 <HAL_ADC_Start_DMA+0x204>)
 8003f18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1e:	4a43      	ldr	r2, [pc, #268]	; (800402c <HAL_ADC_Start_DMA+0x208>)
 8003f20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f26:	4a42      	ldr	r2, [pc, #264]	; (8004030 <HAL_ADC_Start_DMA+0x20c>)
 8003f28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2e:	4a41      	ldr	r2, [pc, #260]	; (8004034 <HAL_ADC_Start_DMA+0x210>)
 8003f30:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	334c      	adds	r3, #76	; 0x4c
 8003f66:	4619      	mov	r1, r3
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f000 fccc 	bl	8004908 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f003 031f 	and.w	r3, r3, #31
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d12a      	bne.n	8003fd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a2d      	ldr	r2, [pc, #180]	; (8004038 <HAL_ADC_Start_DMA+0x214>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d015      	beq.n	8003fb2 <HAL_ADC_Start_DMA+0x18e>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a2c      	ldr	r2, [pc, #176]	; (800403c <HAL_ADC_Start_DMA+0x218>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d105      	bne.n	8003f9c <HAL_ADC_Start_DMA+0x178>
 8003f90:	4b25      	ldr	r3, [pc, #148]	; (8004028 <HAL_ADC_Start_DMA+0x204>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 031f 	and.w	r3, r3, #31
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00a      	beq.n	8003fb2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a27      	ldr	r2, [pc, #156]	; (8004040 <HAL_ADC_Start_DMA+0x21c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d136      	bne.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
 8003fa6:	4b20      	ldr	r3, [pc, #128]	; (8004028 <HAL_ADC_Start_DMA+0x204>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f003 0310 	and.w	r3, r3, #16
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d130      	bne.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d129      	bne.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fce:	609a      	str	r2, [r3, #8]
 8003fd0:	e020      	b.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a18      	ldr	r2, [pc, #96]	; (8004038 <HAL_ADC_Start_DMA+0x214>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d11b      	bne.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d114      	bne.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ff8:	609a      	str	r2, [r3, #8]
 8003ffa:	e00b      	b.n	8004014 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004000:	f043 0210 	orr.w	r2, r3, #16
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	f043 0201 	orr.w	r2, r3, #1
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20000000 	.word	0x20000000
 8004024:	431bde83 	.word	0x431bde83
 8004028:	40012300 	.word	0x40012300
 800402c:	080044d1 	.word	0x080044d1
 8004030:	0800458b 	.word	0x0800458b
 8004034:	080045a7 	.word	0x080045a7
 8004038:	40012000 	.word	0x40012000
 800403c:	40012100 	.word	0x40012100
 8004040:	40012200 	.word	0x40012200

08004044 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800409e:	2300      	movs	r3, #0
 80040a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_ADC_ConfigChannel+0x1c>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e105      	b.n	80042bc <HAL_ADC_ConfigChannel+0x228>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b09      	cmp	r3, #9
 80040be:	d925      	bls.n	800410c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68d9      	ldr	r1, [r3, #12]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	461a      	mov	r2, r3
 80040ce:	4613      	mov	r3, r2
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	4413      	add	r3, r2
 80040d4:	3b1e      	subs	r3, #30
 80040d6:	2207      	movs	r2, #7
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	43da      	mvns	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	400a      	ands	r2, r1
 80040e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68d9      	ldr	r1, [r3, #12]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689a      	ldr	r2, [r3, #8]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	4618      	mov	r0, r3
 80040f8:	4603      	mov	r3, r0
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	4403      	add	r3, r0
 80040fe:	3b1e      	subs	r3, #30
 8004100:	409a      	lsls	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	60da      	str	r2, [r3, #12]
 800410a:	e022      	b.n	8004152 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6919      	ldr	r1, [r3, #16]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	b29b      	uxth	r3, r3
 8004118:	461a      	mov	r2, r3
 800411a:	4613      	mov	r3, r2
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	4413      	add	r3, r2
 8004120:	2207      	movs	r2, #7
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43da      	mvns	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	400a      	ands	r2, r1
 800412e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6919      	ldr	r1, [r3, #16]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	4618      	mov	r0, r3
 8004142:	4603      	mov	r3, r0
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	4403      	add	r3, r0
 8004148:	409a      	lsls	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b06      	cmp	r3, #6
 8004158:	d824      	bhi.n	80041a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	3b05      	subs	r3, #5
 800416c:	221f      	movs	r2, #31
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43da      	mvns	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	400a      	ands	r2, r1
 800417a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	b29b      	uxth	r3, r3
 8004188:	4618      	mov	r0, r3
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	4613      	mov	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	3b05      	subs	r3, #5
 8004196:	fa00 f203 	lsl.w	r2, r0, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	635a      	str	r2, [r3, #52]	; 0x34
 80041a2:	e04c      	b.n	800423e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d824      	bhi.n	80041f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	3b23      	subs	r3, #35	; 0x23
 80041be:	221f      	movs	r2, #31
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	43da      	mvns	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	400a      	ands	r2, r1
 80041cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	b29b      	uxth	r3, r3
 80041da:	4618      	mov	r0, r3
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	3b23      	subs	r3, #35	; 0x23
 80041e8:	fa00 f203 	lsl.w	r2, r0, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	631a      	str	r2, [r3, #48]	; 0x30
 80041f4:	e023      	b.n	800423e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	3b41      	subs	r3, #65	; 0x41
 8004208:	221f      	movs	r2, #31
 800420a:	fa02 f303 	lsl.w	r3, r2, r3
 800420e:	43da      	mvns	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	400a      	ands	r2, r1
 8004216:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	b29b      	uxth	r3, r3
 8004224:	4618      	mov	r0, r3
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	3b41      	subs	r3, #65	; 0x41
 8004232:	fa00 f203 	lsl.w	r2, r0, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800423e:	4b22      	ldr	r3, [pc, #136]	; (80042c8 <HAL_ADC_ConfigChannel+0x234>)
 8004240:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a21      	ldr	r2, [pc, #132]	; (80042cc <HAL_ADC_ConfigChannel+0x238>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d109      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x1cc>
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b12      	cmp	r3, #18
 8004252:	d105      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a19      	ldr	r2, [pc, #100]	; (80042cc <HAL_ADC_ConfigChannel+0x238>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d123      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x21e>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b10      	cmp	r3, #16
 8004270:	d003      	beq.n	800427a <HAL_ADC_ConfigChannel+0x1e6>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b11      	cmp	r3, #17
 8004278:	d11b      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b10      	cmp	r3, #16
 800428c:	d111      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800428e:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <HAL_ADC_ConfigChannel+0x23c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a10      	ldr	r2, [pc, #64]	; (80042d4 <HAL_ADC_ConfigChannel+0x240>)
 8004294:	fba2 2303 	umull	r2, r3, r2, r3
 8004298:	0c9a      	lsrs	r2, r3, #18
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042a4:	e002      	b.n	80042ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	3b01      	subs	r3, #1
 80042aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f9      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	40012300 	.word	0x40012300
 80042cc:	40012000 	.word	0x40012000
 80042d0:	20000000 	.word	0x20000000
 80042d4:	431bde83 	.word	0x431bde83

080042d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042e0:	4b79      	ldr	r3, [pc, #484]	; (80044c8 <ADC_Init+0x1f0>)
 80042e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	431a      	orrs	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800430c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6859      	ldr	r1, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	021a      	lsls	r2, r3, #8
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004330:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6859      	ldr	r1, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	430a      	orrs	r2, r1
 8004342:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004352:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6899      	ldr	r1, [r3, #8]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68da      	ldr	r2, [r3, #12]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	430a      	orrs	r2, r1
 8004364:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436a:	4a58      	ldr	r2, [pc, #352]	; (80044cc <ADC_Init+0x1f4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d022      	beq.n	80043b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800437e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6899      	ldr	r1, [r3, #8]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6899      	ldr	r1, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	e00f      	b.n	80043d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0202 	bic.w	r2, r2, #2
 80043e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6899      	ldr	r1, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	7e1b      	ldrb	r3, [r3, #24]
 80043f0:	005a      	lsls	r2, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d01b      	beq.n	800443c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004412:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004422:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6859      	ldr	r1, [r3, #4]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	3b01      	subs	r3, #1
 8004430:	035a      	lsls	r2, r3, #13
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	605a      	str	r2, [r3, #4]
 800443a:	e007      	b.n	800444c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800444a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800445a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	3b01      	subs	r3, #1
 8004468:	051a      	lsls	r2, r3, #20
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004480:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6899      	ldr	r1, [r3, #8]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800448e:	025a      	lsls	r2, r3, #9
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689a      	ldr	r2, [r3, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6899      	ldr	r1, [r3, #8]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	029a      	lsls	r2, r3, #10
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	609a      	str	r2, [r3, #8]
}
 80044bc:	bf00      	nop
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	40012300 	.word	0x40012300
 80044cc:	0f000001 	.word	0x0f000001

080044d0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044dc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d13c      	bne.n	8004564 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d12b      	bne.n	800455c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004508:	2b00      	cmp	r3, #0
 800450a:	d127      	bne.n	800455c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004512:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004516:	2b00      	cmp	r3, #0
 8004518:	d006      	beq.n	8004528 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004524:	2b00      	cmp	r3, #0
 8004526:	d119      	bne.n	800455c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	685a      	ldr	r2, [r3, #4]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0220 	bic.w	r2, r2, #32
 8004536:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d105      	bne.n	800455c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004554:	f043 0201 	orr.w	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f7ff fd71 	bl	8004044 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004562:	e00e      	b.n	8004582 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004568:	f003 0310 	and.w	r3, r3, #16
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f7ff fd85 	bl	8004080 <HAL_ADC_ErrorCallback>
}
 8004576:	e004      	b.n	8004582 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	4798      	blx	r3
}
 8004582:	bf00      	nop
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b084      	sub	sp, #16
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004596:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f7ff fd5d 	bl	8004058 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b084      	sub	sp, #16
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2240      	movs	r2, #64	; 0x40
 80045b8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045be:	f043 0204 	orr.w	r2, r3, #4
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7ff fd5a 	bl	8004080 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045cc:	bf00      	nop
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045f8:	4b0c      	ldr	r3, [pc, #48]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004604:	4013      	ands	r3, r2
 8004606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800461a:	4a04      	ldr	r2, [pc, #16]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	60d3      	str	r3, [r2, #12]
}
 8004620:	bf00      	nop
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	e000ed00 	.word	0xe000ed00

08004630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <__NVIC_GetPriorityGrouping+0x18>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	0a1b      	lsrs	r3, r3, #8
 800463a:	f003 0307 	and.w	r3, r3, #7
}
 800463e:	4618      	mov	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	2b00      	cmp	r3, #0
 800465c:	db0b      	blt.n	8004676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	f003 021f 	and.w	r2, r3, #31
 8004664:	4907      	ldr	r1, [pc, #28]	; (8004684 <__NVIC_EnableIRQ+0x38>)
 8004666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2001      	movs	r0, #1
 800466e:	fa00 f202 	lsl.w	r2, r0, r2
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	e000e100 	.word	0xe000e100

08004688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	6039      	str	r1, [r7, #0]
 8004692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004698:	2b00      	cmp	r3, #0
 800469a:	db0a      	blt.n	80046b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	490c      	ldr	r1, [pc, #48]	; (80046d4 <__NVIC_SetPriority+0x4c>)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	0112      	lsls	r2, r2, #4
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	440b      	add	r3, r1
 80046ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b0:	e00a      	b.n	80046c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	4908      	ldr	r1, [pc, #32]	; (80046d8 <__NVIC_SetPriority+0x50>)
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	3b04      	subs	r3, #4
 80046c0:	0112      	lsls	r2, r2, #4
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	440b      	add	r3, r1
 80046c6:	761a      	strb	r2, [r3, #24]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	e000e100 	.word	0xe000e100
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f1c3 0307 	rsb	r3, r3, #7
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	bf28      	it	cs
 80046fa:	2304      	movcs	r3, #4
 80046fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3304      	adds	r3, #4
 8004702:	2b06      	cmp	r3, #6
 8004704:	d902      	bls.n	800470c <NVIC_EncodePriority+0x30>
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3b03      	subs	r3, #3
 800470a:	e000      	b.n	800470e <NVIC_EncodePriority+0x32>
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004710:	f04f 32ff 	mov.w	r2, #4294967295
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	401a      	ands	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004724:	f04f 31ff 	mov.w	r1, #4294967295
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	fa01 f303 	lsl.w	r3, r1, r3
 800472e:	43d9      	mvns	r1, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004734:	4313      	orrs	r3, r2
         );
}
 8004736:	4618      	mov	r0, r3
 8004738:	3724      	adds	r7, #36	; 0x24
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ff4c 	bl	80045e8 <__NVIC_SetPriorityGrouping>
}
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800476a:	f7ff ff61 	bl	8004630 <__NVIC_GetPriorityGrouping>
 800476e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	6978      	ldr	r0, [r7, #20]
 8004776:	f7ff ffb1 	bl	80046dc <NVIC_EncodePriority>
 800477a:	4602      	mov	r2, r0
 800477c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004780:	4611      	mov	r1, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff ff80 	bl	8004688 <__NVIC_SetPriority>
}
 8004788:	bf00      	nop
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800479a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff ff54 	bl	800464c <__NVIC_EnableIRQ>
}
 80047a4:	bf00      	nop
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80047b8:	f7ff f9a4 	bl	8003b04 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e099      	b.n	80048fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047e8:	e00f      	b.n	800480a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047ea:	f7ff f98b 	bl	8003b04 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b05      	cmp	r3, #5
 80047f6:	d908      	bls.n	800480a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2220      	movs	r2, #32
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2203      	movs	r2, #3
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e078      	b.n	80048fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1e8      	bne.n	80047ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4b38      	ldr	r3, [pc, #224]	; (8004904 <HAL_DMA_Init+0x158>)
 8004824:	4013      	ands	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004836:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004842:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800484e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	2b04      	cmp	r3, #4
 8004862:	d107      	bne.n	8004874 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486c:	4313      	orrs	r3, r2
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	2b04      	cmp	r3, #4
 800489c:	d117      	bne.n	80048ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00e      	beq.n	80048ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fb01 	bl	8004eb8 <DMA_CheckFifoParam>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d008      	beq.n	80048ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2240      	movs	r2, #64	; 0x40
 80048c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80048ca:	2301      	movs	r3, #1
 80048cc:	e016      	b.n	80048fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fab8 	bl	8004e4c <DMA_CalcBaseAndBitshift>
 80048dc:	4603      	mov	r3, r0
 80048de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e4:	223f      	movs	r2, #63	; 0x3f
 80048e6:	409a      	lsls	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	f010803f 	.word	0xf010803f

08004908 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004926:	2b01      	cmp	r3, #1
 8004928:	d101      	bne.n	800492e <HAL_DMA_Start_IT+0x26>
 800492a:	2302      	movs	r3, #2
 800492c:	e040      	b.n	80049b0 <HAL_DMA_Start_IT+0xa8>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d12f      	bne.n	80049a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2202      	movs	r2, #2
 8004946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 fa4a 	bl	8004df0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	223f      	movs	r2, #63	; 0x3f
 8004962:	409a      	lsls	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0216 	orr.w	r2, r2, #22
 8004976:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0208 	orr.w	r2, r2, #8
 800498e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e005      	b.n	80049ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80049c6:	f7ff f89d 	bl	8003b04 <HAL_GetTick>
 80049ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d008      	beq.n	80049ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2280      	movs	r2, #128	; 0x80
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e052      	b.n	8004a90 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 0216 	bic.w	r2, r2, #22
 80049f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695a      	ldr	r2, [r3, #20]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a08:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d103      	bne.n	8004a1a <HAL_DMA_Abort+0x62>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0208 	bic.w	r2, r2, #8
 8004a28:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a3a:	e013      	b.n	8004a64 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a3c:	f7ff f862 	bl	8003b04 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b05      	cmp	r3, #5
 8004a48:	d90c      	bls.n	8004a64 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2203      	movs	r2, #3
 8004a54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e015      	b.n	8004a90 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e4      	bne.n	8004a3c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a76:	223f      	movs	r2, #63	; 0x3f
 8004a78:	409a      	lsls	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2280      	movs	r2, #128	; 0x80
 8004ab0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e00c      	b.n	8004ad0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2205      	movs	r2, #5
 8004aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0201 	bic.w	r2, r2, #1
 8004acc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ae8:	4b92      	ldr	r3, [pc, #584]	; (8004d34 <HAL_DMA_IRQHandler+0x258>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a92      	ldr	r2, [pc, #584]	; (8004d38 <HAL_DMA_IRQHandler+0x25c>)
 8004aee:	fba2 2303 	umull	r2, r3, r2, r3
 8004af2:	0a9b      	lsrs	r3, r3, #10
 8004af4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b06:	2208      	movs	r2, #8
 8004b08:	409a      	lsls	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01a      	beq.n	8004b48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0204 	bic.w	r2, r2, #4
 8004b2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	2208      	movs	r2, #8
 8004b36:	409a      	lsls	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b40:	f043 0201 	orr.w	r2, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d012      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b76:	f043 0202 	orr.w	r2, r3, #2
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b82:	2204      	movs	r2, #4
 8004b84:	409a      	lsls	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d012      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba0:	2204      	movs	r2, #4
 8004ba2:	409a      	lsls	r2, r3
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bac:	f043 0204 	orr.w	r2, r3, #4
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb8:	2210      	movs	r2, #16
 8004bba:	409a      	lsls	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d043      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d03c      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd6:	2210      	movs	r2, #16
 8004bd8:	409a      	lsls	r2, r3
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d018      	beq.n	8004c1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d108      	bne.n	8004c0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d024      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	4798      	blx	r3
 8004c0a:	e01f      	b.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d01b      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	4798      	blx	r3
 8004c1c:	e016      	b.n	8004c4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d107      	bne.n	8004c3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0208 	bic.w	r2, r2, #8
 8004c3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c50:	2220      	movs	r2, #32
 8004c52:	409a      	lsls	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f000 808e 	beq.w	8004d7a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 8086 	beq.w	8004d7a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c72:	2220      	movs	r2, #32
 8004c74:	409a      	lsls	r2, r3
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b05      	cmp	r3, #5
 8004c84:	d136      	bne.n	8004cf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0216 	bic.w	r2, r2, #22
 8004c94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ca4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d103      	bne.n	8004cb6 <HAL_DMA_IRQHandler+0x1da>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0208 	bic.w	r2, r2, #8
 8004cc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cca:	223f      	movs	r2, #63	; 0x3f
 8004ccc:	409a      	lsls	r2, r3
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d07d      	beq.n	8004de6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	4798      	blx	r3
        }
        return;
 8004cf2:	e078      	b.n	8004de6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d01c      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d108      	bne.n	8004d22 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d030      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	4798      	blx	r3
 8004d20:	e02b      	b.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d027      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	4798      	blx	r3
 8004d32:	e022      	b.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
 8004d34:	20000000 	.word	0x20000000
 8004d38:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10f      	bne.n	8004d6a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0210 	bic.w	r2, r2, #16
 8004d58:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d032      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d022      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2205      	movs	r2, #5
 8004d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	3301      	adds	r3, #1
 8004daa:	60bb      	str	r3, [r7, #8]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d307      	bcc.n	8004dc2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f2      	bne.n	8004da6 <HAL_DMA_IRQHandler+0x2ca>
 8004dc0:	e000      	b.n	8004dc4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004dc2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d005      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	4798      	blx	r3
 8004de4:	e000      	b.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004de6:	bf00      	nop
    }
  }
}
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop

08004df0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
 8004dfc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	2b40      	cmp	r3, #64	; 0x40
 8004e1c:	d108      	bne.n	8004e30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e2e:	e007      	b.n	8004e40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	60da      	str	r2, [r3, #12]
}
 8004e40:	bf00      	nop
 8004e42:	3714      	adds	r7, #20
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	3b10      	subs	r3, #16
 8004e5c:	4a14      	ldr	r2, [pc, #80]	; (8004eb0 <DMA_CalcBaseAndBitshift+0x64>)
 8004e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e62:	091b      	lsrs	r3, r3, #4
 8004e64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e66:	4a13      	ldr	r2, [pc, #76]	; (8004eb4 <DMA_CalcBaseAndBitshift+0x68>)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b03      	cmp	r3, #3
 8004e78:	d909      	bls.n	8004e8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e82:	f023 0303 	bic.w	r3, r3, #3
 8004e86:	1d1a      	adds	r2, r3, #4
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e8c:	e007      	b.n	8004e9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e96:	f023 0303 	bic.w	r3, r3, #3
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	aaaaaaab 	.word	0xaaaaaaab
 8004eb4:	0800ea78 	.word	0x0800ea78

08004eb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d11f      	bne.n	8004f12 <DMA_CheckFifoParam+0x5a>
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d856      	bhi.n	8004f86 <DMA_CheckFifoParam+0xce>
 8004ed8:	a201      	add	r2, pc, #4	; (adr r2, 8004ee0 <DMA_CheckFifoParam+0x28>)
 8004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ede:	bf00      	nop
 8004ee0:	08004ef1 	.word	0x08004ef1
 8004ee4:	08004f03 	.word	0x08004f03
 8004ee8:	08004ef1 	.word	0x08004ef1
 8004eec:	08004f87 	.word	0x08004f87
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d046      	beq.n	8004f8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f00:	e043      	b.n	8004f8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f0a:	d140      	bne.n	8004f8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f10:	e03d      	b.n	8004f8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f1a:	d121      	bne.n	8004f60 <DMA_CheckFifoParam+0xa8>
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d837      	bhi.n	8004f92 <DMA_CheckFifoParam+0xda>
 8004f22:	a201      	add	r2, pc, #4	; (adr r2, 8004f28 <DMA_CheckFifoParam+0x70>)
 8004f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f28:	08004f39 	.word	0x08004f39
 8004f2c:	08004f3f 	.word	0x08004f3f
 8004f30:	08004f39 	.word	0x08004f39
 8004f34:	08004f51 	.word	0x08004f51
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f3c:	e030      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d025      	beq.n	8004f96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f4e:	e022      	b.n	8004f96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f58:	d11f      	bne.n	8004f9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f5e:	e01c      	b.n	8004f9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d903      	bls.n	8004f6e <DMA_CheckFifoParam+0xb6>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d003      	beq.n	8004f74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f6c:	e018      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	73fb      	strb	r3, [r7, #15]
      break;
 8004f72:	e015      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00e      	beq.n	8004f9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      break;
 8004f84:	e00b      	b.n	8004f9e <DMA_CheckFifoParam+0xe6>
      break;
 8004f86:	bf00      	nop
 8004f88:	e00a      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;
 8004f8a:	bf00      	nop
 8004f8c:	e008      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;
 8004f8e:	bf00      	nop
 8004f90:	e006      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;
 8004f92:	bf00      	nop
 8004f94:	e004      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;
 8004f96:	bf00      	nop
 8004f98:	e002      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004f9a:	bf00      	nop
 8004f9c:	e000      	b.n	8004fa0 <DMA_CheckFifoParam+0xe8>
      break;
 8004f9e:	bf00      	nop
    }
  } 
  
  return status; 
 8004fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop

08004fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b089      	sub	sp, #36	; 0x24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	61fb      	str	r3, [r7, #28]
 8004fca:	e16b      	b.n	80052a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fcc:	2201      	movs	r2, #1
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	f040 815a 	bne.w	800529e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f003 0303 	and.w	r3, r3, #3
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d005      	beq.n	8005002 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d130      	bne.n	8005064 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	2203      	movs	r2, #3
 800500e:	fa02 f303 	lsl.w	r3, r2, r3
 8005012:	43db      	mvns	r3, r3
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	4013      	ands	r3, r2
 8005018:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005038:	2201      	movs	r2, #1
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	fa02 f303 	lsl.w	r3, r2, r3
 8005040:	43db      	mvns	r3, r3
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4013      	ands	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	091b      	lsrs	r3, r3, #4
 800504e:	f003 0201 	and.w	r2, r3, #1
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	4313      	orrs	r3, r2
 800505c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f003 0303 	and.w	r3, r3, #3
 800506c:	2b03      	cmp	r3, #3
 800506e:	d017      	beq.n	80050a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	2203      	movs	r2, #3
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	43db      	mvns	r3, r3
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	4013      	ands	r3, r2
 8005086:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	689a      	ldr	r2, [r3, #8]
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	005b      	lsls	r3, r3, #1
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	4313      	orrs	r3, r2
 8005098:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	69ba      	ldr	r2, [r7, #24]
 800509e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d123      	bne.n	80050f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	08da      	lsrs	r2, r3, #3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3208      	adds	r2, #8
 80050b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	220f      	movs	r2, #15
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	43db      	mvns	r3, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4013      	ands	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	691a      	ldr	r2, [r3, #16]
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	fa02 f303 	lsl.w	r3, r2, r3
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	08da      	lsrs	r2, r3, #3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3208      	adds	r2, #8
 80050ee:	69b9      	ldr	r1, [r7, #24]
 80050f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	2203      	movs	r2, #3
 8005100:	fa02 f303 	lsl.w	r3, r2, r3
 8005104:	43db      	mvns	r3, r3
 8005106:	69ba      	ldr	r2, [r7, #24]
 8005108:	4013      	ands	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f003 0203 	and.w	r2, r3, #3
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	005b      	lsls	r3, r3, #1
 8005118:	fa02 f303 	lsl.w	r3, r2, r3
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	4313      	orrs	r3, r2
 8005120:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 80b4 	beq.w	800529e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
 800513a:	4b60      	ldr	r3, [pc, #384]	; (80052bc <HAL_GPIO_Init+0x30c>)
 800513c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513e:	4a5f      	ldr	r2, [pc, #380]	; (80052bc <HAL_GPIO_Init+0x30c>)
 8005140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005144:	6453      	str	r3, [r2, #68]	; 0x44
 8005146:	4b5d      	ldr	r3, [pc, #372]	; (80052bc <HAL_GPIO_Init+0x30c>)
 8005148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800514e:	60fb      	str	r3, [r7, #12]
 8005150:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005152:	4a5b      	ldr	r2, [pc, #364]	; (80052c0 <HAL_GPIO_Init+0x310>)
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	089b      	lsrs	r3, r3, #2
 8005158:	3302      	adds	r3, #2
 800515a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800515e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	220f      	movs	r2, #15
 800516a:	fa02 f303 	lsl.w	r3, r2, r3
 800516e:	43db      	mvns	r3, r3
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	4013      	ands	r3, r2
 8005174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a52      	ldr	r2, [pc, #328]	; (80052c4 <HAL_GPIO_Init+0x314>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d02b      	beq.n	80051d6 <HAL_GPIO_Init+0x226>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a51      	ldr	r2, [pc, #324]	; (80052c8 <HAL_GPIO_Init+0x318>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d025      	beq.n	80051d2 <HAL_GPIO_Init+0x222>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a50      	ldr	r2, [pc, #320]	; (80052cc <HAL_GPIO_Init+0x31c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01f      	beq.n	80051ce <HAL_GPIO_Init+0x21e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a4f      	ldr	r2, [pc, #316]	; (80052d0 <HAL_GPIO_Init+0x320>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d019      	beq.n	80051ca <HAL_GPIO_Init+0x21a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a4e      	ldr	r2, [pc, #312]	; (80052d4 <HAL_GPIO_Init+0x324>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <HAL_GPIO_Init+0x216>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a4d      	ldr	r2, [pc, #308]	; (80052d8 <HAL_GPIO_Init+0x328>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00d      	beq.n	80051c2 <HAL_GPIO_Init+0x212>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a4c      	ldr	r2, [pc, #304]	; (80052dc <HAL_GPIO_Init+0x32c>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d007      	beq.n	80051be <HAL_GPIO_Init+0x20e>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a4b      	ldr	r2, [pc, #300]	; (80052e0 <HAL_GPIO_Init+0x330>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d101      	bne.n	80051ba <HAL_GPIO_Init+0x20a>
 80051b6:	2307      	movs	r3, #7
 80051b8:	e00e      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051ba:	2308      	movs	r3, #8
 80051bc:	e00c      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051be:	2306      	movs	r3, #6
 80051c0:	e00a      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051c2:	2305      	movs	r3, #5
 80051c4:	e008      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051c6:	2304      	movs	r3, #4
 80051c8:	e006      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051ca:	2303      	movs	r3, #3
 80051cc:	e004      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e002      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e000      	b.n	80051d8 <HAL_GPIO_Init+0x228>
 80051d6:	2300      	movs	r3, #0
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	f002 0203 	and.w	r2, r2, #3
 80051de:	0092      	lsls	r2, r2, #2
 80051e0:	4093      	lsls	r3, r2
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051e8:	4935      	ldr	r1, [pc, #212]	; (80052c0 <HAL_GPIO_Init+0x310>)
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	089b      	lsrs	r3, r3, #2
 80051ee:	3302      	adds	r3, #2
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051f6:	4b3b      	ldr	r3, [pc, #236]	; (80052e4 <HAL_GPIO_Init+0x334>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	43db      	mvns	r3, r3
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	4013      	ands	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800521a:	4a32      	ldr	r2, [pc, #200]	; (80052e4 <HAL_GPIO_Init+0x334>)
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005220:	4b30      	ldr	r3, [pc, #192]	; (80052e4 <HAL_GPIO_Init+0x334>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	43db      	mvns	r3, r3
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	4013      	ands	r3, r2
 800522e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005244:	4a27      	ldr	r2, [pc, #156]	; (80052e4 <HAL_GPIO_Init+0x334>)
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800524a:	4b26      	ldr	r3, [pc, #152]	; (80052e4 <HAL_GPIO_Init+0x334>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	43db      	mvns	r3, r3
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	4013      	ands	r3, r2
 8005258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800526e:	4a1d      	ldr	r2, [pc, #116]	; (80052e4 <HAL_GPIO_Init+0x334>)
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005274:	4b1b      	ldr	r3, [pc, #108]	; (80052e4 <HAL_GPIO_Init+0x334>)
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	43db      	mvns	r3, r3
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	4013      	ands	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005298:	4a12      	ldr	r2, [pc, #72]	; (80052e4 <HAL_GPIO_Init+0x334>)
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3301      	adds	r3, #1
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b0f      	cmp	r3, #15
 80052a8:	f67f ae90 	bls.w	8004fcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052ac:	bf00      	nop
 80052ae:	bf00      	nop
 80052b0:	3724      	adds	r7, #36	; 0x24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40023800 	.word	0x40023800
 80052c0:	40013800 	.word	0x40013800
 80052c4:	40020000 	.word	0x40020000
 80052c8:	40020400 	.word	0x40020400
 80052cc:	40020800 	.word	0x40020800
 80052d0:	40020c00 	.word	0x40020c00
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40021400 	.word	0x40021400
 80052dc:	40021800 	.word	0x40021800
 80052e0:	40021c00 	.word	0x40021c00
 80052e4:	40013c00 	.word	0x40013c00

080052e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	460b      	mov	r3, r1
 80052f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	887b      	ldrh	r3, [r7, #2]
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d002      	beq.n	8005306 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005300:	2301      	movs	r3, #1
 8005302:	73fb      	strb	r3, [r7, #15]
 8005304:	e001      	b.n	800530a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005306:	2300      	movs	r3, #0
 8005308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800530a:	7bfb      	ldrb	r3, [r7, #15]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	807b      	strh	r3, [r7, #2]
 8005324:	4613      	mov	r3, r2
 8005326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005328:	787b      	ldrb	r3, [r7, #1]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800532e:	887a      	ldrh	r2, [r7, #2]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005334:	e003      	b.n	800533e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005336:	887b      	ldrh	r3, [r7, #2]
 8005338:	041a      	lsls	r2, r3, #16
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	619a      	str	r2, [r3, #24]
}
 800533e:	bf00      	nop
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
	...

0800534c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e12b      	b.n	80055b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc fa62 	bl	800183c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2224      	movs	r2, #36	; 0x24
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0201 	bic.w	r2, r2, #1
 800538e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800539e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053b0:	f001 fcb0 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 80053b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	4a81      	ldr	r2, [pc, #516]	; (80055c0 <HAL_I2C_Init+0x274>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d807      	bhi.n	80053d0 <HAL_I2C_Init+0x84>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4a80      	ldr	r2, [pc, #512]	; (80055c4 <HAL_I2C_Init+0x278>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	bf94      	ite	ls
 80053c8:	2301      	movls	r3, #1
 80053ca:	2300      	movhi	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	e006      	b.n	80053de <HAL_I2C_Init+0x92>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4a7d      	ldr	r2, [pc, #500]	; (80055c8 <HAL_I2C_Init+0x27c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	bf94      	ite	ls
 80053d8:	2301      	movls	r3, #1
 80053da:	2300      	movhi	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e0e7      	b.n	80055b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4a78      	ldr	r2, [pc, #480]	; (80055cc <HAL_I2C_Init+0x280>)
 80053ea:	fba2 2303 	umull	r2, r3, r2, r3
 80053ee:	0c9b      	lsrs	r3, r3, #18
 80053f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	430a      	orrs	r2, r1
 8005404:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	4a6a      	ldr	r2, [pc, #424]	; (80055c0 <HAL_I2C_Init+0x274>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d802      	bhi.n	8005420 <HAL_I2C_Init+0xd4>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	3301      	adds	r3, #1
 800541e:	e009      	b.n	8005434 <HAL_I2C_Init+0xe8>
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005426:	fb02 f303 	mul.w	r3, r2, r3
 800542a:	4a69      	ldr	r2, [pc, #420]	; (80055d0 <HAL_I2C_Init+0x284>)
 800542c:	fba2 2303 	umull	r2, r3, r2, r3
 8005430:	099b      	lsrs	r3, r3, #6
 8005432:	3301      	adds	r3, #1
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6812      	ldr	r2, [r2, #0]
 8005438:	430b      	orrs	r3, r1
 800543a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005446:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	495c      	ldr	r1, [pc, #368]	; (80055c0 <HAL_I2C_Init+0x274>)
 8005450:	428b      	cmp	r3, r1
 8005452:	d819      	bhi.n	8005488 <HAL_I2C_Init+0x13c>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	1e59      	subs	r1, r3, #1
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005462:	1c59      	adds	r1, r3, #1
 8005464:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005468:	400b      	ands	r3, r1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <HAL_I2C_Init+0x138>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	1e59      	subs	r1, r3, #1
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	fbb1 f3f3 	udiv	r3, r1, r3
 800547c:	3301      	adds	r3, #1
 800547e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005482:	e051      	b.n	8005528 <HAL_I2C_Init+0x1dc>
 8005484:	2304      	movs	r3, #4
 8005486:	e04f      	b.n	8005528 <HAL_I2C_Init+0x1dc>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d111      	bne.n	80054b4 <HAL_I2C_Init+0x168>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	1e58      	subs	r0, r3, #1
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6859      	ldr	r1, [r3, #4]
 8005498:	460b      	mov	r3, r1
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	440b      	add	r3, r1
 800549e:	fbb0 f3f3 	udiv	r3, r0, r3
 80054a2:	3301      	adds	r3, #1
 80054a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	bf0c      	ite	eq
 80054ac:	2301      	moveq	r3, #1
 80054ae:	2300      	movne	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	e012      	b.n	80054da <HAL_I2C_Init+0x18e>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	1e58      	subs	r0, r3, #1
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6859      	ldr	r1, [r3, #4]
 80054bc:	460b      	mov	r3, r1
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	0099      	lsls	r1, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ca:	3301      	adds	r3, #1
 80054cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <HAL_I2C_Init+0x196>
 80054de:	2301      	movs	r3, #1
 80054e0:	e022      	b.n	8005528 <HAL_I2C_Init+0x1dc>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10e      	bne.n	8005508 <HAL_I2C_Init+0x1bc>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	1e58      	subs	r0, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6859      	ldr	r1, [r3, #4]
 80054f2:	460b      	mov	r3, r1
 80054f4:	005b      	lsls	r3, r3, #1
 80054f6:	440b      	add	r3, r1
 80054f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80054fc:	3301      	adds	r3, #1
 80054fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005506:	e00f      	b.n	8005528 <HAL_I2C_Init+0x1dc>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	1e58      	subs	r0, r3, #1
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6859      	ldr	r1, [r3, #4]
 8005510:	460b      	mov	r3, r1
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	440b      	add	r3, r1
 8005516:	0099      	lsls	r1, r3, #2
 8005518:	440b      	add	r3, r1
 800551a:	fbb0 f3f3 	udiv	r3, r0, r3
 800551e:	3301      	adds	r3, #1
 8005520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005524:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	6809      	ldr	r1, [r1, #0]
 800552c:	4313      	orrs	r3, r2
 800552e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	69da      	ldr	r2, [r3, #28]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005556:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	6911      	ldr	r1, [r2, #16]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	68d2      	ldr	r2, [r2, #12]
 8005562:	4311      	orrs	r1, r2
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6812      	ldr	r2, [r2, #0]
 8005568:	430b      	orrs	r3, r1
 800556a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695a      	ldr	r2, [r3, #20]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0201 	orr.w	r2, r2, #1
 8005596:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	000186a0 	.word	0x000186a0
 80055c4:	001e847f 	.word	0x001e847f
 80055c8:	003d08ff 	.word	0x003d08ff
 80055cc:	431bde83 	.word	0x431bde83
 80055d0:	10624dd3 	.word	0x10624dd3

080055d4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	607a      	str	r2, [r7, #4]
 80055de:	461a      	mov	r2, r3
 80055e0:	460b      	mov	r3, r1
 80055e2:	817b      	strh	r3, [r7, #10]
 80055e4:	4613      	mov	r3, r2
 80055e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055e8:	f7fe fa8c 	bl	8003b04 <HAL_GetTick>
 80055ec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	f040 80e0 	bne.w	80057bc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	9300      	str	r3, [sp, #0]
 8005600:	2319      	movs	r3, #25
 8005602:	2201      	movs	r2, #1
 8005604:	4970      	ldr	r1, [pc, #448]	; (80057c8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f000 fd86 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005612:	2302      	movs	r3, #2
 8005614:	e0d3      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800561c:	2b01      	cmp	r3, #1
 800561e:	d101      	bne.n	8005624 <HAL_I2C_Master_Transmit+0x50>
 8005620:	2302      	movs	r3, #2
 8005622:	e0cc      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	2b01      	cmp	r3, #1
 8005638:	d007      	beq.n	800564a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f042 0201 	orr.w	r2, r2, #1
 8005648:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005658:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2221      	movs	r2, #33	; 0x21
 800565e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2210      	movs	r2, #16
 8005666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	893a      	ldrh	r2, [r7, #8]
 800567a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	4a50      	ldr	r2, [pc, #320]	; (80057cc <HAL_I2C_Master_Transmit+0x1f8>)
 800568a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800568c:	8979      	ldrh	r1, [r7, #10]
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	6a3a      	ldr	r2, [r7, #32]
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fbf0 	bl	8005e78 <I2C_MasterRequestWrite>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e08d      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056a2:	2300      	movs	r3, #0
 80056a4:	613b      	str	r3, [r7, #16]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	613b      	str	r3, [r7, #16]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80056b8:	e066      	b.n	8005788 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	6a39      	ldr	r1, [r7, #32]
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 fe00 	bl	80062c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00d      	beq.n	80056e6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d107      	bne.n	80056e2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e06b      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	781a      	ldrb	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005700:	b29b      	uxth	r3, r3
 8005702:	3b01      	subs	r3, #1
 8005704:	b29a      	uxth	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	f003 0304 	and.w	r3, r3, #4
 8005720:	2b04      	cmp	r3, #4
 8005722:	d11b      	bne.n	800575c <HAL_I2C_Master_Transmit+0x188>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005728:	2b00      	cmp	r3, #0
 800572a:	d017      	beq.n	800575c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005754:	3b01      	subs	r3, #1
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	6a39      	ldr	r1, [r7, #32]
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 fdf0 	bl	8006346 <I2C_WaitOnBTFFlagUntilTimeout>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00d      	beq.n	8005788 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005770:	2b04      	cmp	r3, #4
 8005772:	d107      	bne.n	8005784 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005782:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e01a      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578c:	2b00      	cmp	r3, #0
 800578e:	d194      	bne.n	80056ba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800579e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057b8:	2300      	movs	r3, #0
 80057ba:	e000      	b.n	80057be <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80057bc:	2302      	movs	r3, #2
  }
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3718      	adds	r7, #24
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	00100002 	.word	0x00100002
 80057cc:	ffff0000 	.word	0xffff0000

080057d0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b08c      	sub	sp, #48	; 0x30
 80057d4:	af02      	add	r7, sp, #8
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	607a      	str	r2, [r7, #4]
 80057da:	461a      	mov	r2, r3
 80057dc:	460b      	mov	r3, r1
 80057de:	817b      	strh	r3, [r7, #10]
 80057e0:	4613      	mov	r3, r2
 80057e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057e4:	f7fe f98e 	bl	8003b04 <HAL_GetTick>
 80057e8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b20      	cmp	r3, #32
 80057f4:	f040 820b 	bne.w	8005c0e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	2319      	movs	r3, #25
 80057fe:	2201      	movs	r2, #1
 8005800:	497c      	ldr	r1, [pc, #496]	; (80059f4 <HAL_I2C_Master_Receive+0x224>)
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 fc88 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800580e:	2302      	movs	r3, #2
 8005810:	e1fe      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005818:	2b01      	cmp	r3, #1
 800581a:	d101      	bne.n	8005820 <HAL_I2C_Master_Receive+0x50>
 800581c:	2302      	movs	r3, #2
 800581e:	e1f7      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b01      	cmp	r3, #1
 8005834:	d007      	beq.n	8005846 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0201 	orr.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005854:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2222      	movs	r2, #34	; 0x22
 800585a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2210      	movs	r2, #16
 8005862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	893a      	ldrh	r2, [r7, #8]
 8005876:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587c:	b29a      	uxth	r2, r3
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4a5c      	ldr	r2, [pc, #368]	; (80059f8 <HAL_I2C_Master_Receive+0x228>)
 8005886:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005888:	8979      	ldrh	r1, [r7, #10]
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 fb74 	bl	8005f7c <I2C_MasterRequestRead>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e1b8      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d113      	bne.n	80058ce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a6:	2300      	movs	r3, #0
 80058a8:	623b      	str	r3, [r7, #32]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	695b      	ldr	r3, [r3, #20]
 80058b0:	623b      	str	r3, [r7, #32]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	623b      	str	r3, [r7, #32]
 80058ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e18c      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d11b      	bne.n	800590e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058e6:	2300      	movs	r3, #0
 80058e8:	61fb      	str	r3, [r7, #28]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	61fb      	str	r3, [r7, #28]
 80058fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e16c      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005912:	2b02      	cmp	r3, #2
 8005914:	d11b      	bne.n	800594e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005924:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005934:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005936:	2300      	movs	r3, #0
 8005938:	61bb      	str	r3, [r7, #24]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	61bb      	str	r3, [r7, #24]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	61bb      	str	r3, [r7, #24]
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	e14c      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800595c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800595e:	2300      	movs	r3, #0
 8005960:	617b      	str	r3, [r7, #20]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	617b      	str	r3, [r7, #20]
 8005972:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005974:	e138      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800597a:	2b03      	cmp	r3, #3
 800597c:	f200 80f1 	bhi.w	8005b62 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005984:	2b01      	cmp	r3, #1
 8005986:	d123      	bne.n	80059d0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800598a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 fd1b 	bl	80063c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e139      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	b2d2      	uxtb	r2, r2
 80059a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b8:	3b01      	subs	r3, #1
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	3b01      	subs	r3, #1
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80059ce:	e10b      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d14e      	bne.n	8005a76 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059de:	2200      	movs	r2, #0
 80059e0:	4906      	ldr	r1, [pc, #24]	; (80059fc <HAL_I2C_Master_Receive+0x22c>)
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 fb98 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e10e      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
 80059f2:	bf00      	nop
 80059f4:	00100002 	.word	0x00100002
 80059f8:	ffff0000 	.word	0xffff0000
 80059fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	691a      	ldr	r2, [r3, #16]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	b2d2      	uxtb	r2, r2
 8005a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a22:	1c5a      	adds	r2, r3, #1
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a74:	e0b8      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	4966      	ldr	r1, [pc, #408]	; (8005c18 <HAL_I2C_Master_Receive+0x448>)
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 fb49 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d001      	beq.n	8005a90 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e0bf      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691a      	ldr	r2, [r3, #16]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aaa:	b2d2      	uxtb	r2, r2
 8005aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad8:	2200      	movs	r2, #0
 8005ada:	494f      	ldr	r1, [pc, #316]	; (8005c18 <HAL_I2C_Master_Receive+0x448>)
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 fb1b 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e091      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005afa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	691a      	ldr	r2, [r3, #16]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b38:	b2d2      	uxtb	r2, r2
 8005b3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b60:	e042      	b.n	8005be8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f000 fc2e 	bl	80063c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e04c      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	691a      	ldr	r2, [r3, #16]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b92:	3b01      	subs	r3, #1
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	d118      	bne.n	8005be8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f47f aec2 	bne.w	8005976 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	e000      	b.n	8005c10 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005c0e:	2302      	movs	r3, #2
  }
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3728      	adds	r7, #40	; 0x28
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	00010004 	.word	0x00010004

08005c1c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b08a      	sub	sp, #40	; 0x28
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	607a      	str	r2, [r7, #4]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005c2c:	f7fd ff6a 	bl	8003b04 <HAL_GetTick>
 8005c30:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005c32:	2301      	movs	r3, #1
 8005c34:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b20      	cmp	r3, #32
 8005c40:	f040 8111 	bne.w	8005e66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	2319      	movs	r3, #25
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	4988      	ldr	r1, [pc, #544]	; (8005e70 <HAL_I2C_IsDeviceReady+0x254>)
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 fa62 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e104      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_I2C_IsDeviceReady+0x50>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e0fd      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d007      	beq.n	8005c92 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0201 	orr.w	r2, r2, #1
 8005c90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ca0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2224      	movs	r2, #36	; 0x24
 8005ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4a70      	ldr	r2, [pc, #448]	; (8005e74 <HAL_I2C_IsDeviceReady+0x258>)
 8005cb4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cc4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 fa20 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00d      	beq.n	8005cfa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cec:	d103      	bne.n	8005cf6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cf4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e0b6      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cfa:	897b      	ldrh	r3, [r7, #10]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	461a      	mov	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005d0a:	f7fd fefb 	bl	8003b04 <HAL_GetTick>
 8005d0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f003 0302 	and.w	r3, r3, #2
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	bf0c      	ite	eq
 8005d1e:	2301      	moveq	r3, #1
 8005d20:	2300      	movne	r3, #0
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d34:	bf0c      	ite	eq
 8005d36:	2301      	moveq	r3, #1
 8005d38:	2300      	movne	r3, #0
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d3e:	e025      	b.n	8005d8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d40:	f7fd fee0 	bl	8003b04 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d302      	bcc.n	8005d56 <HAL_I2C_IsDeviceReady+0x13a>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d103      	bne.n	8005d5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	22a0      	movs	r2, #160	; 0xa0
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	bf0c      	ite	eq
 8005d6c:	2301      	moveq	r3, #1
 8005d6e:	2300      	movne	r3, #0
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d82:	bf0c      	ite	eq
 8005d84:	2301      	moveq	r3, #1
 8005d86:	2300      	movne	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2ba0      	cmp	r3, #160	; 0xa0
 8005d96:	d005      	beq.n	8005da4 <HAL_I2C_IsDeviceReady+0x188>
 8005d98:	7dfb      	ldrb	r3, [r7, #23]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d102      	bne.n	8005da4 <HAL_I2C_IsDeviceReady+0x188>
 8005d9e:	7dbb      	ldrb	r3, [r7, #22]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0cd      	beq.n	8005d40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d129      	bne.n	8005e0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dca:	2300      	movs	r3, #0
 8005dcc:	613b      	str	r3, [r7, #16]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	613b      	str	r3, [r7, #16]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	699b      	ldr	r3, [r3, #24]
 8005ddc:	613b      	str	r3, [r7, #16]
 8005dde:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	2319      	movs	r3, #25
 8005de6:	2201      	movs	r2, #1
 8005de8:	4921      	ldr	r1, [pc, #132]	; (8005e70 <HAL_I2C_IsDeviceReady+0x254>)
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 f994 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e036      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e02c      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	2319      	movs	r3, #25
 8005e2e:	2201      	movs	r2, #1
 8005e30:	490f      	ldr	r1, [pc, #60]	; (8005e70 <HAL_I2C_IsDeviceReady+0x254>)
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f000 f970 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e012      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	3301      	adds	r3, #1
 8005e46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	f4ff af32 	bcc.w	8005cb6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e000      	b.n	8005e68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005e66:	2302      	movs	r3, #2
  }
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3720      	adds	r7, #32
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	00100002 	.word	0x00100002
 8005e74:	ffff0000 	.word	0xffff0000

08005e78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af02      	add	r7, sp, #8
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	607a      	str	r2, [r7, #4]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	460b      	mov	r3, r1
 8005e86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d006      	beq.n	8005ea2 <I2C_MasterRequestWrite+0x2a>
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d003      	beq.n	8005ea2 <I2C_MasterRequestWrite+0x2a>
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ea0:	d108      	bne.n	8005eb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e00b      	b.n	8005ecc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb8:	2b12      	cmp	r3, #18
 8005eba:	d107      	bne.n	8005ecc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005eca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f91d 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00d      	beq.n	8005f00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef2:	d103      	bne.n	8005efc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e035      	b.n	8005f6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f08:	d108      	bne.n	8005f1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f0a:	897b      	ldrh	r3, [r7, #10]
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	461a      	mov	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f18:	611a      	str	r2, [r3, #16]
 8005f1a:	e01b      	b.n	8005f54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005f1c:	897b      	ldrh	r3, [r7, #10]
 8005f1e:	11db      	asrs	r3, r3, #7
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	f003 0306 	and.w	r3, r3, #6
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	f063 030f 	orn	r3, r3, #15
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	490e      	ldr	r1, [pc, #56]	; (8005f74 <I2C_MasterRequestWrite+0xfc>)
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f000 f943 	bl	80061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d001      	beq.n	8005f4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e010      	b.n	8005f6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005f4a:	897b      	ldrh	r3, [r7, #10]
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	4907      	ldr	r1, [pc, #28]	; (8005f78 <I2C_MasterRequestWrite+0x100>)
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 f933 	bl	80061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	00010008 	.word	0x00010008
 8005f78:	00010002 	.word	0x00010002

08005f7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b088      	sub	sp, #32
 8005f80:	af02      	add	r7, sp, #8
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	607a      	str	r2, [r7, #4]
 8005f86:	603b      	str	r3, [r7, #0]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fa0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d006      	beq.n	8005fb6 <I2C_MasterRequestRead+0x3a>
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d003      	beq.n	8005fb6 <I2C_MasterRequestRead+0x3a>
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fb4:	d108      	bne.n	8005fc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	e00b      	b.n	8005fe0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fcc:	2b11      	cmp	r3, #17
 8005fce:	d107      	bne.n	8005fe0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 f893 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00d      	beq.n	8006014 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006006:	d103      	bne.n	8006010 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800600e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e079      	b.n	8006108 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800601c:	d108      	bne.n	8006030 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800601e:	897b      	ldrh	r3, [r7, #10]
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f043 0301 	orr.w	r3, r3, #1
 8006026:	b2da      	uxtb	r2, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	611a      	str	r2, [r3, #16]
 800602e:	e05f      	b.n	80060f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006030:	897b      	ldrh	r3, [r7, #10]
 8006032:	11db      	asrs	r3, r3, #7
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f003 0306 	and.w	r3, r3, #6
 800603a:	b2db      	uxtb	r3, r3
 800603c:	f063 030f 	orn	r3, r3, #15
 8006040:	b2da      	uxtb	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	4930      	ldr	r1, [pc, #192]	; (8006110 <I2C_MasterRequestRead+0x194>)
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	f000 f8b9 	bl	80061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e054      	b.n	8006108 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800605e:	897b      	ldrh	r3, [r7, #10]
 8006060:	b2da      	uxtb	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	4929      	ldr	r1, [pc, #164]	; (8006114 <I2C_MasterRequestRead+0x198>)
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 f8a9 	bl	80061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e044      	b.n	8006108 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800607e:	2300      	movs	r3, #0
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	613b      	str	r3, [r7, #16]
 8006092:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 f831 	bl	8006118 <I2C_WaitOnFlagUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00d      	beq.n	80060d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ca:	d103      	bne.n	80060d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060d2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e017      	b.n	8006108 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80060d8:	897b      	ldrh	r3, [r7, #10]
 80060da:	11db      	asrs	r3, r3, #7
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	f003 0306 	and.w	r3, r3, #6
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f063 030e 	orn	r3, r3, #14
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	4907      	ldr	r1, [pc, #28]	; (8006114 <I2C_MasterRequestRead+0x198>)
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 f865 	bl	80061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e000      	b.n	8006108 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3718      	adds	r7, #24
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	00010008 	.word	0x00010008
 8006114:	00010002 	.word	0x00010002

08006118 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	4613      	mov	r3, r2
 8006126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006128:	e025      	b.n	8006176 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006130:	d021      	beq.n	8006176 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006132:	f7fd fce7 	bl	8003b04 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	429a      	cmp	r2, r3
 8006140:	d302      	bcc.n	8006148 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d116      	bne.n	8006176 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2220      	movs	r2, #32
 8006152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006162:	f043 0220 	orr.w	r2, r3, #32
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e023      	b.n	80061be <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	0c1b      	lsrs	r3, r3, #16
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b01      	cmp	r3, #1
 800617e:	d10d      	bne.n	800619c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	43da      	mvns	r2, r3
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	4013      	ands	r3, r2
 800618c:	b29b      	uxth	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	bf0c      	ite	eq
 8006192:	2301      	moveq	r3, #1
 8006194:	2300      	movne	r3, #0
 8006196:	b2db      	uxtb	r3, r3
 8006198:	461a      	mov	r2, r3
 800619a:	e00c      	b.n	80061b6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	43da      	mvns	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4013      	ands	r3, r2
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	bf0c      	ite	eq
 80061ae:	2301      	moveq	r3, #1
 80061b0:	2300      	movne	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	461a      	mov	r2, r3
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d0b6      	beq.n	800612a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b084      	sub	sp, #16
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	60f8      	str	r0, [r7, #12]
 80061ce:	60b9      	str	r1, [r7, #8]
 80061d0:	607a      	str	r2, [r7, #4]
 80061d2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061d4:	e051      	b.n	800627a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061e4:	d123      	bne.n	800622e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061f4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061fe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2220      	movs	r2, #32
 800620a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621a:	f043 0204 	orr.w	r2, r3, #4
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e046      	b.n	80062bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d021      	beq.n	800627a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006236:	f7fd fc65 	bl	8003b04 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	429a      	cmp	r2, r3
 8006244:	d302      	bcc.n	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d116      	bne.n	800627a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2220      	movs	r2, #32
 8006256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	f043 0220 	orr.w	r2, r3, #32
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e020      	b.n	80062bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	0c1b      	lsrs	r3, r3, #16
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b01      	cmp	r3, #1
 8006282:	d10c      	bne.n	800629e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	43da      	mvns	r2, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4013      	ands	r3, r2
 8006290:	b29b      	uxth	r3, r3
 8006292:	2b00      	cmp	r3, #0
 8006294:	bf14      	ite	ne
 8006296:	2301      	movne	r3, #1
 8006298:	2300      	moveq	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	e00b      	b.n	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	43da      	mvns	r2, r3
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	4013      	ands	r3, r2
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	bf14      	ite	ne
 80062b0:	2301      	movne	r3, #1
 80062b2:	2300      	moveq	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d18d      	bne.n	80061d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062d0:	e02d      	b.n	800632e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 f8ce 	bl	8006474 <I2C_IsAcknowledgeFailed>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e02d      	b.n	800633e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d021      	beq.n	800632e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ea:	f7fd fc0b 	bl	8003b04 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d302      	bcc.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d116      	bne.n	800632e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f043 0220 	orr.w	r2, r3, #32
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e007      	b.n	800633e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006338:	2b80      	cmp	r3, #128	; 0x80
 800633a:	d1ca      	bne.n	80062d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b084      	sub	sp, #16
 800634a:	af00      	add	r7, sp, #0
 800634c:	60f8      	str	r0, [r7, #12]
 800634e:	60b9      	str	r1, [r7, #8]
 8006350:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006352:	e02d      	b.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f000 f88d 	bl	8006474 <I2C_IsAcknowledgeFailed>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d001      	beq.n	8006364 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e02d      	b.n	80063c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636a:	d021      	beq.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800636c:	f7fd fbca 	bl	8003b04 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	429a      	cmp	r2, r3
 800637a:	d302      	bcc.n	8006382 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d116      	bne.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639c:	f043 0220 	orr.w	r2, r3, #32
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e007      	b.n	80063c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d1ca      	bne.n	8006354 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063d4:	e042      	b.n	800645c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	f003 0310 	and.w	r3, r3, #16
 80063e0:	2b10      	cmp	r3, #16
 80063e2:	d119      	bne.n	8006418 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0210 	mvn.w	r2, #16
 80063ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e029      	b.n	800646c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006418:	f7fd fb74 	bl	8003b04 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	429a      	cmp	r2, r3
 8006426:	d302      	bcc.n	800642e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d116      	bne.n	800645c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2220      	movs	r2, #32
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006448:	f043 0220 	orr.w	r2, r3, #32
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e007      	b.n	800646c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006466:	2b40      	cmp	r3, #64	; 0x40
 8006468:	d1b5      	bne.n	80063d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3710      	adds	r7, #16
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800648a:	d11b      	bne.n	80064c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006494:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b0:	f043 0204 	orr.w	r2, r3, #4
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
	...

080064d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e264      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d075      	beq.n	80065de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064f2:	4ba3      	ldr	r3, [pc, #652]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 030c 	and.w	r3, r3, #12
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d00c      	beq.n	8006518 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064fe:	4ba0      	ldr	r3, [pc, #640]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006506:	2b08      	cmp	r3, #8
 8006508:	d112      	bne.n	8006530 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800650a:	4b9d      	ldr	r3, [pc, #628]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006512:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006516:	d10b      	bne.n	8006530 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006518:	4b99      	ldr	r3, [pc, #612]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d05b      	beq.n	80065dc <HAL_RCC_OscConfig+0x108>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d157      	bne.n	80065dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e23f      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006538:	d106      	bne.n	8006548 <HAL_RCC_OscConfig+0x74>
 800653a:	4b91      	ldr	r3, [pc, #580]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a90      	ldr	r2, [pc, #576]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e01d      	b.n	8006584 <HAL_RCC_OscConfig+0xb0>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006550:	d10c      	bne.n	800656c <HAL_RCC_OscConfig+0x98>
 8006552:	4b8b      	ldr	r3, [pc, #556]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a8a      	ldr	r2, [pc, #552]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006558:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800655c:	6013      	str	r3, [r2, #0]
 800655e:	4b88      	ldr	r3, [pc, #544]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a87      	ldr	r2, [pc, #540]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e00b      	b.n	8006584 <HAL_RCC_OscConfig+0xb0>
 800656c:	4b84      	ldr	r3, [pc, #528]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a83      	ldr	r2, [pc, #524]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006576:	6013      	str	r3, [r2, #0]
 8006578:	4b81      	ldr	r3, [pc, #516]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a80      	ldr	r2, [pc, #512]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 800657e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d013      	beq.n	80065b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658c:	f7fd faba 	bl	8003b04 <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006594:	f7fd fab6 	bl	8003b04 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b64      	cmp	r3, #100	; 0x64
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e204      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065a6:	4b76      	ldr	r3, [pc, #472]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0f0      	beq.n	8006594 <HAL_RCC_OscConfig+0xc0>
 80065b2:	e014      	b.n	80065de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b4:	f7fd faa6 	bl	8003b04 <HAL_GetTick>
 80065b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065bc:	f7fd faa2 	bl	8003b04 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b64      	cmp	r3, #100	; 0x64
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e1f0      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ce:	4b6c      	ldr	r3, [pc, #432]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1f0      	bne.n	80065bc <HAL_RCC_OscConfig+0xe8>
 80065da:	e000      	b.n	80065de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d063      	beq.n	80066b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065ea:	4b65      	ldr	r3, [pc, #404]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 030c 	and.w	r3, r3, #12
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00b      	beq.n	800660e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065f6:	4b62      	ldr	r3, [pc, #392]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065fe:	2b08      	cmp	r3, #8
 8006600:	d11c      	bne.n	800663c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006602:	4b5f      	ldr	r3, [pc, #380]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d116      	bne.n	800663c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800660e:	4b5c      	ldr	r3, [pc, #368]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d005      	beq.n	8006626 <HAL_RCC_OscConfig+0x152>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d001      	beq.n	8006626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e1c4      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006626:	4b56      	ldr	r3, [pc, #344]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	00db      	lsls	r3, r3, #3
 8006634:	4952      	ldr	r1, [pc, #328]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006636:	4313      	orrs	r3, r2
 8006638:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800663a:	e03a      	b.n	80066b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d020      	beq.n	8006686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006644:	4b4f      	ldr	r3, [pc, #316]	; (8006784 <HAL_RCC_OscConfig+0x2b0>)
 8006646:	2201      	movs	r2, #1
 8006648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664a:	f7fd fa5b 	bl	8003b04 <HAL_GetTick>
 800664e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006652:	f7fd fa57 	bl	8003b04 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e1a5      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006664:	4b46      	ldr	r3, [pc, #280]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d0f0      	beq.n	8006652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006670:	4b43      	ldr	r3, [pc, #268]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	00db      	lsls	r3, r3, #3
 800667e:	4940      	ldr	r1, [pc, #256]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006680:	4313      	orrs	r3, r2
 8006682:	600b      	str	r3, [r1, #0]
 8006684:	e015      	b.n	80066b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006686:	4b3f      	ldr	r3, [pc, #252]	; (8006784 <HAL_RCC_OscConfig+0x2b0>)
 8006688:	2200      	movs	r2, #0
 800668a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800668c:	f7fd fa3a 	bl	8003b04 <HAL_GetTick>
 8006690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006694:	f7fd fa36 	bl	8003b04 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e184      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066a6:	4b36      	ldr	r3, [pc, #216]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1f0      	bne.n	8006694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0308 	and.w	r3, r3, #8
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d030      	beq.n	8006720 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d016      	beq.n	80066f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066c6:	4b30      	ldr	r3, [pc, #192]	; (8006788 <HAL_RCC_OscConfig+0x2b4>)
 80066c8:	2201      	movs	r2, #1
 80066ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066cc:	f7fd fa1a 	bl	8003b04 <HAL_GetTick>
 80066d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066d4:	f7fd fa16 	bl	8003b04 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e164      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066e6:	4b26      	ldr	r3, [pc, #152]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 80066e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d0f0      	beq.n	80066d4 <HAL_RCC_OscConfig+0x200>
 80066f2:	e015      	b.n	8006720 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066f4:	4b24      	ldr	r3, [pc, #144]	; (8006788 <HAL_RCC_OscConfig+0x2b4>)
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066fa:	f7fd fa03 	bl	8003b04 <HAL_GetTick>
 80066fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006700:	e008      	b.n	8006714 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006702:	f7fd f9ff 	bl	8003b04 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d901      	bls.n	8006714 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e14d      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006714:	4b1a      	ldr	r3, [pc, #104]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006718:	f003 0302 	and.w	r3, r3, #2
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1f0      	bne.n	8006702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 80a0 	beq.w	800686e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800672e:	2300      	movs	r3, #0
 8006730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006732:	4b13      	ldr	r3, [pc, #76]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10f      	bne.n	800675e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800673e:	2300      	movs	r3, #0
 8006740:	60bb      	str	r3, [r7, #8]
 8006742:	4b0f      	ldr	r3, [pc, #60]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006746:	4a0e      	ldr	r2, [pc, #56]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800674c:	6413      	str	r3, [r2, #64]	; 0x40
 800674e:	4b0c      	ldr	r3, [pc, #48]	; (8006780 <HAL_RCC_OscConfig+0x2ac>)
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006756:	60bb      	str	r3, [r7, #8]
 8006758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800675a:	2301      	movs	r3, #1
 800675c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800675e:	4b0b      	ldr	r3, [pc, #44]	; (800678c <HAL_RCC_OscConfig+0x2b8>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006766:	2b00      	cmp	r3, #0
 8006768:	d121      	bne.n	80067ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800676a:	4b08      	ldr	r3, [pc, #32]	; (800678c <HAL_RCC_OscConfig+0x2b8>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a07      	ldr	r2, [pc, #28]	; (800678c <HAL_RCC_OscConfig+0x2b8>)
 8006770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006776:	f7fd f9c5 	bl	8003b04 <HAL_GetTick>
 800677a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800677c:	e011      	b.n	80067a2 <HAL_RCC_OscConfig+0x2ce>
 800677e:	bf00      	nop
 8006780:	40023800 	.word	0x40023800
 8006784:	42470000 	.word	0x42470000
 8006788:	42470e80 	.word	0x42470e80
 800678c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006790:	f7fd f9b8 	bl	8003b04 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b02      	cmp	r3, #2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e106      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067a2:	4b85      	ldr	r3, [pc, #532]	; (80069b8 <HAL_RCC_OscConfig+0x4e4>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0f0      	beq.n	8006790 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d106      	bne.n	80067c4 <HAL_RCC_OscConfig+0x2f0>
 80067b6:	4b81      	ldr	r3, [pc, #516]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ba:	4a80      	ldr	r2, [pc, #512]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067bc:	f043 0301 	orr.w	r3, r3, #1
 80067c0:	6713      	str	r3, [r2, #112]	; 0x70
 80067c2:	e01c      	b.n	80067fe <HAL_RCC_OscConfig+0x32a>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b05      	cmp	r3, #5
 80067ca:	d10c      	bne.n	80067e6 <HAL_RCC_OscConfig+0x312>
 80067cc:	4b7b      	ldr	r3, [pc, #492]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d0:	4a7a      	ldr	r2, [pc, #488]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067d2:	f043 0304 	orr.w	r3, r3, #4
 80067d6:	6713      	str	r3, [r2, #112]	; 0x70
 80067d8:	4b78      	ldr	r3, [pc, #480]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067dc:	4a77      	ldr	r2, [pc, #476]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067de:	f043 0301 	orr.w	r3, r3, #1
 80067e2:	6713      	str	r3, [r2, #112]	; 0x70
 80067e4:	e00b      	b.n	80067fe <HAL_RCC_OscConfig+0x32a>
 80067e6:	4b75      	ldr	r3, [pc, #468]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ea:	4a74      	ldr	r2, [pc, #464]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067ec:	f023 0301 	bic.w	r3, r3, #1
 80067f0:	6713      	str	r3, [r2, #112]	; 0x70
 80067f2:	4b72      	ldr	r3, [pc, #456]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f6:	4a71      	ldr	r2, [pc, #452]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80067f8:	f023 0304 	bic.w	r3, r3, #4
 80067fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d015      	beq.n	8006832 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006806:	f7fd f97d 	bl	8003b04 <HAL_GetTick>
 800680a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800680c:	e00a      	b.n	8006824 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800680e:	f7fd f979 	bl	8003b04 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	; 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e0c5      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006824:	4b65      	ldr	r3, [pc, #404]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d0ee      	beq.n	800680e <HAL_RCC_OscConfig+0x33a>
 8006830:	e014      	b.n	800685c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006832:	f7fd f967 	bl	8003b04 <HAL_GetTick>
 8006836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006838:	e00a      	b.n	8006850 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800683a:	f7fd f963 	bl	8003b04 <HAL_GetTick>
 800683e:	4602      	mov	r2, r0
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	f241 3288 	movw	r2, #5000	; 0x1388
 8006848:	4293      	cmp	r3, r2
 800684a:	d901      	bls.n	8006850 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e0af      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006850:	4b5a      	ldr	r3, [pc, #360]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006854:	f003 0302 	and.w	r3, r3, #2
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1ee      	bne.n	800683a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800685c:	7dfb      	ldrb	r3, [r7, #23]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d105      	bne.n	800686e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006862:	4b56      	ldr	r3, [pc, #344]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006866:	4a55      	ldr	r2, [pc, #340]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800686c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 809b 	beq.w	80069ae <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006878:	4b50      	ldr	r3, [pc, #320]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f003 030c 	and.w	r3, r3, #12
 8006880:	2b08      	cmp	r3, #8
 8006882:	d05c      	beq.n	800693e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	2b02      	cmp	r3, #2
 800688a:	d141      	bne.n	8006910 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800688c:	4b4c      	ldr	r3, [pc, #304]	; (80069c0 <HAL_RCC_OscConfig+0x4ec>)
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006892:	f7fd f937 	bl	8003b04 <HAL_GetTick>
 8006896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006898:	e008      	b.n	80068ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800689a:	f7fd f933 	bl	8003b04 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d901      	bls.n	80068ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e081      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068ac:	4b43      	ldr	r3, [pc, #268]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1f0      	bne.n	800689a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	69da      	ldr	r2, [r3, #28]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	431a      	orrs	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	019b      	lsls	r3, r3, #6
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	085b      	lsrs	r3, r3, #1
 80068d0:	3b01      	subs	r3, #1
 80068d2:	041b      	lsls	r3, r3, #16
 80068d4:	431a      	orrs	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068da:	061b      	lsls	r3, r3, #24
 80068dc:	4937      	ldr	r1, [pc, #220]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068e2:	4b37      	ldr	r3, [pc, #220]	; (80069c0 <HAL_RCC_OscConfig+0x4ec>)
 80068e4:	2201      	movs	r2, #1
 80068e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e8:	f7fd f90c 	bl	8003b04 <HAL_GetTick>
 80068ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068f0:	f7fd f908 	bl	8003b04 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e056      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006902:	4b2e      	ldr	r3, [pc, #184]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d0f0      	beq.n	80068f0 <HAL_RCC_OscConfig+0x41c>
 800690e:	e04e      	b.n	80069ae <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006910:	4b2b      	ldr	r3, [pc, #172]	; (80069c0 <HAL_RCC_OscConfig+0x4ec>)
 8006912:	2200      	movs	r2, #0
 8006914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006916:	f7fd f8f5 	bl	8003b04 <HAL_GetTick>
 800691a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800691c:	e008      	b.n	8006930 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800691e:	f7fd f8f1 	bl	8003b04 <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	2b02      	cmp	r3, #2
 800692a:	d901      	bls.n	8006930 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e03f      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006930:	4b22      	ldr	r3, [pc, #136]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1f0      	bne.n	800691e <HAL_RCC_OscConfig+0x44a>
 800693c:	e037      	b.n	80069ae <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d101      	bne.n	800694a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e032      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800694a:	4b1c      	ldr	r3, [pc, #112]	; (80069bc <HAL_RCC_OscConfig+0x4e8>)
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	699b      	ldr	r3, [r3, #24]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d028      	beq.n	80069aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006962:	429a      	cmp	r2, r3
 8006964:	d121      	bne.n	80069aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006970:	429a      	cmp	r2, r3
 8006972:	d11a      	bne.n	80069aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800697a:	4013      	ands	r3, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006980:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006982:	4293      	cmp	r3, r2
 8006984:	d111      	bne.n	80069aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	3b01      	subs	r3, #1
 8006994:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006996:	429a      	cmp	r2, r3
 8006998:	d107      	bne.n	80069aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d001      	beq.n	80069ae <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e000      	b.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	40007000 	.word	0x40007000
 80069bc:	40023800 	.word	0x40023800
 80069c0:	42470060 	.word	0x42470060

080069c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	e0cc      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069d8:	4b68      	ldr	r3, [pc, #416]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d90c      	bls.n	8006a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069e6:	4b65      	ldr	r3, [pc, #404]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ee:	4b63      	ldr	r3, [pc, #396]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d001      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e0b8      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d020      	beq.n	8006a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a18:	4b59      	ldr	r3, [pc, #356]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	4a58      	ldr	r2, [pc, #352]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0308 	and.w	r3, r3, #8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d005      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a30:	4b53      	ldr	r3, [pc, #332]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	4a52      	ldr	r2, [pc, #328]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a3c:	4b50      	ldr	r3, [pc, #320]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	494d      	ldr	r1, [pc, #308]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d044      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d107      	bne.n	8006a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a62:	4b47      	ldr	r3, [pc, #284]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d119      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e07f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d003      	beq.n	8006a82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a7e:	2b03      	cmp	r3, #3
 8006a80:	d107      	bne.n	8006a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a82:	4b3f      	ldr	r3, [pc, #252]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d109      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e06f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a92:	4b3b      	ldr	r3, [pc, #236]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e067      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aa2:	4b37      	ldr	r3, [pc, #220]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f023 0203 	bic.w	r2, r3, #3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	4934      	ldr	r1, [pc, #208]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ab4:	f7fd f826 	bl	8003b04 <HAL_GetTick>
 8006ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aba:	e00a      	b.n	8006ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006abc:	f7fd f822 	bl	8003b04 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d901      	bls.n	8006ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e04f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ad2:	4b2b      	ldr	r3, [pc, #172]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 020c 	and.w	r2, r3, #12
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d1eb      	bne.n	8006abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ae4:	4b25      	ldr	r3, [pc, #148]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0307 	and.w	r3, r3, #7
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d20c      	bcs.n	8006b0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006af2:	4b22      	ldr	r3, [pc, #136]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006afa:	4b20      	ldr	r3, [pc, #128]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0307 	and.w	r3, r3, #7
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d001      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e032      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d008      	beq.n	8006b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b18:	4b19      	ldr	r3, [pc, #100]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	4916      	ldr	r1, [pc, #88]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0308 	and.w	r3, r3, #8
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d009      	beq.n	8006b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b36:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	490e      	ldr	r1, [pc, #56]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b4a:	f000 f821 	bl	8006b90 <HAL_RCC_GetSysClockFreq>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	4b0b      	ldr	r3, [pc, #44]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	091b      	lsrs	r3, r3, #4
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	490a      	ldr	r1, [pc, #40]	; (8006b84 <HAL_RCC_ClockConfig+0x1c0>)
 8006b5c:	5ccb      	ldrb	r3, [r1, r3]
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	4a09      	ldr	r2, [pc, #36]	; (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b66:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fa ffda 	bl	8001b24 <HAL_InitTick>

  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	40023c00 	.word	0x40023c00
 8006b80:	40023800 	.word	0x40023800
 8006b84:	0800ea60 	.word	0x0800ea60
 8006b88:	20000000 	.word	0x20000000
 8006b8c:	20000108 	.word	0x20000108

08006b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b90:	b5b0      	push	{r4, r5, r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b96:	2100      	movs	r1, #0
 8006b98:	6079      	str	r1, [r7, #4]
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	60f9      	str	r1, [r7, #12]
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ba6:	4952      	ldr	r1, [pc, #328]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006ba8:	6889      	ldr	r1, [r1, #8]
 8006baa:	f001 010c 	and.w	r1, r1, #12
 8006bae:	2908      	cmp	r1, #8
 8006bb0:	d00d      	beq.n	8006bce <HAL_RCC_GetSysClockFreq+0x3e>
 8006bb2:	2908      	cmp	r1, #8
 8006bb4:	f200 8094 	bhi.w	8006ce0 <HAL_RCC_GetSysClockFreq+0x150>
 8006bb8:	2900      	cmp	r1, #0
 8006bba:	d002      	beq.n	8006bc2 <HAL_RCC_GetSysClockFreq+0x32>
 8006bbc:	2904      	cmp	r1, #4
 8006bbe:	d003      	beq.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x38>
 8006bc0:	e08e      	b.n	8006ce0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bc2:	4b4c      	ldr	r3, [pc, #304]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x164>)
 8006bc4:	60bb      	str	r3, [r7, #8]
       break;
 8006bc6:	e08e      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bc8:	4b4b      	ldr	r3, [pc, #300]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006bca:	60bb      	str	r3, [r7, #8]
      break;
 8006bcc:	e08b      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bce:	4948      	ldr	r1, [pc, #288]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006bd0:	6849      	ldr	r1, [r1, #4]
 8006bd2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006bd6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bd8:	4945      	ldr	r1, [pc, #276]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006bda:	6849      	ldr	r1, [r1, #4]
 8006bdc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006be0:	2900      	cmp	r1, #0
 8006be2:	d024      	beq.n	8006c2e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006be4:	4942      	ldr	r1, [pc, #264]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006be6:	6849      	ldr	r1, [r1, #4]
 8006be8:	0989      	lsrs	r1, r1, #6
 8006bea:	4608      	mov	r0, r1
 8006bec:	f04f 0100 	mov.w	r1, #0
 8006bf0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006bf4:	f04f 0500 	mov.w	r5, #0
 8006bf8:	ea00 0204 	and.w	r2, r0, r4
 8006bfc:	ea01 0305 	and.w	r3, r1, r5
 8006c00:	493d      	ldr	r1, [pc, #244]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006c02:	fb01 f003 	mul.w	r0, r1, r3
 8006c06:	2100      	movs	r1, #0
 8006c08:	fb01 f102 	mul.w	r1, r1, r2
 8006c0c:	1844      	adds	r4, r0, r1
 8006c0e:	493a      	ldr	r1, [pc, #232]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006c10:	fba2 0101 	umull	r0, r1, r2, r1
 8006c14:	1863      	adds	r3, r4, r1
 8006c16:	4619      	mov	r1, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f04f 0300 	mov.w	r3, #0
 8006c20:	f7f9 ffda 	bl	8000bd8 <__aeabi_uldivmod>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	4613      	mov	r3, r2
 8006c2a:	60fb      	str	r3, [r7, #12]
 8006c2c:	e04a      	b.n	8006cc4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2e:	4b30      	ldr	r3, [pc, #192]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	099b      	lsrs	r3, r3, #6
 8006c34:	461a      	mov	r2, r3
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c3e:	f04f 0100 	mov.w	r1, #0
 8006c42:	ea02 0400 	and.w	r4, r2, r0
 8006c46:	ea03 0501 	and.w	r5, r3, r1
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	f04f 0300 	mov.w	r3, #0
 8006c56:	014b      	lsls	r3, r1, #5
 8006c58:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c5c:	0142      	lsls	r2, r0, #5
 8006c5e:	4610      	mov	r0, r2
 8006c60:	4619      	mov	r1, r3
 8006c62:	1b00      	subs	r0, r0, r4
 8006c64:	eb61 0105 	sbc.w	r1, r1, r5
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	018b      	lsls	r3, r1, #6
 8006c72:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c76:	0182      	lsls	r2, r0, #6
 8006c78:	1a12      	subs	r2, r2, r0
 8006c7a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c7e:	f04f 0000 	mov.w	r0, #0
 8006c82:	f04f 0100 	mov.w	r1, #0
 8006c86:	00d9      	lsls	r1, r3, #3
 8006c88:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c8c:	00d0      	lsls	r0, r2, #3
 8006c8e:	4602      	mov	r2, r0
 8006c90:	460b      	mov	r3, r1
 8006c92:	1912      	adds	r2, r2, r4
 8006c94:	eb45 0303 	adc.w	r3, r5, r3
 8006c98:	f04f 0000 	mov.w	r0, #0
 8006c9c:	f04f 0100 	mov.w	r1, #0
 8006ca0:	0299      	lsls	r1, r3, #10
 8006ca2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006ca6:	0290      	lsls	r0, r2, #10
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4610      	mov	r0, r2
 8006cae:	4619      	mov	r1, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	f7f9 ff8e 	bl	8000bd8 <__aeabi_uldivmod>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cc4:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	0c1b      	lsrs	r3, r3, #16
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	3301      	adds	r3, #1
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cdc:	60bb      	str	r3, [r7, #8]
      break;
 8006cde:	e002      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ce0:	4b04      	ldr	r3, [pc, #16]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x164>)
 8006ce2:	60bb      	str	r3, [r7, #8]
      break;
 8006ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bdb0      	pop	{r4, r5, r7, pc}
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	00f42400 	.word	0x00f42400
 8006cf8:	017d7840 	.word	0x017d7840

08006cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d00:	4b03      	ldr	r3, [pc, #12]	; (8006d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d02:	681b      	ldr	r3, [r3, #0]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	20000000 	.word	0x20000000

08006d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d18:	f7ff fff0 	bl	8006cfc <HAL_RCC_GetHCLKFreq>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	4b05      	ldr	r3, [pc, #20]	; (8006d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	0a9b      	lsrs	r3, r3, #10
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	4903      	ldr	r1, [pc, #12]	; (8006d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d2a:	5ccb      	ldrb	r3, [r1, r3]
 8006d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	40023800 	.word	0x40023800
 8006d38:	0800ea70 	.word	0x0800ea70

08006d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d40:	f7ff ffdc 	bl	8006cfc <HAL_RCC_GetHCLKFreq>
 8006d44:	4602      	mov	r2, r0
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	0b5b      	lsrs	r3, r3, #13
 8006d4c:	f003 0307 	and.w	r3, r3, #7
 8006d50:	4903      	ldr	r1, [pc, #12]	; (8006d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d52:	5ccb      	ldrb	r3, [r1, r3]
 8006d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	40023800 	.word	0x40023800
 8006d60:	0800ea70 	.word	0x0800ea70

08006d64 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	220f      	movs	r2, #15
 8006d72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006d74:	4b12      	ldr	r3, [pc, #72]	; (8006dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f003 0203 	and.w	r2, r3, #3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006d80:	4b0f      	ldr	r3, [pc, #60]	; (8006dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006d8c:	4b0c      	ldr	r3, [pc, #48]	; (8006dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006d98:	4b09      	ldr	r3, [pc, #36]	; (8006dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	08db      	lsrs	r3, r3, #3
 8006d9e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006da6:	4b07      	ldr	r3, [pc, #28]	; (8006dc4 <HAL_RCC_GetClockConfig+0x60>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0207 	and.w	r2, r3, #7
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	601a      	str	r2, [r3, #0]
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	40023c00 	.word	0x40023c00

08006dc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e041      	b.n	8006e5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d106      	bne.n	8006df4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7fb f964 	bl	80020bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3304      	adds	r3, #4
 8006e04:	4619      	mov	r1, r3
 8006e06:	4610      	mov	r0, r2
 8006e08:	f000 fe8e 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d001      	beq.n	8006e80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e04e      	b.n	8006f1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a23      	ldr	r2, [pc, #140]	; (8006f2c <HAL_TIM_Base_Start_IT+0xc4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d022      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eaa:	d01d      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1f      	ldr	r2, [pc, #124]	; (8006f30 <HAL_TIM_Base_Start_IT+0xc8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d018      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1e      	ldr	r2, [pc, #120]	; (8006f34 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d013      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1c      	ldr	r2, [pc, #112]	; (8006f38 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00e      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a1b      	ldr	r2, [pc, #108]	; (8006f3c <HAL_TIM_Base_Start_IT+0xd4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d009      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a19      	ldr	r2, [pc, #100]	; (8006f40 <HAL_TIM_Base_Start_IT+0xd8>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d004      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x80>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a18      	ldr	r2, [pc, #96]	; (8006f44 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d111      	bne.n	8006f0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f003 0307 	and.w	r3, r3, #7
 8006ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b06      	cmp	r3, #6
 8006ef8:	d010      	beq.n	8006f1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0201 	orr.w	r2, r2, #1
 8006f08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f0a:	e007      	b.n	8006f1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f042 0201 	orr.w	r2, r2, #1
 8006f1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	40010000 	.word	0x40010000
 8006f30:	40000400 	.word	0x40000400
 8006f34:	40000800 	.word	0x40000800
 8006f38:	40000c00 	.word	0x40000c00
 8006f3c:	40010400 	.word	0x40010400
 8006f40:	40014000 	.word	0x40014000
 8006f44:	40001800 	.word	0x40001800

08006f48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e041      	b.n	8006fde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d106      	bne.n	8006f74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f839 	bl	8006fe6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	3304      	adds	r3, #4
 8006f84:	4619      	mov	r1, r3
 8006f86:	4610      	mov	r0, r2
 8006f88:	f000 fdce 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b083      	sub	sp, #12
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006fee:	bf00      	nop
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr
	...

08006ffc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d109      	bne.n	8007020 <HAL_TIM_PWM_Start+0x24>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b01      	cmp	r3, #1
 8007016:	bf14      	ite	ne
 8007018:	2301      	movne	r3, #1
 800701a:	2300      	moveq	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	e022      	b.n	8007066 <HAL_TIM_PWM_Start+0x6a>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	2b04      	cmp	r3, #4
 8007024:	d109      	bne.n	800703a <HAL_TIM_PWM_Start+0x3e>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800702c:	b2db      	uxtb	r3, r3
 800702e:	2b01      	cmp	r3, #1
 8007030:	bf14      	ite	ne
 8007032:	2301      	movne	r3, #1
 8007034:	2300      	moveq	r3, #0
 8007036:	b2db      	uxtb	r3, r3
 8007038:	e015      	b.n	8007066 <HAL_TIM_PWM_Start+0x6a>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b08      	cmp	r3, #8
 800703e:	d109      	bne.n	8007054 <HAL_TIM_PWM_Start+0x58>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007046:	b2db      	uxtb	r3, r3
 8007048:	2b01      	cmp	r3, #1
 800704a:	bf14      	ite	ne
 800704c:	2301      	movne	r3, #1
 800704e:	2300      	moveq	r3, #0
 8007050:	b2db      	uxtb	r3, r3
 8007052:	e008      	b.n	8007066 <HAL_TIM_PWM_Start+0x6a>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b01      	cmp	r3, #1
 800705e:	bf14      	ite	ne
 8007060:	2301      	movne	r3, #1
 8007062:	2300      	moveq	r3, #0
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e07c      	b.n	8007168 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d104      	bne.n	800707e <HAL_TIM_PWM_Start+0x82>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2202      	movs	r2, #2
 8007078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800707c:	e013      	b.n	80070a6 <HAL_TIM_PWM_Start+0xaa>
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	2b04      	cmp	r3, #4
 8007082:	d104      	bne.n	800708e <HAL_TIM_PWM_Start+0x92>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2202      	movs	r2, #2
 8007088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800708c:	e00b      	b.n	80070a6 <HAL_TIM_PWM_Start+0xaa>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b08      	cmp	r3, #8
 8007092:	d104      	bne.n	800709e <HAL_TIM_PWM_Start+0xa2>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2202      	movs	r2, #2
 8007098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800709c:	e003      	b.n	80070a6 <HAL_TIM_PWM_Start+0xaa>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2202      	movs	r2, #2
 80070a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2201      	movs	r2, #1
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	4618      	mov	r0, r3
 80070b0:	f001 f94e 	bl	8008350 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a2d      	ldr	r2, [pc, #180]	; (8007170 <HAL_TIM_PWM_Start+0x174>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d004      	beq.n	80070c8 <HAL_TIM_PWM_Start+0xcc>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a2c      	ldr	r2, [pc, #176]	; (8007174 <HAL_TIM_PWM_Start+0x178>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d101      	bne.n	80070cc <HAL_TIM_PWM_Start+0xd0>
 80070c8:	2301      	movs	r3, #1
 80070ca:	e000      	b.n	80070ce <HAL_TIM_PWM_Start+0xd2>
 80070cc:	2300      	movs	r3, #0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d007      	beq.n	80070e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a22      	ldr	r2, [pc, #136]	; (8007170 <HAL_TIM_PWM_Start+0x174>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d022      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f4:	d01d      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a1f      	ldr	r2, [pc, #124]	; (8007178 <HAL_TIM_PWM_Start+0x17c>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d018      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a1d      	ldr	r2, [pc, #116]	; (800717c <HAL_TIM_PWM_Start+0x180>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d013      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a1c      	ldr	r2, [pc, #112]	; (8007180 <HAL_TIM_PWM_Start+0x184>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d00e      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a16      	ldr	r2, [pc, #88]	; (8007174 <HAL_TIM_PWM_Start+0x178>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d009      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a18      	ldr	r2, [pc, #96]	; (8007184 <HAL_TIM_PWM_Start+0x188>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d004      	beq.n	8007132 <HAL_TIM_PWM_Start+0x136>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a16      	ldr	r2, [pc, #88]	; (8007188 <HAL_TIM_PWM_Start+0x18c>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d111      	bne.n	8007156 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2b06      	cmp	r3, #6
 8007142:	d010      	beq.n	8007166 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0201 	orr.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007154:	e007      	b.n	8007166 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f042 0201 	orr.w	r2, r2, #1
 8007164:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	40010000 	.word	0x40010000
 8007174:	40010400 	.word	0x40010400
 8007178:	40000400 	.word	0x40000400
 800717c:	40000800 	.word	0x40000800
 8007180:	40000c00 	.word	0x40000c00
 8007184:	40014000 	.word	0x40014000
 8007188:	40001800 	.word	0x40001800

0800718c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d101      	bne.n	800719e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e041      	b.n	8007222 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d106      	bne.n	80071b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f839 	bl	800722a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	3304      	adds	r3, #4
 80071c8:	4619      	mov	r1, r3
 80071ca:	4610      	mov	r0, r2
 80071cc:	f000 fcac 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3708      	adds	r7, #8
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007232:	bf00      	nop
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
	...

08007240 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d104      	bne.n	800725e <HAL_TIM_IC_Start_IT+0x1e>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800725a:	b2db      	uxtb	r3, r3
 800725c:	e013      	b.n	8007286 <HAL_TIM_IC_Start_IT+0x46>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b04      	cmp	r3, #4
 8007262:	d104      	bne.n	800726e <HAL_TIM_IC_Start_IT+0x2e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800726a:	b2db      	uxtb	r3, r3
 800726c:	e00b      	b.n	8007286 <HAL_TIM_IC_Start_IT+0x46>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b08      	cmp	r3, #8
 8007272:	d104      	bne.n	800727e <HAL_TIM_IC_Start_IT+0x3e>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e003      	b.n	8007286 <HAL_TIM_IC_Start_IT+0x46>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007284:	b2db      	uxtb	r3, r3
 8007286:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d104      	bne.n	8007298 <HAL_TIM_IC_Start_IT+0x58>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007294:	b2db      	uxtb	r3, r3
 8007296:	e013      	b.n	80072c0 <HAL_TIM_IC_Start_IT+0x80>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	2b04      	cmp	r3, #4
 800729c:	d104      	bne.n	80072a8 <HAL_TIM_IC_Start_IT+0x68>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	e00b      	b.n	80072c0 <HAL_TIM_IC_Start_IT+0x80>
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	2b08      	cmp	r3, #8
 80072ac:	d104      	bne.n	80072b8 <HAL_TIM_IC_Start_IT+0x78>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	e003      	b.n	80072c0 <HAL_TIM_IC_Start_IT+0x80>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80072c2:	7bbb      	ldrb	r3, [r7, #14]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d102      	bne.n	80072ce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80072c8:	7b7b      	ldrb	r3, [r7, #13]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d001      	beq.n	80072d2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e0cc      	b.n	800746c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d104      	bne.n	80072e2 <HAL_TIM_IC_Start_IT+0xa2>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072e0:	e013      	b.n	800730a <HAL_TIM_IC_Start_IT+0xca>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d104      	bne.n	80072f2 <HAL_TIM_IC_Start_IT+0xb2>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2202      	movs	r2, #2
 80072ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072f0:	e00b      	b.n	800730a <HAL_TIM_IC_Start_IT+0xca>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d104      	bne.n	8007302 <HAL_TIM_IC_Start_IT+0xc2>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2202      	movs	r2, #2
 80072fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007300:	e003      	b.n	800730a <HAL_TIM_IC_Start_IT+0xca>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2202      	movs	r2, #2
 8007306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d104      	bne.n	800731a <HAL_TIM_IC_Start_IT+0xda>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007318:	e013      	b.n	8007342 <HAL_TIM_IC_Start_IT+0x102>
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	2b04      	cmp	r3, #4
 800731e:	d104      	bne.n	800732a <HAL_TIM_IC_Start_IT+0xea>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2202      	movs	r2, #2
 8007324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007328:	e00b      	b.n	8007342 <HAL_TIM_IC_Start_IT+0x102>
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	2b08      	cmp	r3, #8
 800732e:	d104      	bne.n	800733a <HAL_TIM_IC_Start_IT+0xfa>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2202      	movs	r2, #2
 8007334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007338:	e003      	b.n	8007342 <HAL_TIM_IC_Start_IT+0x102>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2202      	movs	r2, #2
 800733e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b0c      	cmp	r3, #12
 8007346:	d841      	bhi.n	80073cc <HAL_TIM_IC_Start_IT+0x18c>
 8007348:	a201      	add	r2, pc, #4	; (adr r2, 8007350 <HAL_TIM_IC_Start_IT+0x110>)
 800734a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734e:	bf00      	nop
 8007350:	08007385 	.word	0x08007385
 8007354:	080073cd 	.word	0x080073cd
 8007358:	080073cd 	.word	0x080073cd
 800735c:	080073cd 	.word	0x080073cd
 8007360:	08007397 	.word	0x08007397
 8007364:	080073cd 	.word	0x080073cd
 8007368:	080073cd 	.word	0x080073cd
 800736c:	080073cd 	.word	0x080073cd
 8007370:	080073a9 	.word	0x080073a9
 8007374:	080073cd 	.word	0x080073cd
 8007378:	080073cd 	.word	0x080073cd
 800737c:	080073cd 	.word	0x080073cd
 8007380:	080073bb 	.word	0x080073bb
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68da      	ldr	r2, [r3, #12]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f042 0202 	orr.w	r2, r2, #2
 8007392:	60da      	str	r2, [r3, #12]
      break;
 8007394:	e01d      	b.n	80073d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68da      	ldr	r2, [r3, #12]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f042 0204 	orr.w	r2, r2, #4
 80073a4:	60da      	str	r2, [r3, #12]
      break;
 80073a6:	e014      	b.n	80073d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68da      	ldr	r2, [r3, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0208 	orr.w	r2, r2, #8
 80073b6:	60da      	str	r2, [r3, #12]
      break;
 80073b8:	e00b      	b.n	80073d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68da      	ldr	r2, [r3, #12]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f042 0210 	orr.w	r2, r2, #16
 80073c8:	60da      	str	r2, [r3, #12]
      break;
 80073ca:	e002      	b.n	80073d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	73fb      	strb	r3, [r7, #15]
      break;
 80073d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d148      	bne.n	800746a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2201      	movs	r2, #1
 80073de:	6839      	ldr	r1, [r7, #0]
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 ffb5 	bl	8008350 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a22      	ldr	r2, [pc, #136]	; (8007474 <HAL_TIM_IC_Start_IT+0x234>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d022      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f8:	d01d      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a1e      	ldr	r2, [pc, #120]	; (8007478 <HAL_TIM_IC_Start_IT+0x238>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d018      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a1c      	ldr	r2, [pc, #112]	; (800747c <HAL_TIM_IC_Start_IT+0x23c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d013      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a1b      	ldr	r2, [pc, #108]	; (8007480 <HAL_TIM_IC_Start_IT+0x240>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d00e      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a19      	ldr	r2, [pc, #100]	; (8007484 <HAL_TIM_IC_Start_IT+0x244>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d009      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a18      	ldr	r2, [pc, #96]	; (8007488 <HAL_TIM_IC_Start_IT+0x248>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d004      	beq.n	8007436 <HAL_TIM_IC_Start_IT+0x1f6>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a16      	ldr	r2, [pc, #88]	; (800748c <HAL_TIM_IC_Start_IT+0x24c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d111      	bne.n	800745a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 0307 	and.w	r3, r3, #7
 8007440:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2b06      	cmp	r3, #6
 8007446:	d010      	beq.n	800746a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f042 0201 	orr.w	r2, r2, #1
 8007456:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007458:	e007      	b.n	800746a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f042 0201 	orr.w	r2, r2, #1
 8007468:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800746a:	7bfb      	ldrb	r3, [r7, #15]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	40010000 	.word	0x40010000
 8007478:	40000400 	.word	0x40000400
 800747c:	40000800 	.word	0x40000800
 8007480:	40000c00 	.word	0x40000c00
 8007484:	40010400 	.word	0x40010400
 8007488:	40014000 	.word	0x40014000
 800748c:	40001800 	.word	0x40001800

08007490 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d122      	bne.n	80074ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	f003 0302 	and.w	r3, r3, #2
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d11b      	bne.n	80074ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f06f 0202 	mvn.w	r2, #2
 80074bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	f003 0303 	and.w	r3, r3, #3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d003      	beq.n	80074da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7fb ff04 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 80074d8:	e005      	b.n	80074e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fb05 	bl	8007aea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 fb0c 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	f003 0304 	and.w	r3, r3, #4
 80074f6:	2b04      	cmp	r3, #4
 80074f8:	d122      	bne.n	8007540 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	2b04      	cmp	r3, #4
 8007506:	d11b      	bne.n	8007540 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f06f 0204 	mvn.w	r2, #4
 8007510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2202      	movs	r2, #2
 8007516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7fb feda 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 800752c:	e005      	b.n	800753a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fadb 	bl	8007aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fae2 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	f003 0308 	and.w	r3, r3, #8
 800754a:	2b08      	cmp	r3, #8
 800754c:	d122      	bne.n	8007594 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	f003 0308 	and.w	r3, r3, #8
 8007558:	2b08      	cmp	r3, #8
 800755a:	d11b      	bne.n	8007594 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f06f 0208 	mvn.w	r2, #8
 8007564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2204      	movs	r2, #4
 800756a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	69db      	ldr	r3, [r3, #28]
 8007572:	f003 0303 	and.w	r3, r3, #3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d003      	beq.n	8007582 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7fb feb0 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 8007580:	e005      	b.n	800758e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fab1 	bl	8007aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fab8 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b10      	cmp	r3, #16
 80075a0:	d122      	bne.n	80075e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	f003 0310 	and.w	r3, r3, #16
 80075ac:	2b10      	cmp	r3, #16
 80075ae:	d11b      	bne.n	80075e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f06f 0210 	mvn.w	r2, #16
 80075b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2208      	movs	r2, #8
 80075be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d003      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7fb fe86 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 80075d4:	e005      	b.n	80075e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 fa87 	bl	8007aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 fa8e 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d10e      	bne.n	8007614 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b01      	cmp	r3, #1
 8007602:	d107      	bne.n	8007614 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f06f 0201 	mvn.w	r2, #1
 800760c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f7fa fa44 	bl	8001a9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800761e:	2b80      	cmp	r3, #128	; 0x80
 8007620:	d10e      	bne.n	8007640 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800762c:	2b80      	cmp	r3, #128	; 0x80
 800762e:	d107      	bne.n	8007640 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 ff86 	bl	800854c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800764a:	2b40      	cmp	r3, #64	; 0x40
 800764c:	d10e      	bne.n	800766c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007658:	2b40      	cmp	r3, #64	; 0x40
 800765a:	d107      	bne.n	800766c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fa53 	bl	8007b12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b20      	cmp	r3, #32
 8007678:	d10e      	bne.n	8007698 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	f003 0320 	and.w	r3, r3, #32
 8007684:	2b20      	cmp	r3, #32
 8007686:	d107      	bne.n	8007698 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f06f 0220 	mvn.w	r2, #32
 8007690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 ff50 	bl	8008538 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007698:	bf00      	nop
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <HAL_TIM_IC_ConfigChannel+0x1e>
 80076ba:	2302      	movs	r3, #2
 80076bc:	e088      	b.n	80077d0 <HAL_TIM_IC_ConfigChannel+0x130>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d11b      	bne.n	8007704 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6818      	ldr	r0, [r3, #0]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	6819      	ldr	r1, [r3, #0]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f000 fc74 	bl	8007fc8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	699a      	ldr	r2, [r3, #24]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f022 020c 	bic.w	r2, r2, #12
 80076ee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	6999      	ldr	r1, [r3, #24]
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	689a      	ldr	r2, [r3, #8]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	619a      	str	r2, [r3, #24]
 8007702:	e060      	b.n	80077c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b04      	cmp	r3, #4
 8007708:	d11c      	bne.n	8007744 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6818      	ldr	r0, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	6819      	ldr	r1, [r3, #0]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f000 fcf8 	bl	800810e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	699a      	ldr	r2, [r3, #24]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800772c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6999      	ldr	r1, [r3, #24]
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	021a      	lsls	r2, r3, #8
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	619a      	str	r2, [r3, #24]
 8007742:	e040      	b.n	80077c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b08      	cmp	r3, #8
 8007748:	d11b      	bne.n	8007782 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6818      	ldr	r0, [r3, #0]
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	6819      	ldr	r1, [r3, #0]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f000 fd45 	bl	80081e8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	69da      	ldr	r2, [r3, #28]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 020c 	bic.w	r2, r2, #12
 800776c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69d9      	ldr	r1, [r3, #28]
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	430a      	orrs	r2, r1
 800777e:	61da      	str	r2, [r3, #28]
 8007780:	e021      	b.n	80077c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2b0c      	cmp	r3, #12
 8007786:	d11c      	bne.n	80077c2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6818      	ldr	r0, [r3, #0]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	6819      	ldr	r1, [r3, #0]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	685a      	ldr	r2, [r3, #4]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f000 fd62 	bl	8008260 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	69da      	ldr	r2, [r3, #28]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077aa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	69d9      	ldr	r1, [r3, #28]
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	021a      	lsls	r2, r3, #8
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	430a      	orrs	r2, r1
 80077be:	61da      	str	r2, [r3, #28]
 80077c0:	e001      	b.n	80077c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3718      	adds	r7, #24
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b086      	sub	sp, #24
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077e4:	2300      	movs	r3, #0
 80077e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d101      	bne.n	80077f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077f2:	2302      	movs	r3, #2
 80077f4:	e0ae      	b.n	8007954 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2201      	movs	r2, #1
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2b0c      	cmp	r3, #12
 8007802:	f200 809f 	bhi.w	8007944 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007806:	a201      	add	r2, pc, #4	; (adr r2, 800780c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780c:	08007841 	.word	0x08007841
 8007810:	08007945 	.word	0x08007945
 8007814:	08007945 	.word	0x08007945
 8007818:	08007945 	.word	0x08007945
 800781c:	08007881 	.word	0x08007881
 8007820:	08007945 	.word	0x08007945
 8007824:	08007945 	.word	0x08007945
 8007828:	08007945 	.word	0x08007945
 800782c:	080078c3 	.word	0x080078c3
 8007830:	08007945 	.word	0x08007945
 8007834:	08007945 	.word	0x08007945
 8007838:	08007945 	.word	0x08007945
 800783c:	08007903 	.word	0x08007903
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68b9      	ldr	r1, [r7, #8]
 8007846:	4618      	mov	r0, r3
 8007848:	f000 fa0e 	bl	8007c68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	699a      	ldr	r2, [r3, #24]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 0208 	orr.w	r2, r2, #8
 800785a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699a      	ldr	r2, [r3, #24]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f022 0204 	bic.w	r2, r2, #4
 800786a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6999      	ldr	r1, [r3, #24]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	619a      	str	r2, [r3, #24]
      break;
 800787e:	e064      	b.n	800794a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	4618      	mov	r0, r3
 8007888:	f000 fa5e 	bl	8007d48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699a      	ldr	r2, [r3, #24]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800789a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6999      	ldr	r1, [r3, #24]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	021a      	lsls	r2, r3, #8
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	619a      	str	r2, [r3, #24]
      break;
 80078c0:	e043      	b.n	800794a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68b9      	ldr	r1, [r7, #8]
 80078c8:	4618      	mov	r0, r3
 80078ca:	f000 fab3 	bl	8007e34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f042 0208 	orr.w	r2, r2, #8
 80078dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69da      	ldr	r2, [r3, #28]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f022 0204 	bic.w	r2, r2, #4
 80078ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	69d9      	ldr	r1, [r3, #28]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	691a      	ldr	r2, [r3, #16]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	430a      	orrs	r2, r1
 80078fe:	61da      	str	r2, [r3, #28]
      break;
 8007900:	e023      	b.n	800794a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68b9      	ldr	r1, [r7, #8]
 8007908:	4618      	mov	r0, r3
 800790a:	f000 fb07 	bl	8007f1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69da      	ldr	r2, [r3, #28]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800791c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69da      	ldr	r2, [r3, #28]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800792c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	69d9      	ldr	r1, [r3, #28]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	021a      	lsls	r2, r3, #8
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	61da      	str	r2, [r3, #28]
      break;
 8007942:	e002      	b.n	800794a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	75fb      	strb	r3, [r7, #23]
      break;
 8007948:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007952:	7dfb      	ldrb	r3, [r7, #23]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3718      	adds	r7, #24
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007970:	2b01      	cmp	r3, #1
 8007972:	d101      	bne.n	8007978 <HAL_TIM_ConfigClockSource+0x1c>
 8007974:	2302      	movs	r3, #2
 8007976:	e0b4      	b.n	8007ae2 <HAL_TIM_ConfigClockSource+0x186>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800799e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079b0:	d03e      	beq.n	8007a30 <HAL_TIM_ConfigClockSource+0xd4>
 80079b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079b6:	f200 8087 	bhi.w	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079be:	f000 8086 	beq.w	8007ace <HAL_TIM_ConfigClockSource+0x172>
 80079c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079c6:	d87f      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079c8:	2b70      	cmp	r3, #112	; 0x70
 80079ca:	d01a      	beq.n	8007a02 <HAL_TIM_ConfigClockSource+0xa6>
 80079cc:	2b70      	cmp	r3, #112	; 0x70
 80079ce:	d87b      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079d0:	2b60      	cmp	r3, #96	; 0x60
 80079d2:	d050      	beq.n	8007a76 <HAL_TIM_ConfigClockSource+0x11a>
 80079d4:	2b60      	cmp	r3, #96	; 0x60
 80079d6:	d877      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079d8:	2b50      	cmp	r3, #80	; 0x50
 80079da:	d03c      	beq.n	8007a56 <HAL_TIM_ConfigClockSource+0xfa>
 80079dc:	2b50      	cmp	r3, #80	; 0x50
 80079de:	d873      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079e0:	2b40      	cmp	r3, #64	; 0x40
 80079e2:	d058      	beq.n	8007a96 <HAL_TIM_ConfigClockSource+0x13a>
 80079e4:	2b40      	cmp	r3, #64	; 0x40
 80079e6:	d86f      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079e8:	2b30      	cmp	r3, #48	; 0x30
 80079ea:	d064      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80079ec:	2b30      	cmp	r3, #48	; 0x30
 80079ee:	d86b      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079f0:	2b20      	cmp	r3, #32
 80079f2:	d060      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80079f4:	2b20      	cmp	r3, #32
 80079f6:	d867      	bhi.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d05c      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80079fc:	2b10      	cmp	r3, #16
 80079fe:	d05a      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0x15a>
 8007a00:	e062      	b.n	8007ac8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6818      	ldr	r0, [r3, #0]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	6899      	ldr	r1, [r3, #8]
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	f000 fc7d 	bl	8008310 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	609a      	str	r2, [r3, #8]
      break;
 8007a2e:	e04f      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6818      	ldr	r0, [r3, #0]
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	6899      	ldr	r1, [r3, #8]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	685a      	ldr	r2, [r3, #4]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	f000 fc66 	bl	8008310 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a52:	609a      	str	r2, [r3, #8]
      break;
 8007a54:	e03c      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6818      	ldr	r0, [r3, #0]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	6859      	ldr	r1, [r3, #4]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	461a      	mov	r2, r3
 8007a64:	f000 fb24 	bl	80080b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2150      	movs	r1, #80	; 0x50
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f000 fc33 	bl	80082da <TIM_ITRx_SetConfig>
      break;
 8007a74:	e02c      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	6859      	ldr	r1, [r3, #4]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	461a      	mov	r2, r3
 8007a84:	f000 fb80 	bl	8008188 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2160      	movs	r1, #96	; 0x60
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 fc23 	bl	80082da <TIM_ITRx_SetConfig>
      break;
 8007a94:	e01c      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6818      	ldr	r0, [r3, #0]
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	6859      	ldr	r1, [r3, #4]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	f000 fb04 	bl	80080b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2140      	movs	r1, #64	; 0x40
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 fc13 	bl	80082da <TIM_ITRx_SetConfig>
      break;
 8007ab4:	e00c      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4619      	mov	r1, r3
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	f000 fc0a 	bl	80082da <TIM_ITRx_SetConfig>
      break;
 8007ac6:	e003      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	73fb      	strb	r3, [r7, #15]
      break;
 8007acc:	e000      	b.n	8007ad0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007ace:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b06:	bf00      	nop
 8007b08:	370c      	adds	r7, #12
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
	...

08007b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a40      	ldr	r2, [pc, #256]	; (8007c3c <TIM_Base_SetConfig+0x114>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d013      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b46:	d00f      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a3d      	ldr	r2, [pc, #244]	; (8007c40 <TIM_Base_SetConfig+0x118>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00b      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a3c      	ldr	r2, [pc, #240]	; (8007c44 <TIM_Base_SetConfig+0x11c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d007      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a3b      	ldr	r2, [pc, #236]	; (8007c48 <TIM_Base_SetConfig+0x120>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d003      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a3a      	ldr	r2, [pc, #232]	; (8007c4c <TIM_Base_SetConfig+0x124>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d108      	bne.n	8007b7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a2f      	ldr	r2, [pc, #188]	; (8007c3c <TIM_Base_SetConfig+0x114>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d02b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b88:	d027      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a2c      	ldr	r2, [pc, #176]	; (8007c40 <TIM_Base_SetConfig+0x118>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d023      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a2b      	ldr	r2, [pc, #172]	; (8007c44 <TIM_Base_SetConfig+0x11c>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d01f      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a2a      	ldr	r2, [pc, #168]	; (8007c48 <TIM_Base_SetConfig+0x120>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d01b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a29      	ldr	r2, [pc, #164]	; (8007c4c <TIM_Base_SetConfig+0x124>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d017      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a28      	ldr	r2, [pc, #160]	; (8007c50 <TIM_Base_SetConfig+0x128>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d013      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a27      	ldr	r2, [pc, #156]	; (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d00f      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a26      	ldr	r2, [pc, #152]	; (8007c58 <TIM_Base_SetConfig+0x130>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d00b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a25      	ldr	r2, [pc, #148]	; (8007c5c <TIM_Base_SetConfig+0x134>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d007      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a24      	ldr	r2, [pc, #144]	; (8007c60 <TIM_Base_SetConfig+0x138>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d003      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a23      	ldr	r2, [pc, #140]	; (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d108      	bne.n	8007bec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a0a      	ldr	r2, [pc, #40]	; (8007c3c <TIM_Base_SetConfig+0x114>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d003      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a0c      	ldr	r2, [pc, #48]	; (8007c4c <TIM_Base_SetConfig+0x124>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d103      	bne.n	8007c28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	691a      	ldr	r2, [r3, #16]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	615a      	str	r2, [r3, #20]
}
 8007c2e:	bf00      	nop
 8007c30:	3714      	adds	r7, #20
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr
 8007c3a:	bf00      	nop
 8007c3c:	40010000 	.word	0x40010000
 8007c40:	40000400 	.word	0x40000400
 8007c44:	40000800 	.word	0x40000800
 8007c48:	40000c00 	.word	0x40000c00
 8007c4c:	40010400 	.word	0x40010400
 8007c50:	40014000 	.word	0x40014000
 8007c54:	40014400 	.word	0x40014400
 8007c58:	40014800 	.word	0x40014800
 8007c5c:	40001800 	.word	0x40001800
 8007c60:	40001c00 	.word	0x40001c00
 8007c64:	40002000 	.word	0x40002000

08007c68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a1b      	ldr	r3, [r3, #32]
 8007c76:	f023 0201 	bic.w	r2, r3, #1
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f023 0303 	bic.w	r3, r3, #3
 8007c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f023 0302 	bic.w	r3, r3, #2
 8007cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a20      	ldr	r2, [pc, #128]	; (8007d40 <TIM_OC1_SetConfig+0xd8>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d003      	beq.n	8007ccc <TIM_OC1_SetConfig+0x64>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a1f      	ldr	r2, [pc, #124]	; (8007d44 <TIM_OC1_SetConfig+0xdc>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d10c      	bne.n	8007ce6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f023 0308 	bic.w	r3, r3, #8
 8007cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f023 0304 	bic.w	r3, r3, #4
 8007ce4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a15      	ldr	r2, [pc, #84]	; (8007d40 <TIM_OC1_SetConfig+0xd8>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d003      	beq.n	8007cf6 <TIM_OC1_SetConfig+0x8e>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a14      	ldr	r2, [pc, #80]	; (8007d44 <TIM_OC1_SetConfig+0xdc>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d111      	bne.n	8007d1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	621a      	str	r2, [r3, #32]
}
 8007d34:	bf00      	nop
 8007d36:	371c      	adds	r7, #28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	40010000 	.word	0x40010000
 8007d44:	40010400 	.word	0x40010400

08007d48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6a1b      	ldr	r3, [r3, #32]
 8007d56:	f023 0210 	bic.w	r2, r3, #16
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	021b      	lsls	r3, r3, #8
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	f023 0320 	bic.w	r3, r3, #32
 8007d92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	011b      	lsls	r3, r3, #4
 8007d9a:	697a      	ldr	r2, [r7, #20]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a22      	ldr	r2, [pc, #136]	; (8007e2c <TIM_OC2_SetConfig+0xe4>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d003      	beq.n	8007db0 <TIM_OC2_SetConfig+0x68>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a21      	ldr	r2, [pc, #132]	; (8007e30 <TIM_OC2_SetConfig+0xe8>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d10d      	bne.n	8007dcc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	011b      	lsls	r3, r3, #4
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a17      	ldr	r2, [pc, #92]	; (8007e2c <TIM_OC2_SetConfig+0xe4>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d003      	beq.n	8007ddc <TIM_OC2_SetConfig+0x94>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a16      	ldr	r2, [pc, #88]	; (8007e30 <TIM_OC2_SetConfig+0xe8>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d113      	bne.n	8007e04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007de2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	699b      	ldr	r3, [r3, #24]
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	693a      	ldr	r2, [r7, #16]
 8007e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	685a      	ldr	r2, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	621a      	str	r2, [r3, #32]
}
 8007e1e:	bf00      	nop
 8007e20:	371c      	adds	r7, #28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40010400 	.word	0x40010400

08007e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b087      	sub	sp, #28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f023 0303 	bic.w	r3, r3, #3
 8007e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	021b      	lsls	r3, r3, #8
 8007e84:	697a      	ldr	r2, [r7, #20]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a21      	ldr	r2, [pc, #132]	; (8007f14 <TIM_OC3_SetConfig+0xe0>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d003      	beq.n	8007e9a <TIM_OC3_SetConfig+0x66>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a20      	ldr	r2, [pc, #128]	; (8007f18 <TIM_OC3_SetConfig+0xe4>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d10d      	bne.n	8007eb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ea0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	021b      	lsls	r3, r3, #8
 8007ea8:	697a      	ldr	r2, [r7, #20]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007eb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4a16      	ldr	r2, [pc, #88]	; (8007f14 <TIM_OC3_SetConfig+0xe0>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d003      	beq.n	8007ec6 <TIM_OC3_SetConfig+0x92>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a15      	ldr	r2, [pc, #84]	; (8007f18 <TIM_OC3_SetConfig+0xe4>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d113      	bne.n	8007eee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	011b      	lsls	r3, r3, #4
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	011b      	lsls	r3, r3, #4
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	685a      	ldr	r2, [r3, #4]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	621a      	str	r2, [r3, #32]
}
 8007f08:	bf00      	nop
 8007f0a:	371c      	adds	r7, #28
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr
 8007f14:	40010000 	.word	0x40010000
 8007f18:	40010400 	.word	0x40010400

08007f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	021b      	lsls	r3, r3, #8
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	031b      	lsls	r3, r3, #12
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a12      	ldr	r2, [pc, #72]	; (8007fc0 <TIM_OC4_SetConfig+0xa4>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d003      	beq.n	8007f84 <TIM_OC4_SetConfig+0x68>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	4a11      	ldr	r2, [pc, #68]	; (8007fc4 <TIM_OC4_SetConfig+0xa8>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d109      	bne.n	8007f98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	695b      	ldr	r3, [r3, #20]
 8007f90:	019b      	lsls	r3, r3, #6
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	685a      	ldr	r2, [r3, #4]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	621a      	str	r2, [r3, #32]
}
 8007fb2:	bf00      	nop
 8007fb4:	371c      	adds	r7, #28
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	40010000 	.word	0x40010000
 8007fc4:	40010400 	.word	0x40010400

08007fc8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b087      	sub	sp, #28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
 8007fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6a1b      	ldr	r3, [r3, #32]
 8007fda:	f023 0201 	bic.w	r2, r3, #1
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	699b      	ldr	r3, [r3, #24]
 8007fe6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a1b      	ldr	r3, [r3, #32]
 8007fec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	4a28      	ldr	r2, [pc, #160]	; (8008094 <TIM_TI1_SetConfig+0xcc>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d01b      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ffc:	d017      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4a25      	ldr	r2, [pc, #148]	; (8008098 <TIM_TI1_SetConfig+0xd0>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d013      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4a24      	ldr	r2, [pc, #144]	; (800809c <TIM_TI1_SetConfig+0xd4>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d00f      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	4a23      	ldr	r2, [pc, #140]	; (80080a0 <TIM_TI1_SetConfig+0xd8>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d00b      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	4a22      	ldr	r2, [pc, #136]	; (80080a4 <TIM_TI1_SetConfig+0xdc>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d007      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	4a21      	ldr	r2, [pc, #132]	; (80080a8 <TIM_TI1_SetConfig+0xe0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d003      	beq.n	800802e <TIM_TI1_SetConfig+0x66>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4a20      	ldr	r2, [pc, #128]	; (80080ac <TIM_TI1_SetConfig+0xe4>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d101      	bne.n	8008032 <TIM_TI1_SetConfig+0x6a>
 800802e:	2301      	movs	r3, #1
 8008030:	e000      	b.n	8008034 <TIM_TI1_SetConfig+0x6c>
 8008032:	2300      	movs	r3, #0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d008      	beq.n	800804a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	f023 0303 	bic.w	r3, r3, #3
 800803e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4313      	orrs	r3, r2
 8008046:	617b      	str	r3, [r7, #20]
 8008048:	e003      	b.n	8008052 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	f043 0301 	orr.w	r3, r3, #1
 8008050:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008058:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	b2db      	uxtb	r3, r3
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	f023 030a 	bic.w	r3, r3, #10
 800806c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	f003 030a 	and.w	r3, r3, #10
 8008074:	693a      	ldr	r2, [r7, #16]
 8008076:	4313      	orrs	r3, r2
 8008078:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	697a      	ldr	r2, [r7, #20]
 800807e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	621a      	str	r2, [r3, #32]
}
 8008086:	bf00      	nop
 8008088:	371c      	adds	r7, #28
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	40010000 	.word	0x40010000
 8008098:	40000400 	.word	0x40000400
 800809c:	40000800 	.word	0x40000800
 80080a0:	40000c00 	.word	0x40000c00
 80080a4:	40010400 	.word	0x40010400
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40001800 	.word	0x40001800

080080b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b087      	sub	sp, #28
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6a1b      	ldr	r3, [r3, #32]
 80080c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6a1b      	ldr	r3, [r3, #32]
 80080c6:	f023 0201 	bic.w	r2, r3, #1
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	011b      	lsls	r3, r3, #4
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	f023 030a 	bic.w	r3, r3, #10
 80080ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	621a      	str	r2, [r3, #32]
}
 8008102:	bf00      	nop
 8008104:	371c      	adds	r7, #28
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800810e:	b480      	push	{r7}
 8008110:	b087      	sub	sp, #28
 8008112:	af00      	add	r7, sp, #0
 8008114:	60f8      	str	r0, [r7, #12]
 8008116:	60b9      	str	r1, [r7, #8]
 8008118:	607a      	str	r2, [r7, #4]
 800811a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6a1b      	ldr	r3, [r3, #32]
 8008120:	f023 0210 	bic.w	r2, r3, #16
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	699b      	ldr	r3, [r3, #24]
 800812c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800813a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	021b      	lsls	r3, r3, #8
 8008140:	697a      	ldr	r2, [r7, #20]
 8008142:	4313      	orrs	r3, r2
 8008144:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800814c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	031b      	lsls	r3, r3, #12
 8008152:	b29b      	uxth	r3, r3
 8008154:	697a      	ldr	r2, [r7, #20]
 8008156:	4313      	orrs	r3, r2
 8008158:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008160:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	011b      	lsls	r3, r3, #4
 8008166:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	4313      	orrs	r3, r2
 800816e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	621a      	str	r2, [r3, #32]
}
 800817c:	bf00      	nop
 800817e:	371c      	adds	r7, #28
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6a1b      	ldr	r3, [r3, #32]
 8008198:	f023 0210 	bic.w	r2, r3, #16
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	031b      	lsls	r3, r3, #12
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	011b      	lsls	r3, r3, #4
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	693a      	ldr	r2, [r7, #16]
 80081da:	621a      	str	r2, [r3, #32]
}
 80081dc:	bf00      	nop
 80081de:	371c      	adds	r7, #28
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	607a      	str	r2, [r7, #4]
 80081f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6a1b      	ldr	r3, [r3, #32]
 80081fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6a1b      	ldr	r3, [r3, #32]
 800820c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	f023 0303 	bic.w	r3, r3, #3
 8008214:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4313      	orrs	r3, r2
 800821c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008224:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	011b      	lsls	r3, r3, #4
 800822a:	b2db      	uxtb	r3, r3
 800822c:	697a      	ldr	r2, [r7, #20]
 800822e:	4313      	orrs	r3, r2
 8008230:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008238:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	021b      	lsls	r3, r3, #8
 800823e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008242:	693a      	ldr	r2, [r7, #16]
 8008244:	4313      	orrs	r3, r2
 8008246:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	693a      	ldr	r2, [r7, #16]
 8008252:	621a      	str	r2, [r3, #32]
}
 8008254:	bf00      	nop
 8008256:	371c      	adds	r7, #28
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008260:	b480      	push	{r7}
 8008262:	b087      	sub	sp, #28
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
 800826c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800828c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	021b      	lsls	r3, r3, #8
 8008292:	697a      	ldr	r2, [r7, #20]
 8008294:	4313      	orrs	r3, r2
 8008296:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800829e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	031b      	lsls	r3, r3, #12
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80082b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	031b      	lsls	r3, r3, #12
 80082b8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80082bc:	693a      	ldr	r2, [r7, #16]
 80082be:	4313      	orrs	r3, r2
 80082c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	693a      	ldr	r2, [r7, #16]
 80082cc:	621a      	str	r2, [r3, #32]
}
 80082ce:	bf00      	nop
 80082d0:	371c      	adds	r7, #28
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082da:	b480      	push	{r7}
 80082dc:	b085      	sub	sp, #20
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	f043 0307 	orr.w	r3, r3, #7
 80082fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	609a      	str	r2, [r3, #8]
}
 8008304:	bf00      	nop
 8008306:	3714      	adds	r7, #20
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800832a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	021a      	lsls	r2, r3, #8
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	431a      	orrs	r2, r3
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	4313      	orrs	r3, r2
 8008338:	697a      	ldr	r2, [r7, #20]
 800833a:	4313      	orrs	r3, r2
 800833c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	609a      	str	r2, [r3, #8]
}
 8008344:	bf00      	nop
 8008346:	371c      	adds	r7, #28
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008350:	b480      	push	{r7}
 8008352:	b087      	sub	sp, #28
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	f003 031f 	and.w	r3, r3, #31
 8008362:	2201      	movs	r2, #1
 8008364:	fa02 f303 	lsl.w	r3, r2, r3
 8008368:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6a1a      	ldr	r2, [r3, #32]
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	43db      	mvns	r3, r3
 8008372:	401a      	ands	r2, r3
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6a1a      	ldr	r2, [r3, #32]
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 031f 	and.w	r3, r3, #31
 8008382:	6879      	ldr	r1, [r7, #4]
 8008384:	fa01 f303 	lsl.w	r3, r1, r3
 8008388:	431a      	orrs	r2, r3
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	621a      	str	r2, [r3, #32]
}
 800838e:	bf00      	nop
 8008390:	371c      	adds	r7, #28
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
	...

0800839c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800839c:	b480      	push	{r7}
 800839e:	b085      	sub	sp, #20
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e05a      	b.n	800846a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2202      	movs	r2, #2
 80083c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a21      	ldr	r2, [pc, #132]	; (8008478 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d022      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008400:	d01d      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a1d      	ldr	r2, [pc, #116]	; (800847c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d018      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a1b      	ldr	r2, [pc, #108]	; (8008480 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d013      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a1a      	ldr	r2, [pc, #104]	; (8008484 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d00e      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a18      	ldr	r2, [pc, #96]	; (8008488 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d009      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a17      	ldr	r2, [pc, #92]	; (800848c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d004      	beq.n	800843e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a15      	ldr	r2, [pc, #84]	; (8008490 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d10c      	bne.n	8008458 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	4313      	orrs	r3, r2
 800844e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68ba      	ldr	r2, [r7, #8]
 8008456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3714      	adds	r7, #20
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	40010000 	.word	0x40010000
 800847c:	40000400 	.word	0x40000400
 8008480:	40000800 	.word	0x40000800
 8008484:	40000c00 	.word	0x40000c00
 8008488:	40010400 	.word	0x40010400
 800848c:	40014000 	.word	0x40014000
 8008490:	40001800 	.word	0x40001800

08008494 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d101      	bne.n	80084b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80084ac:	2302      	movs	r3, #2
 80084ae:	e03d      	b.n	800852c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	68db      	ldr	r3, [r3, #12]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	4313      	orrs	r3, r2
 80084e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	695b      	ldr	r3, [r3, #20]
 8008508:	4313      	orrs	r3, r2
 800850a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	4313      	orrs	r3, r2
 8008518:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e03f      	b.n	80085f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	d106      	bne.n	800858c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f7f9 ff1a 	bl	80023c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2224      	movs	r2, #36	; 0x24
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68da      	ldr	r2, [r3, #12]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f000 ffc9 	bl	800953c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	691a      	ldr	r2, [r3, #16]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	695a      	ldr	r2, [r3, #20]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	68da      	ldr	r2, [r3, #12]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2220      	movs	r2, #32
 80085ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
	...

080085fc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b08c      	sub	sp, #48	; 0x30
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	4613      	mov	r3, r2
 8008608:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008610:	b2db      	uxtb	r3, r3
 8008612:	2b20      	cmp	r3, #32
 8008614:	d165      	bne.n	80086e2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <HAL_UART_Transmit_DMA+0x26>
 800861c:	88fb      	ldrh	r3, [r7, #6]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e05e      	b.n	80086e4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800862c:	2b01      	cmp	r3, #1
 800862e:	d101      	bne.n	8008634 <HAL_UART_Transmit_DMA+0x38>
 8008630:	2302      	movs	r3, #2
 8008632:	e057      	b.n	80086e4 <HAL_UART_Transmit_DMA+0xe8>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	88fa      	ldrh	r2, [r7, #6]
 8008646:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	88fa      	ldrh	r2, [r7, #6]
 800864c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2221      	movs	r2, #33	; 0x21
 8008658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008660:	4a22      	ldr	r2, [pc, #136]	; (80086ec <HAL_UART_Transmit_DMA+0xf0>)
 8008662:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008668:	4a21      	ldr	r2, [pc, #132]	; (80086f0 <HAL_UART_Transmit_DMA+0xf4>)
 800866a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008670:	4a20      	ldr	r2, [pc, #128]	; (80086f4 <HAL_UART_Transmit_DMA+0xf8>)
 8008672:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008678:	2200      	movs	r2, #0
 800867a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800867c:	f107 0308 	add.w	r3, r7, #8
 8008680:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008688:	6819      	ldr	r1, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	3304      	adds	r3, #4
 8008690:	461a      	mov	r2, r3
 8008692:	88fb      	ldrh	r3, [r7, #6]
 8008694:	f7fc f938 	bl	8004908 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086a0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	3314      	adds	r3, #20
 80086b0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	e853 3f00 	ldrex	r3, [r3]
 80086b8:	617b      	str	r3, [r7, #20]
   return(result);
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	3314      	adds	r3, #20
 80086c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086ca:	627a      	str	r2, [r7, #36]	; 0x24
 80086cc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ce:	6a39      	ldr	r1, [r7, #32]
 80086d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d2:	e841 2300 	strex	r3, r2, [r1]
 80086d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1e5      	bne.n	80086aa <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80086de:	2300      	movs	r3, #0
 80086e0:	e000      	b.n	80086e4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80086e2:	2302      	movs	r3, #2
  }
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3730      	adds	r7, #48	; 0x30
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	08008ddd 	.word	0x08008ddd
 80086f0:	08008e77 	.word	0x08008e77
 80086f4:	08008fef 	.word	0x08008fef

080086f8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	4613      	mov	r3, r2
 8008704:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800870c:	b2db      	uxtb	r3, r3
 800870e:	2b20      	cmp	r3, #32
 8008710:	d11d      	bne.n	800874e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d002      	beq.n	800871e <HAL_UART_Receive_DMA+0x26>
 8008718:	88fb      	ldrh	r3, [r7, #6]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d101      	bne.n	8008722 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	e016      	b.n	8008750 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008728:	2b01      	cmp	r3, #1
 800872a:	d101      	bne.n	8008730 <HAL_UART_Receive_DMA+0x38>
 800872c:	2302      	movs	r3, #2
 800872e:	e00f      	b.n	8008750 <HAL_UART_Receive_DMA+0x58>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2200      	movs	r2, #0
 800873c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800873e:	88fb      	ldrh	r3, [r7, #6]
 8008740:	461a      	mov	r2, r3
 8008742:	68b9      	ldr	r1, [r7, #8]
 8008744:	68f8      	ldr	r0, [r7, #12]
 8008746:	f000 fc9d 	bl	8009084 <UART_Start_Receive_DMA>
 800874a:	4603      	mov	r3, r0
 800874c:	e000      	b.n	8008750 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800874e:	2302      	movs	r3, #2
  }
}
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b090      	sub	sp, #64	; 0x40
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008760:	2300      	movs	r3, #0
 8008762:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	695b      	ldr	r3, [r3, #20]
 800876a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800876e:	2b80      	cmp	r3, #128	; 0x80
 8008770:	bf0c      	ite	eq
 8008772:	2301      	moveq	r3, #1
 8008774:	2300      	movne	r3, #0
 8008776:	b2db      	uxtb	r3, r3
 8008778:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b21      	cmp	r3, #33	; 0x21
 8008784:	d128      	bne.n	80087d8 <HAL_UART_DMAStop+0x80>
 8008786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008788:	2b00      	cmp	r3, #0
 800878a:	d025      	beq.n	80087d8 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	3314      	adds	r3, #20
 8008792:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008796:	e853 3f00 	ldrex	r3, [r3]
 800879a:	623b      	str	r3, [r7, #32]
   return(result);
 800879c:	6a3b      	ldr	r3, [r7, #32]
 800879e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	3314      	adds	r3, #20
 80087aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087ac:	633a      	str	r2, [r7, #48]	; 0x30
 80087ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087b4:	e841 2300 	strex	r3, r2, [r1]
 80087b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1e5      	bne.n	800878c <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d004      	beq.n	80087d2 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fc f8f3 	bl	80049b8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fcf0 	bl	80091b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087e2:	2b40      	cmp	r3, #64	; 0x40
 80087e4:	bf0c      	ite	eq
 80087e6:	2301      	moveq	r3, #1
 80087e8:	2300      	movne	r3, #0
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b22      	cmp	r3, #34	; 0x22
 80087f8:	d128      	bne.n	800884c <HAL_UART_DMAStop+0xf4>
 80087fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d025      	beq.n	800884c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	3314      	adds	r3, #20
 8008806:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	e853 3f00 	ldrex	r3, [r3]
 800880e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008816:	637b      	str	r3, [r7, #52]	; 0x34
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	3314      	adds	r3, #20
 800881e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008820:	61fa      	str	r2, [r7, #28]
 8008822:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008824:	69b9      	ldr	r1, [r7, #24]
 8008826:	69fa      	ldr	r2, [r7, #28]
 8008828:	e841 2300 	strex	r3, r2, [r1]
 800882c:	617b      	str	r3, [r7, #20]
   return(result);
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d1e5      	bne.n	8008800 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008838:	2b00      	cmp	r3, #0
 800883a:	d004      	beq.n	8008846 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008840:	4618      	mov	r0, r3
 8008842:	f7fc f8b9 	bl	80049b8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fcde 	bl	8009208 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800884c:	2300      	movs	r3, #0
}
 800884e:	4618      	mov	r0, r3
 8008850:	3740      	adds	r7, #64	; 0x40
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
	...

08008858 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b0ba      	sub	sp, #232	; 0xe8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800887e:	2300      	movs	r3, #0
 8008880:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008884:	2300      	movs	r3, #0
 8008886:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800888a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800888e:	f003 030f 	and.w	r3, r3, #15
 8008892:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008896:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800889a:	2b00      	cmp	r3, #0
 800889c:	d10f      	bne.n	80088be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800889e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d009      	beq.n	80088be <HAL_UART_IRQHandler+0x66>
 80088aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088ae:	f003 0320 	and.w	r3, r3, #32
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d003      	beq.n	80088be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fd85 	bl	80093c6 <UART_Receive_IT>
      return;
 80088bc:	e256      	b.n	8008d6c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80088be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 80de 	beq.w	8008a84 <HAL_UART_IRQHandler+0x22c>
 80088c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088cc:	f003 0301 	and.w	r3, r3, #1
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d106      	bne.n	80088e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80088d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088d8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f000 80d1 	beq.w	8008a84 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80088e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00b      	beq.n	8008906 <HAL_UART_IRQHandler+0xae>
 80088ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d005      	beq.n	8008906 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088fe:	f043 0201 	orr.w	r2, r3, #1
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800890a:	f003 0304 	and.w	r3, r3, #4
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00b      	beq.n	800892a <HAL_UART_IRQHandler+0xd2>
 8008912:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b00      	cmp	r3, #0
 800891c:	d005      	beq.n	800892a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008922:	f043 0202 	orr.w	r2, r3, #2
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800892a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800892e:	f003 0302 	and.w	r3, r3, #2
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00b      	beq.n	800894e <HAL_UART_IRQHandler+0xf6>
 8008936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800893a:	f003 0301 	and.w	r3, r3, #1
 800893e:	2b00      	cmp	r3, #0
 8008940:	d005      	beq.n	800894e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008946:	f043 0204 	orr.w	r2, r3, #4
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800894e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008952:	f003 0308 	and.w	r3, r3, #8
 8008956:	2b00      	cmp	r3, #0
 8008958:	d011      	beq.n	800897e <HAL_UART_IRQHandler+0x126>
 800895a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800895e:	f003 0320 	and.w	r3, r3, #32
 8008962:	2b00      	cmp	r3, #0
 8008964:	d105      	bne.n	8008972 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008966:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800896a:	f003 0301 	and.w	r3, r3, #1
 800896e:	2b00      	cmp	r3, #0
 8008970:	d005      	beq.n	800897e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008976:	f043 0208 	orr.w	r2, r3, #8
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 81ed 	beq.w	8008d62 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800898c:	f003 0320 	and.w	r3, r3, #32
 8008990:	2b00      	cmp	r3, #0
 8008992:	d008      	beq.n	80089a6 <HAL_UART_IRQHandler+0x14e>
 8008994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008998:	f003 0320 	and.w	r3, r3, #32
 800899c:	2b00      	cmp	r3, #0
 800899e:	d002      	beq.n	80089a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 fd10 	bl	80093c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	695b      	ldr	r3, [r3, #20]
 80089ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089b0:	2b40      	cmp	r3, #64	; 0x40
 80089b2:	bf0c      	ite	eq
 80089b4:	2301      	moveq	r3, #1
 80089b6:	2300      	movne	r3, #0
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c2:	f003 0308 	and.w	r3, r3, #8
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d103      	bne.n	80089d2 <HAL_UART_IRQHandler+0x17a>
 80089ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d04f      	beq.n	8008a72 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 fc18 	bl	8009208 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e2:	2b40      	cmp	r3, #64	; 0x40
 80089e4:	d141      	bne.n	8008a6a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	3314      	adds	r3, #20
 80089ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80089f4:	e853 3f00 	ldrex	r3, [r3]
 80089f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80089fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	3314      	adds	r3, #20
 8008a0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008a12:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008a1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008a22:	e841 2300 	strex	r3, r2, [r1]
 8008a26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008a2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1d9      	bne.n	80089e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d013      	beq.n	8008a62 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a3e:	4a7d      	ldr	r2, [pc, #500]	; (8008c34 <HAL_UART_IRQHandler+0x3dc>)
 8008a40:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fc f826 	bl	8004a98 <HAL_DMA_Abort_IT>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d016      	beq.n	8008a80 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a60:	e00e      	b.n	8008a80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f9a4 	bl	8008db0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a68:	e00a      	b.n	8008a80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f9a0 	bl	8008db0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a70:	e006      	b.n	8008a80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 f99c 	bl	8008db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008a7e:	e170      	b.n	8008d62 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a80:	bf00      	nop
    return;
 8008a82:	e16e      	b.n	8008d62 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	f040 814a 	bne.w	8008d22 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a92:	f003 0310 	and.w	r3, r3, #16
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 8143 	beq.w	8008d22 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008aa0:	f003 0310 	and.w	r3, r3, #16
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f000 813c 	beq.w	8008d22 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60bb      	str	r3, [r7, #8]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60bb      	str	r3, [r7, #8]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	60bb      	str	r3, [r7, #8]
 8008abe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aca:	2b40      	cmp	r3, #64	; 0x40
 8008acc:	f040 80b4 	bne.w	8008c38 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008adc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f000 8140 	beq.w	8008d66 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008aea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008aee:	429a      	cmp	r2, r3
 8008af0:	f080 8139 	bcs.w	8008d66 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008afa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b00:	69db      	ldr	r3, [r3, #28]
 8008b02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b06:	f000 8088 	beq.w	8008c1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	330c      	adds	r3, #12
 8008b10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b18:	e853 3f00 	ldrex	r3, [r3]
 8008b1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008b20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	330c      	adds	r3, #12
 8008b32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008b36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008b3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008b42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008b46:	e841 2300 	strex	r3, r2, [r1]
 8008b4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008b4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1d9      	bne.n	8008b0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008b66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b68:	f023 0301 	bic.w	r3, r3, #1
 8008b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3314      	adds	r3, #20
 8008b76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008b7a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008b7e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008b82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008b8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e1      	bne.n	8008b56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	3314      	adds	r3, #20
 8008b98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008ba2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ba4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	3314      	adds	r3, #20
 8008bb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008bb6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008bb8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008bbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008bbe:	e841 2300 	strex	r3, r2, [r1]
 8008bc2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008bc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1e3      	bne.n	8008b92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008be2:	e853 3f00 	ldrex	r3, [r3]
 8008be6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bea:	f023 0310 	bic.w	r3, r3, #16
 8008bee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	330c      	adds	r3, #12
 8008bf8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008bfc:	65ba      	str	r2, [r7, #88]	; 0x58
 8008bfe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c04:	e841 2300 	strex	r3, r2, [r1]
 8008c08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e3      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c14:	4618      	mov	r0, r3
 8008c16:	f7fb fecf 	bl	80049b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	4619      	mov	r1, r3
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f8ca 	bl	8008dc4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c30:	e099      	b.n	8008d66 <HAL_UART_IRQHandler+0x50e>
 8008c32:	bf00      	nop
 8008c34:	080092cf 	.word	0x080092cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	1ad3      	subs	r3, r2, r3
 8008c44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 808b 	beq.w	8008d6a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008c54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	f000 8086 	beq.w	8008d6a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	330c      	adds	r3, #12
 8008c64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c68:	e853 3f00 	ldrex	r3, [r3]
 8008c6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	330c      	adds	r3, #12
 8008c7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008c82:	647a      	str	r2, [r7, #68]	; 0x44
 8008c84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c8a:	e841 2300 	strex	r3, r2, [r1]
 8008c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d1e3      	bne.n	8008c5e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3314      	adds	r3, #20
 8008c9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca0:	e853 3f00 	ldrex	r3, [r3]
 8008ca4:	623b      	str	r3, [r7, #32]
   return(result);
 8008ca6:	6a3b      	ldr	r3, [r7, #32]
 8008ca8:	f023 0301 	bic.w	r3, r3, #1
 8008cac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	3314      	adds	r3, #20
 8008cb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008cba:	633a      	str	r2, [r7, #48]	; 0x30
 8008cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cc2:	e841 2300 	strex	r3, r2, [r1]
 8008cc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1e3      	bne.n	8008c96 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	330c      	adds	r3, #12
 8008ce2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	e853 3f00 	ldrex	r3, [r3]
 8008cea:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f023 0310 	bic.w	r3, r3, #16
 8008cf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	330c      	adds	r3, #12
 8008cfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008d00:	61fa      	str	r2, [r7, #28]
 8008d02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d04:	69b9      	ldr	r1, [r7, #24]
 8008d06:	69fa      	ldr	r2, [r7, #28]
 8008d08:	e841 2300 	strex	r3, r2, [r1]
 8008d0c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1e3      	bne.n	8008cdc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008d18:	4619      	mov	r1, r3
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f852 	bl	8008dc4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d20:	e023      	b.n	8008d6a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d009      	beq.n	8008d42 <HAL_UART_IRQHandler+0x4ea>
 8008d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d003      	beq.n	8008d42 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fadb 	bl	80092f6 <UART_Transmit_IT>
    return;
 8008d40:	e014      	b.n	8008d6c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00e      	beq.n	8008d6c <HAL_UART_IRQHandler+0x514>
 8008d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d008      	beq.n	8008d6c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f000 fb1b 	bl	8009396 <UART_EndTransmit_IT>
    return;
 8008d60:	e004      	b.n	8008d6c <HAL_UART_IRQHandler+0x514>
    return;
 8008d62:	bf00      	nop
 8008d64:	e002      	b.n	8008d6c <HAL_UART_IRQHandler+0x514>
      return;
 8008d66:	bf00      	nop
 8008d68:	e000      	b.n	8008d6c <HAL_UART_IRQHandler+0x514>
      return;
 8008d6a:	bf00      	nop
  }
}
 8008d6c:	37e8      	adds	r7, #232	; 0xe8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop

08008d74 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008d90:	bf00      	nop
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008da4:	bf00      	nop
 8008da6:	370c      	adds	r7, #12
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b083      	sub	sp, #12
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008db8:	bf00      	nop
 8008dba:	370c      	adds	r7, #12
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	460b      	mov	r3, r1
 8008dce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008dd0:	bf00      	nop
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b090      	sub	sp, #64	; 0x40
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d137      	bne.n	8008e68 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	3314      	adds	r3, #20
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	623b      	str	r3, [r7, #32]
   return(result);
 8008e0e:	6a3b      	ldr	r3, [r7, #32]
 8008e10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e14:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	3314      	adds	r3, #20
 8008e1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e1e:	633a      	str	r2, [r7, #48]	; 0x30
 8008e20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e26:	e841 2300 	strex	r3, r2, [r1]
 8008e2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1e5      	bne.n	8008dfe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	330c      	adds	r3, #12
 8008e38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	e853 3f00 	ldrex	r3, [r3]
 8008e40:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e48:	637b      	str	r3, [r7, #52]	; 0x34
 8008e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	330c      	adds	r3, #12
 8008e50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e52:	61fa      	str	r2, [r7, #28]
 8008e54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e56:	69b9      	ldr	r1, [r7, #24]
 8008e58:	69fa      	ldr	r2, [r7, #28]
 8008e5a:	e841 2300 	strex	r3, r2, [r1]
 8008e5e:	617b      	str	r3, [r7, #20]
   return(result);
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1e5      	bne.n	8008e32 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e66:	e002      	b.n	8008e6e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008e68:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008e6a:	f7f9 fddf 	bl	8002a2c <HAL_UART_TxCpltCallback>
}
 8008e6e:	bf00      	nop
 8008e70:	3740      	adds	r7, #64	; 0x40
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}

08008e76 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e76:	b580      	push	{r7, lr}
 8008e78:	b084      	sub	sp, #16
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e82:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f7ff ff75 	bl	8008d74 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e8a:	bf00      	nop
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b09c      	sub	sp, #112	; 0x70
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e9e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d172      	bne.n	8008f94 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	330c      	adds	r3, #12
 8008eba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ebe:	e853 3f00 	ldrex	r3, [r3]
 8008ec2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ec6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008eca:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	330c      	adds	r3, #12
 8008ed2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008ed4:	65ba      	str	r2, [r7, #88]	; 0x58
 8008ed6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008eda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008edc:	e841 2300 	strex	r3, r2, [r1]
 8008ee0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d1e5      	bne.n	8008eb4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3314      	adds	r3, #20
 8008eee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ef2:	e853 3f00 	ldrex	r3, [r3]
 8008ef6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008efa:	f023 0301 	bic.w	r3, r3, #1
 8008efe:	667b      	str	r3, [r7, #100]	; 0x64
 8008f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	3314      	adds	r3, #20
 8008f06:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008f08:	647a      	str	r2, [r7, #68]	; 0x44
 8008f0a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008f0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008f10:	e841 2300 	strex	r3, r2, [r1]
 8008f14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1e5      	bne.n	8008ee8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3314      	adds	r3, #20
 8008f22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	e853 3f00 	ldrex	r3, [r3]
 8008f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8008f2c:	6a3b      	ldr	r3, [r7, #32]
 8008f2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f32:	663b      	str	r3, [r7, #96]	; 0x60
 8008f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3314      	adds	r3, #20
 8008f3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008f3c:	633a      	str	r2, [r7, #48]	; 0x30
 8008f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f44:	e841 2300 	strex	r3, r2, [r1]
 8008f48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1e5      	bne.n	8008f1c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f52:	2220      	movs	r2, #32
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d119      	bne.n	8008f94 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	330c      	adds	r3, #12
 8008f66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	e853 3f00 	ldrex	r3, [r3]
 8008f6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f023 0310 	bic.w	r3, r3, #16
 8008f76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	330c      	adds	r3, #12
 8008f7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f80:	61fa      	str	r2, [r7, #28]
 8008f82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f84:	69b9      	ldr	r1, [r7, #24]
 8008f86:	69fa      	ldr	r2, [r7, #28]
 8008f88:	e841 2300 	strex	r3, r2, [r1]
 8008f8c:	617b      	str	r3, [r7, #20]
   return(result);
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1e5      	bne.n	8008f60 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d106      	bne.n	8008faa <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f9e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008fa4:	f7ff ff0e 	bl	8008dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fa8:	e002      	b.n	8008fb0 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008faa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008fac:	f7ff feec 	bl	8008d88 <HAL_UART_RxCpltCallback>
}
 8008fb0:	bf00      	nop
 8008fb2:	3770      	adds	r7, #112	; 0x70
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d108      	bne.n	8008fe0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fd2:	085b      	lsrs	r3, r3, #1
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f7ff fef3 	bl	8008dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fde:	e002      	b.n	8008fe6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f7ff fedb 	bl	8008d9c <HAL_UART_RxHalfCpltCallback>
}
 8008fe6:	bf00      	nop
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b084      	sub	sp, #16
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800900a:	2b80      	cmp	r3, #128	; 0x80
 800900c:	bf0c      	ite	eq
 800900e:	2301      	moveq	r3, #1
 8009010:	2300      	movne	r3, #0
 8009012:	b2db      	uxtb	r3, r3
 8009014:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800901c:	b2db      	uxtb	r3, r3
 800901e:	2b21      	cmp	r3, #33	; 0x21
 8009020:	d108      	bne.n	8009034 <UART_DMAError+0x46>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d005      	beq.n	8009034 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	2200      	movs	r2, #0
 800902c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800902e:	68b8      	ldr	r0, [r7, #8]
 8009030:	f000 f8c2 	bl	80091b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800903e:	2b40      	cmp	r3, #64	; 0x40
 8009040:	bf0c      	ite	eq
 8009042:	2301      	moveq	r3, #1
 8009044:	2300      	movne	r3, #0
 8009046:	b2db      	uxtb	r3, r3
 8009048:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b22      	cmp	r3, #34	; 0x22
 8009054:	d108      	bne.n	8009068 <UART_DMAError+0x7a>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d005      	beq.n	8009068 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2200      	movs	r2, #0
 8009060:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009062:	68b8      	ldr	r0, [r7, #8]
 8009064:	f000 f8d0 	bl	8009208 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800906c:	f043 0210 	orr.w	r2, r3, #16
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009074:	68b8      	ldr	r0, [r7, #8]
 8009076:	f7ff fe9b 	bl	8008db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800907a:	bf00      	nop
 800907c:	3710      	adds	r7, #16
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
	...

08009084 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b098      	sub	sp, #96	; 0x60
 8009088:	af00      	add	r7, sp, #0
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	4613      	mov	r3, r2
 8009090:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	88fa      	ldrh	r2, [r7, #6]
 800909c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2222      	movs	r2, #34	; 0x22
 80090a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b0:	4a3e      	ldr	r2, [pc, #248]	; (80091ac <UART_Start_Receive_DMA+0x128>)
 80090b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b8:	4a3d      	ldr	r2, [pc, #244]	; (80091b0 <UART_Start_Receive_DMA+0x12c>)
 80090ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c0:	4a3c      	ldr	r2, [pc, #240]	; (80091b4 <UART_Start_Receive_DMA+0x130>)
 80090c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c8:	2200      	movs	r2, #0
 80090ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80090cc:	f107 0308 	add.w	r3, r7, #8
 80090d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3304      	adds	r3, #4
 80090dc:	4619      	mov	r1, r3
 80090de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	88fb      	ldrh	r3, [r7, #6]
 80090e4:	f7fb fc10 	bl	8004908 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80090e8:	2300      	movs	r3, #0
 80090ea:	613b      	str	r3, [r7, #16]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	613b      	str	r3, [r7, #16]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	613b      	str	r3, [r7, #16]
 80090fc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	330c      	adds	r3, #12
 800910c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009110:	e853 3f00 	ldrex	r3, [r3]
 8009114:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800911c:	65bb      	str	r3, [r7, #88]	; 0x58
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	330c      	adds	r3, #12
 8009124:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009126:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009128:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800912c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800912e:	e841 2300 	strex	r3, r2, [r1]
 8009132:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1e5      	bne.n	8009106 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	3314      	adds	r3, #20
 8009140:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009144:	e853 3f00 	ldrex	r3, [r3]
 8009148:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800914a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800914c:	f043 0301 	orr.w	r3, r3, #1
 8009150:	657b      	str	r3, [r7, #84]	; 0x54
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	3314      	adds	r3, #20
 8009158:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800915a:	63ba      	str	r2, [r7, #56]	; 0x38
 800915c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009160:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009162:	e841 2300 	strex	r3, r2, [r1]
 8009166:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1e5      	bne.n	800913a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3314      	adds	r3, #20
 8009174:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	e853 3f00 	ldrex	r3, [r3]
 800917c:	617b      	str	r3, [r7, #20]
   return(result);
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009184:	653b      	str	r3, [r7, #80]	; 0x50
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3314      	adds	r3, #20
 800918c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800918e:	627a      	str	r2, [r7, #36]	; 0x24
 8009190:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009192:	6a39      	ldr	r1, [r7, #32]
 8009194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009196:	e841 2300 	strex	r3, r2, [r1]
 800919a:	61fb      	str	r3, [r7, #28]
   return(result);
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1e5      	bne.n	800916e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3760      	adds	r7, #96	; 0x60
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	08008e93 	.word	0x08008e93
 80091b0:	08008fb9 	.word	0x08008fb9
 80091b4:	08008fef 	.word	0x08008fef

080091b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b089      	sub	sp, #36	; 0x24
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	330c      	adds	r3, #12
 80091c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	e853 3f00 	ldrex	r3, [r3]
 80091ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80091d6:	61fb      	str	r3, [r7, #28]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	330c      	adds	r3, #12
 80091de:	69fa      	ldr	r2, [r7, #28]
 80091e0:	61ba      	str	r2, [r7, #24]
 80091e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	6979      	ldr	r1, [r7, #20]
 80091e6:	69ba      	ldr	r2, [r7, #24]
 80091e8:	e841 2300 	strex	r3, r2, [r1]
 80091ec:	613b      	str	r3, [r7, #16]
   return(result);
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e5      	bne.n	80091c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80091fc:	bf00      	nop
 80091fe:	3724      	adds	r7, #36	; 0x24
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009208:	b480      	push	{r7}
 800920a:	b095      	sub	sp, #84	; 0x54
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	330c      	adds	r3, #12
 8009216:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800921a:	e853 3f00 	ldrex	r3, [r3]
 800921e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009222:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009226:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	330c      	adds	r3, #12
 800922e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009230:	643a      	str	r2, [r7, #64]	; 0x40
 8009232:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009234:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009236:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009238:	e841 2300 	strex	r3, r2, [r1]
 800923c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800923e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1e5      	bne.n	8009210 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	3314      	adds	r3, #20
 800924a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	e853 3f00 	ldrex	r3, [r3]
 8009252:	61fb      	str	r3, [r7, #28]
   return(result);
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	f023 0301 	bic.w	r3, r3, #1
 800925a:	64bb      	str	r3, [r7, #72]	; 0x48
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	3314      	adds	r3, #20
 8009262:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009264:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009266:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009268:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800926a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800926c:	e841 2300 	strex	r3, r2, [r1]
 8009270:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009274:	2b00      	cmp	r3, #0
 8009276:	d1e5      	bne.n	8009244 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927c:	2b01      	cmp	r3, #1
 800927e:	d119      	bne.n	80092b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	330c      	adds	r3, #12
 8009286:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	e853 3f00 	ldrex	r3, [r3]
 800928e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	f023 0310 	bic.w	r3, r3, #16
 8009296:	647b      	str	r3, [r7, #68]	; 0x44
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	330c      	adds	r3, #12
 800929e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80092a0:	61ba      	str	r2, [r7, #24]
 80092a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a4:	6979      	ldr	r1, [r7, #20]
 80092a6:	69ba      	ldr	r2, [r7, #24]
 80092a8:	e841 2300 	strex	r3, r2, [r1]
 80092ac:	613b      	str	r3, [r7, #16]
   return(result);
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1e5      	bne.n	8009280 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2220      	movs	r2, #32
 80092b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80092c2:	bf00      	nop
 80092c4:	3754      	adds	r7, #84	; 0x54
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b084      	sub	sp, #16
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2200      	movs	r2, #0
 80092e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f7ff fd61 	bl	8008db0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092ee:	bf00      	nop
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b085      	sub	sp, #20
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b21      	cmp	r3, #33	; 0x21
 8009308:	d13e      	bne.n	8009388 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009312:	d114      	bne.n	800933e <UART_Transmit_IT+0x48>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d110      	bne.n	800933e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a1b      	ldr	r3, [r3, #32]
 8009320:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	881b      	ldrh	r3, [r3, #0]
 8009326:	461a      	mov	r2, r3
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009330:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a1b      	ldr	r3, [r3, #32]
 8009336:	1c9a      	adds	r2, r3, #2
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	621a      	str	r2, [r3, #32]
 800933c:	e008      	b.n	8009350 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6a1b      	ldr	r3, [r3, #32]
 8009342:	1c59      	adds	r1, r3, #1
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	6211      	str	r1, [r2, #32]
 8009348:	781a      	ldrb	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009354:	b29b      	uxth	r3, r3
 8009356:	3b01      	subs	r3, #1
 8009358:	b29b      	uxth	r3, r3
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	4619      	mov	r1, r3
 800935e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10f      	bne.n	8009384 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68da      	ldr	r2, [r3, #12]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009372:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68da      	ldr	r2, [r3, #12]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009382:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009384:	2300      	movs	r3, #0
 8009386:	e000      	b.n	800938a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009388:	2302      	movs	r3, #2
  }
}
 800938a:	4618      	mov	r0, r3
 800938c:	3714      	adds	r7, #20
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr

08009396 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b082      	sub	sp, #8
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2220      	movs	r2, #32
 80093b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f7f9 fb38 	bl	8002a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80093c6:	b580      	push	{r7, lr}
 80093c8:	b08c      	sub	sp, #48	; 0x30
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b22      	cmp	r3, #34	; 0x22
 80093d8:	f040 80ab 	bne.w	8009532 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	689b      	ldr	r3, [r3, #8]
 80093e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093e4:	d117      	bne.n	8009416 <UART_Receive_IT+0x50>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d113      	bne.n	8009416 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80093ee:	2300      	movs	r3, #0
 80093f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	b29b      	uxth	r3, r3
 8009400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009404:	b29a      	uxth	r2, r3
 8009406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009408:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800940e:	1c9a      	adds	r2, r3, #2
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	629a      	str	r2, [r3, #40]	; 0x28
 8009414:	e026      	b.n	8009464 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800941a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800941c:	2300      	movs	r3, #0
 800941e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009428:	d007      	beq.n	800943a <UART_Receive_IT+0x74>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	689b      	ldr	r3, [r3, #8]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d10a      	bne.n	8009448 <UART_Receive_IT+0x82>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d106      	bne.n	8009448 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	b2da      	uxtb	r2, r3
 8009442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	e008      	b.n	800945a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	b2db      	uxtb	r3, r3
 8009450:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009454:	b2da      	uxtb	r2, r3
 8009456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009458:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009468:	b29b      	uxth	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	b29b      	uxth	r3, r3
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	4619      	mov	r1, r3
 8009472:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009474:	2b00      	cmp	r3, #0
 8009476:	d15a      	bne.n	800952e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68da      	ldr	r2, [r3, #12]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 0220 	bic.w	r2, r2, #32
 8009486:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	68da      	ldr	r2, [r3, #12]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009496:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	695a      	ldr	r2, [r3, #20]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f022 0201 	bic.w	r2, r2, #1
 80094a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2220      	movs	r2, #32
 80094ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d135      	bne.n	8009524 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	330c      	adds	r3, #12
 80094c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	613b      	str	r3, [r7, #16]
   return(result);
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	f023 0310 	bic.w	r3, r3, #16
 80094d4:	627b      	str	r3, [r7, #36]	; 0x24
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	330c      	adds	r3, #12
 80094dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094de:	623a      	str	r2, [r7, #32]
 80094e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	69f9      	ldr	r1, [r7, #28]
 80094e4:	6a3a      	ldr	r2, [r7, #32]
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e5      	bne.n	80094be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f003 0310 	and.w	r3, r3, #16
 80094fc:	2b10      	cmp	r3, #16
 80094fe:	d10a      	bne.n	8009516 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009500:	2300      	movs	r3, #0
 8009502:	60fb      	str	r3, [r7, #12]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	60fb      	str	r3, [r7, #12]
 8009514:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800951a:	4619      	mov	r1, r3
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7ff fc51 	bl	8008dc4 <HAL_UARTEx_RxEventCallback>
 8009522:	e002      	b.n	800952a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f7ff fc2f 	bl	8008d88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800952a:	2300      	movs	r3, #0
 800952c:	e002      	b.n	8009534 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800952e:	2300      	movs	r3, #0
 8009530:	e000      	b.n	8009534 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009532:	2302      	movs	r3, #2
  }
}
 8009534:	4618      	mov	r0, r3
 8009536:	3730      	adds	r7, #48	; 0x30
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800953c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009540:	b09f      	sub	sp, #124	; 0x7c
 8009542:	af00      	add	r7, sp, #0
 8009544:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	691b      	ldr	r3, [r3, #16]
 800954c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009552:	68d9      	ldr	r1, [r3, #12]
 8009554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	ea40 0301 	orr.w	r3, r0, r1
 800955c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800955e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009560:	689a      	ldr	r2, [r3, #8]
 8009562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	431a      	orrs	r2, r3
 8009568:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800956a:	695b      	ldr	r3, [r3, #20]
 800956c:	431a      	orrs	r2, r3
 800956e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009570:	69db      	ldr	r3, [r3, #28]
 8009572:	4313      	orrs	r3, r2
 8009574:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009580:	f021 010c 	bic.w	r1, r1, #12
 8009584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800958a:	430b      	orrs	r3, r1
 800958c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800958e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	695b      	ldr	r3, [r3, #20]
 8009594:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800959a:	6999      	ldr	r1, [r3, #24]
 800959c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800959e:	681a      	ldr	r2, [r3, #0]
 80095a0:	ea40 0301 	orr.w	r3, r0, r1
 80095a4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80095a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	4bc5      	ldr	r3, [pc, #788]	; (80098c0 <UART_SetConfig+0x384>)
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d004      	beq.n	80095ba <UART_SetConfig+0x7e>
 80095b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	4bc3      	ldr	r3, [pc, #780]	; (80098c4 <UART_SetConfig+0x388>)
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d103      	bne.n	80095c2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80095ba:	f7fd fbbf 	bl	8006d3c <HAL_RCC_GetPCLK2Freq>
 80095be:	6778      	str	r0, [r7, #116]	; 0x74
 80095c0:	e002      	b.n	80095c8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80095c2:	f7fd fba7 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 80095c6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095ca:	69db      	ldr	r3, [r3, #28]
 80095cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095d0:	f040 80b6 	bne.w	8009740 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095d6:	461c      	mov	r4, r3
 80095d8:	f04f 0500 	mov.w	r5, #0
 80095dc:	4622      	mov	r2, r4
 80095de:	462b      	mov	r3, r5
 80095e0:	1891      	adds	r1, r2, r2
 80095e2:	6439      	str	r1, [r7, #64]	; 0x40
 80095e4:	415b      	adcs	r3, r3
 80095e6:	647b      	str	r3, [r7, #68]	; 0x44
 80095e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80095ec:	1912      	adds	r2, r2, r4
 80095ee:	eb45 0303 	adc.w	r3, r5, r3
 80095f2:	f04f 0000 	mov.w	r0, #0
 80095f6:	f04f 0100 	mov.w	r1, #0
 80095fa:	00d9      	lsls	r1, r3, #3
 80095fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009600:	00d0      	lsls	r0, r2, #3
 8009602:	4602      	mov	r2, r0
 8009604:	460b      	mov	r3, r1
 8009606:	1911      	adds	r1, r2, r4
 8009608:	6639      	str	r1, [r7, #96]	; 0x60
 800960a:	416b      	adcs	r3, r5
 800960c:	667b      	str	r3, [r7, #100]	; 0x64
 800960e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	461a      	mov	r2, r3
 8009614:	f04f 0300 	mov.w	r3, #0
 8009618:	1891      	adds	r1, r2, r2
 800961a:	63b9      	str	r1, [r7, #56]	; 0x38
 800961c:	415b      	adcs	r3, r3
 800961e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009620:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009624:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009628:	f7f7 fad6 	bl	8000bd8 <__aeabi_uldivmod>
 800962c:	4602      	mov	r2, r0
 800962e:	460b      	mov	r3, r1
 8009630:	4ba5      	ldr	r3, [pc, #660]	; (80098c8 <UART_SetConfig+0x38c>)
 8009632:	fba3 2302 	umull	r2, r3, r3, r2
 8009636:	095b      	lsrs	r3, r3, #5
 8009638:	011e      	lsls	r6, r3, #4
 800963a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800963c:	461c      	mov	r4, r3
 800963e:	f04f 0500 	mov.w	r5, #0
 8009642:	4622      	mov	r2, r4
 8009644:	462b      	mov	r3, r5
 8009646:	1891      	adds	r1, r2, r2
 8009648:	6339      	str	r1, [r7, #48]	; 0x30
 800964a:	415b      	adcs	r3, r3
 800964c:	637b      	str	r3, [r7, #52]	; 0x34
 800964e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009652:	1912      	adds	r2, r2, r4
 8009654:	eb45 0303 	adc.w	r3, r5, r3
 8009658:	f04f 0000 	mov.w	r0, #0
 800965c:	f04f 0100 	mov.w	r1, #0
 8009660:	00d9      	lsls	r1, r3, #3
 8009662:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009666:	00d0      	lsls	r0, r2, #3
 8009668:	4602      	mov	r2, r0
 800966a:	460b      	mov	r3, r1
 800966c:	1911      	adds	r1, r2, r4
 800966e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009670:	416b      	adcs	r3, r5
 8009672:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	461a      	mov	r2, r3
 800967a:	f04f 0300 	mov.w	r3, #0
 800967e:	1891      	adds	r1, r2, r2
 8009680:	62b9      	str	r1, [r7, #40]	; 0x28
 8009682:	415b      	adcs	r3, r3
 8009684:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009686:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800968a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800968e:	f7f7 faa3 	bl	8000bd8 <__aeabi_uldivmod>
 8009692:	4602      	mov	r2, r0
 8009694:	460b      	mov	r3, r1
 8009696:	4b8c      	ldr	r3, [pc, #560]	; (80098c8 <UART_SetConfig+0x38c>)
 8009698:	fba3 1302 	umull	r1, r3, r3, r2
 800969c:	095b      	lsrs	r3, r3, #5
 800969e:	2164      	movs	r1, #100	; 0x64
 80096a0:	fb01 f303 	mul.w	r3, r1, r3
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	3332      	adds	r3, #50	; 0x32
 80096aa:	4a87      	ldr	r2, [pc, #540]	; (80098c8 <UART_SetConfig+0x38c>)
 80096ac:	fba2 2303 	umull	r2, r3, r2, r3
 80096b0:	095b      	lsrs	r3, r3, #5
 80096b2:	005b      	lsls	r3, r3, #1
 80096b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80096b8:	441e      	add	r6, r3
 80096ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80096bc:	4618      	mov	r0, r3
 80096be:	f04f 0100 	mov.w	r1, #0
 80096c2:	4602      	mov	r2, r0
 80096c4:	460b      	mov	r3, r1
 80096c6:	1894      	adds	r4, r2, r2
 80096c8:	623c      	str	r4, [r7, #32]
 80096ca:	415b      	adcs	r3, r3
 80096cc:	627b      	str	r3, [r7, #36]	; 0x24
 80096ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096d2:	1812      	adds	r2, r2, r0
 80096d4:	eb41 0303 	adc.w	r3, r1, r3
 80096d8:	f04f 0400 	mov.w	r4, #0
 80096dc:	f04f 0500 	mov.w	r5, #0
 80096e0:	00dd      	lsls	r5, r3, #3
 80096e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80096e6:	00d4      	lsls	r4, r2, #3
 80096e8:	4622      	mov	r2, r4
 80096ea:	462b      	mov	r3, r5
 80096ec:	1814      	adds	r4, r2, r0
 80096ee:	653c      	str	r4, [r7, #80]	; 0x50
 80096f0:	414b      	adcs	r3, r1
 80096f2:	657b      	str	r3, [r7, #84]	; 0x54
 80096f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	461a      	mov	r2, r3
 80096fa:	f04f 0300 	mov.w	r3, #0
 80096fe:	1891      	adds	r1, r2, r2
 8009700:	61b9      	str	r1, [r7, #24]
 8009702:	415b      	adcs	r3, r3
 8009704:	61fb      	str	r3, [r7, #28]
 8009706:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800970a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800970e:	f7f7 fa63 	bl	8000bd8 <__aeabi_uldivmod>
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	4b6c      	ldr	r3, [pc, #432]	; (80098c8 <UART_SetConfig+0x38c>)
 8009718:	fba3 1302 	umull	r1, r3, r3, r2
 800971c:	095b      	lsrs	r3, r3, #5
 800971e:	2164      	movs	r1, #100	; 0x64
 8009720:	fb01 f303 	mul.w	r3, r1, r3
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	00db      	lsls	r3, r3, #3
 8009728:	3332      	adds	r3, #50	; 0x32
 800972a:	4a67      	ldr	r2, [pc, #412]	; (80098c8 <UART_SetConfig+0x38c>)
 800972c:	fba2 2303 	umull	r2, r3, r2, r3
 8009730:	095b      	lsrs	r3, r3, #5
 8009732:	f003 0207 	and.w	r2, r3, #7
 8009736:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4432      	add	r2, r6
 800973c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800973e:	e0b9      	b.n	80098b4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009742:	461c      	mov	r4, r3
 8009744:	f04f 0500 	mov.w	r5, #0
 8009748:	4622      	mov	r2, r4
 800974a:	462b      	mov	r3, r5
 800974c:	1891      	adds	r1, r2, r2
 800974e:	6139      	str	r1, [r7, #16]
 8009750:	415b      	adcs	r3, r3
 8009752:	617b      	str	r3, [r7, #20]
 8009754:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009758:	1912      	adds	r2, r2, r4
 800975a:	eb45 0303 	adc.w	r3, r5, r3
 800975e:	f04f 0000 	mov.w	r0, #0
 8009762:	f04f 0100 	mov.w	r1, #0
 8009766:	00d9      	lsls	r1, r3, #3
 8009768:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800976c:	00d0      	lsls	r0, r2, #3
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	eb12 0804 	adds.w	r8, r2, r4
 8009776:	eb43 0905 	adc.w	r9, r3, r5
 800977a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	4618      	mov	r0, r3
 8009780:	f04f 0100 	mov.w	r1, #0
 8009784:	f04f 0200 	mov.w	r2, #0
 8009788:	f04f 0300 	mov.w	r3, #0
 800978c:	008b      	lsls	r3, r1, #2
 800978e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009792:	0082      	lsls	r2, r0, #2
 8009794:	4640      	mov	r0, r8
 8009796:	4649      	mov	r1, r9
 8009798:	f7f7 fa1e 	bl	8000bd8 <__aeabi_uldivmod>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4b49      	ldr	r3, [pc, #292]	; (80098c8 <UART_SetConfig+0x38c>)
 80097a2:	fba3 2302 	umull	r2, r3, r3, r2
 80097a6:	095b      	lsrs	r3, r3, #5
 80097a8:	011e      	lsls	r6, r3, #4
 80097aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097ac:	4618      	mov	r0, r3
 80097ae:	f04f 0100 	mov.w	r1, #0
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	1894      	adds	r4, r2, r2
 80097b8:	60bc      	str	r4, [r7, #8]
 80097ba:	415b      	adcs	r3, r3
 80097bc:	60fb      	str	r3, [r7, #12]
 80097be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097c2:	1812      	adds	r2, r2, r0
 80097c4:	eb41 0303 	adc.w	r3, r1, r3
 80097c8:	f04f 0400 	mov.w	r4, #0
 80097cc:	f04f 0500 	mov.w	r5, #0
 80097d0:	00dd      	lsls	r5, r3, #3
 80097d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80097d6:	00d4      	lsls	r4, r2, #3
 80097d8:	4622      	mov	r2, r4
 80097da:	462b      	mov	r3, r5
 80097dc:	1814      	adds	r4, r2, r0
 80097de:	64bc      	str	r4, [r7, #72]	; 0x48
 80097e0:	414b      	adcs	r3, r1
 80097e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f04f 0100 	mov.w	r1, #0
 80097ee:	f04f 0200 	mov.w	r2, #0
 80097f2:	f04f 0300 	mov.w	r3, #0
 80097f6:	008b      	lsls	r3, r1, #2
 80097f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80097fc:	0082      	lsls	r2, r0, #2
 80097fe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009802:	f7f7 f9e9 	bl	8000bd8 <__aeabi_uldivmod>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	4b2f      	ldr	r3, [pc, #188]	; (80098c8 <UART_SetConfig+0x38c>)
 800980c:	fba3 1302 	umull	r1, r3, r3, r2
 8009810:	095b      	lsrs	r3, r3, #5
 8009812:	2164      	movs	r1, #100	; 0x64
 8009814:	fb01 f303 	mul.w	r3, r1, r3
 8009818:	1ad3      	subs	r3, r2, r3
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	3332      	adds	r3, #50	; 0x32
 800981e:	4a2a      	ldr	r2, [pc, #168]	; (80098c8 <UART_SetConfig+0x38c>)
 8009820:	fba2 2303 	umull	r2, r3, r2, r3
 8009824:	095b      	lsrs	r3, r3, #5
 8009826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800982a:	441e      	add	r6, r3
 800982c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800982e:	4618      	mov	r0, r3
 8009830:	f04f 0100 	mov.w	r1, #0
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	1894      	adds	r4, r2, r2
 800983a:	603c      	str	r4, [r7, #0]
 800983c:	415b      	adcs	r3, r3
 800983e:	607b      	str	r3, [r7, #4]
 8009840:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009844:	1812      	adds	r2, r2, r0
 8009846:	eb41 0303 	adc.w	r3, r1, r3
 800984a:	f04f 0400 	mov.w	r4, #0
 800984e:	f04f 0500 	mov.w	r5, #0
 8009852:	00dd      	lsls	r5, r3, #3
 8009854:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009858:	00d4      	lsls	r4, r2, #3
 800985a:	4622      	mov	r2, r4
 800985c:	462b      	mov	r3, r5
 800985e:	eb12 0a00 	adds.w	sl, r2, r0
 8009862:	eb43 0b01 	adc.w	fp, r3, r1
 8009866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	4618      	mov	r0, r3
 800986c:	f04f 0100 	mov.w	r1, #0
 8009870:	f04f 0200 	mov.w	r2, #0
 8009874:	f04f 0300 	mov.w	r3, #0
 8009878:	008b      	lsls	r3, r1, #2
 800987a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800987e:	0082      	lsls	r2, r0, #2
 8009880:	4650      	mov	r0, sl
 8009882:	4659      	mov	r1, fp
 8009884:	f7f7 f9a8 	bl	8000bd8 <__aeabi_uldivmod>
 8009888:	4602      	mov	r2, r0
 800988a:	460b      	mov	r3, r1
 800988c:	4b0e      	ldr	r3, [pc, #56]	; (80098c8 <UART_SetConfig+0x38c>)
 800988e:	fba3 1302 	umull	r1, r3, r3, r2
 8009892:	095b      	lsrs	r3, r3, #5
 8009894:	2164      	movs	r1, #100	; 0x64
 8009896:	fb01 f303 	mul.w	r3, r1, r3
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	011b      	lsls	r3, r3, #4
 800989e:	3332      	adds	r3, #50	; 0x32
 80098a0:	4a09      	ldr	r2, [pc, #36]	; (80098c8 <UART_SetConfig+0x38c>)
 80098a2:	fba2 2303 	umull	r2, r3, r2, r3
 80098a6:	095b      	lsrs	r3, r3, #5
 80098a8:	f003 020f 	and.w	r2, r3, #15
 80098ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4432      	add	r2, r6
 80098b2:	609a      	str	r2, [r3, #8]
}
 80098b4:	bf00      	nop
 80098b6:	377c      	adds	r7, #124	; 0x7c
 80098b8:	46bd      	mov	sp, r7
 80098ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098be:	bf00      	nop
 80098c0:	40011000 	.word	0x40011000
 80098c4:	40011400 	.word	0x40011400
 80098c8:	51eb851f 	.word	0x51eb851f

080098cc <__NVIC_SetPriority>:
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	4603      	mov	r3, r0
 80098d4:	6039      	str	r1, [r7, #0]
 80098d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80098d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	db0a      	blt.n	80098f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	490c      	ldr	r1, [pc, #48]	; (8009918 <__NVIC_SetPriority+0x4c>)
 80098e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098ea:	0112      	lsls	r2, r2, #4
 80098ec:	b2d2      	uxtb	r2, r2
 80098ee:	440b      	add	r3, r1
 80098f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80098f4:	e00a      	b.n	800990c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	4908      	ldr	r1, [pc, #32]	; (800991c <__NVIC_SetPriority+0x50>)
 80098fc:	79fb      	ldrb	r3, [r7, #7]
 80098fe:	f003 030f 	and.w	r3, r3, #15
 8009902:	3b04      	subs	r3, #4
 8009904:	0112      	lsls	r2, r2, #4
 8009906:	b2d2      	uxtb	r2, r2
 8009908:	440b      	add	r3, r1
 800990a:	761a      	strb	r2, [r3, #24]
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr
 8009918:	e000e100 	.word	0xe000e100
 800991c:	e000ed00 	.word	0xe000ed00

08009920 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009924:	4b05      	ldr	r3, [pc, #20]	; (800993c <SysTick_Handler+0x1c>)
 8009926:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009928:	f002 fa9c 	bl	800be64 <xTaskGetSchedulerState>
 800992c:	4603      	mov	r3, r0
 800992e:	2b01      	cmp	r3, #1
 8009930:	d001      	beq.n	8009936 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009932:	f003 fa39 	bl	800cda8 <xPortSysTickHandler>
  }
}
 8009936:	bf00      	nop
 8009938:	bd80      	pop	{r7, pc}
 800993a:	bf00      	nop
 800993c:	e000e010 	.word	0xe000e010

08009940 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009940:	b580      	push	{r7, lr}
 8009942:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009944:	2100      	movs	r1, #0
 8009946:	f06f 0004 	mvn.w	r0, #4
 800994a:	f7ff ffbf 	bl	80098cc <__NVIC_SetPriority>
#endif
}
 800994e:	bf00      	nop
 8009950:	bd80      	pop	{r7, pc}
	...

08009954 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800995a:	f3ef 8305 	mrs	r3, IPSR
 800995e:	603b      	str	r3, [r7, #0]
  return(result);
 8009960:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009962:	2b00      	cmp	r3, #0
 8009964:	d003      	beq.n	800996e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009966:	f06f 0305 	mvn.w	r3, #5
 800996a:	607b      	str	r3, [r7, #4]
 800996c:	e00c      	b.n	8009988 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800996e:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <osKernelInitialize+0x44>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d105      	bne.n	8009982 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009976:	4b08      	ldr	r3, [pc, #32]	; (8009998 <osKernelInitialize+0x44>)
 8009978:	2201      	movs	r2, #1
 800997a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800997c:	2300      	movs	r3, #0
 800997e:	607b      	str	r3, [r7, #4]
 8009980:	e002      	b.n	8009988 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009982:	f04f 33ff 	mov.w	r3, #4294967295
 8009986:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009988:	687b      	ldr	r3, [r7, #4]
}
 800998a:	4618      	mov	r0, r3
 800998c:	370c      	adds	r7, #12
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	2000019c 	.word	0x2000019c

0800999c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099a2:	f3ef 8305 	mrs	r3, IPSR
 80099a6:	603b      	str	r3, [r7, #0]
  return(result);
 80099a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d003      	beq.n	80099b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80099ae:	f06f 0305 	mvn.w	r3, #5
 80099b2:	607b      	str	r3, [r7, #4]
 80099b4:	e010      	b.n	80099d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80099b6:	4b0b      	ldr	r3, [pc, #44]	; (80099e4 <osKernelStart+0x48>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	d109      	bne.n	80099d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80099be:	f7ff ffbf 	bl	8009940 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80099c2:	4b08      	ldr	r3, [pc, #32]	; (80099e4 <osKernelStart+0x48>)
 80099c4:	2202      	movs	r2, #2
 80099c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80099c8:	f001 fdf0 	bl	800b5ac <vTaskStartScheduler>
      stat = osOK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	607b      	str	r3, [r7, #4]
 80099d0:	e002      	b.n	80099d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80099d2:	f04f 33ff 	mov.w	r3, #4294967295
 80099d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80099d8:	687b      	ldr	r3, [r7, #4]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	2000019c 	.word	0x2000019c

080099e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b08e      	sub	sp, #56	; 0x38
 80099ec:	af04      	add	r7, sp, #16
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80099f4:	2300      	movs	r3, #0
 80099f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099f8:	f3ef 8305 	mrs	r3, IPSR
 80099fc:	617b      	str	r3, [r7, #20]
  return(result);
 80099fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d17e      	bne.n	8009b02 <osThreadNew+0x11a>
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d07b      	beq.n	8009b02 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009a0a:	2380      	movs	r3, #128	; 0x80
 8009a0c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009a0e:	2318      	movs	r3, #24
 8009a10:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009a12:	2300      	movs	r3, #0
 8009a14:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009a16:	f04f 33ff 	mov.w	r3, #4294967295
 8009a1a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d045      	beq.n	8009aae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d002      	beq.n	8009a30 <osThreadNew+0x48>
        name = attr->name;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	699b      	ldr	r3, [r3, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d002      	beq.n	8009a3e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d008      	beq.n	8009a56 <osThreadNew+0x6e>
 8009a44:	69fb      	ldr	r3, [r7, #28]
 8009a46:	2b38      	cmp	r3, #56	; 0x38
 8009a48:	d805      	bhi.n	8009a56 <osThreadNew+0x6e>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	f003 0301 	and.w	r3, r3, #1
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d001      	beq.n	8009a5a <osThreadNew+0x72>
        return (NULL);
 8009a56:	2300      	movs	r3, #0
 8009a58:	e054      	b.n	8009b04 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	695b      	ldr	r3, [r3, #20]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d003      	beq.n	8009a6a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	695b      	ldr	r3, [r3, #20]
 8009a66:	089b      	lsrs	r3, r3, #2
 8009a68:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00e      	beq.n	8009a90 <osThreadNew+0xa8>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	2bbb      	cmp	r3, #187	; 0xbb
 8009a78:	d90a      	bls.n	8009a90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d006      	beq.n	8009a90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	695b      	ldr	r3, [r3, #20]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d002      	beq.n	8009a90 <osThreadNew+0xa8>
        mem = 1;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	61bb      	str	r3, [r7, #24]
 8009a8e:	e010      	b.n	8009ab2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10c      	bne.n	8009ab2 <osThreadNew+0xca>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d108      	bne.n	8009ab2 <osThreadNew+0xca>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d104      	bne.n	8009ab2 <osThreadNew+0xca>
          mem = 0;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	61bb      	str	r3, [r7, #24]
 8009aac:	e001      	b.n	8009ab2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009ab2:	69bb      	ldr	r3, [r7, #24]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d110      	bne.n	8009ada <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ac0:	9202      	str	r2, [sp, #8]
 8009ac2:	9301      	str	r3, [sp, #4]
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	9300      	str	r3, [sp, #0]
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	6a3a      	ldr	r2, [r7, #32]
 8009acc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f001 fb80 	bl	800b1d4 <xTaskCreateStatic>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	613b      	str	r3, [r7, #16]
 8009ad8:	e013      	b.n	8009b02 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d110      	bne.n	8009b02 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009ae0:	6a3b      	ldr	r3, [r7, #32]
 8009ae2:	b29a      	uxth	r2, r3
 8009ae4:	f107 0310 	add.w	r3, r7, #16
 8009ae8:	9301      	str	r3, [sp, #4]
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	f001 fbcb 	bl	800b28e <xTaskCreate>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d001      	beq.n	8009b02 <osThreadNew+0x11a>
            hTask = NULL;
 8009afe:	2300      	movs	r3, #0
 8009b00:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009b02:	693b      	ldr	r3, [r7, #16]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3728      	adds	r7, #40	; 0x28
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}

08009b0c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b14:	f3ef 8305 	mrs	r3, IPSR
 8009b18:	60bb      	str	r3, [r7, #8]
  return(result);
 8009b1a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d003      	beq.n	8009b28 <osDelay+0x1c>
    stat = osErrorISR;
 8009b20:	f06f 0305 	mvn.w	r3, #5
 8009b24:	60fb      	str	r3, [r7, #12]
 8009b26:	e007      	b.n	8009b38 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d002      	beq.n	8009b38 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f001 fd06 	bl	800b544 <vTaskDelay>
    }
  }

  return (stat);
 8009b38:	68fb      	ldr	r3, [r7, #12]
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3710      	adds	r7, #16
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009b42:	b580      	push	{r7, lr}
 8009b44:	b084      	sub	sp, #16
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f002 ff50 	bl	800c9f0 <pvTimerGetTimerID>
 8009b50:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d005      	beq.n	8009b64 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	6852      	ldr	r2, [r2, #4]
 8009b60:	4610      	mov	r0, r2
 8009b62:	4798      	blx	r3
  }
}
 8009b64:	bf00      	nop
 8009b66:	3710      	adds	r7, #16
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b08c      	sub	sp, #48	; 0x30
 8009b70:	af02      	add	r7, sp, #8
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	607a      	str	r2, [r7, #4]
 8009b76:	603b      	str	r3, [r7, #0]
 8009b78:	460b      	mov	r3, r1
 8009b7a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b80:	f3ef 8305 	mrs	r3, IPSR
 8009b84:	613b      	str	r3, [r7, #16]
  return(result);
 8009b86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d163      	bne.n	8009c54 <osTimerNew+0xe8>
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d060      	beq.n	8009c54 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8009b92:	2008      	movs	r0, #8
 8009b94:	f003 f998 	bl	800cec8 <pvPortMalloc>
 8009b98:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d059      	beq.n	8009c54 <osTimerNew+0xe8>
      callb->func = func;
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	68fa      	ldr	r2, [r7, #12]
 8009ba4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8009bac:	7afb      	ldrb	r3, [r7, #11]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d102      	bne.n	8009bb8 <osTimerNew+0x4c>
        reload = pdFALSE;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	61fb      	str	r3, [r7, #28]
 8009bb6:	e001      	b.n	8009bbc <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8009bc0:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d01c      	beq.n	8009c06 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d002      	beq.n	8009bda <osTimerNew+0x6e>
          name = attr->name;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d006      	beq.n	8009bf0 <osTimerNew+0x84>
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	2b2b      	cmp	r3, #43	; 0x2b
 8009be8:	d902      	bls.n	8009bf0 <osTimerNew+0x84>
          mem = 1;
 8009bea:	2301      	movs	r3, #1
 8009bec:	61bb      	str	r3, [r7, #24]
 8009bee:	e00c      	b.n	8009c0a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d108      	bne.n	8009c0a <osTimerNew+0x9e>
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	68db      	ldr	r3, [r3, #12]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d104      	bne.n	8009c0a <osTimerNew+0x9e>
            mem = 0;
 8009c00:	2300      	movs	r3, #0
 8009c02:	61bb      	str	r3, [r7, #24]
 8009c04:	e001      	b.n	8009c0a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009c06:	2300      	movs	r3, #0
 8009c08:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d10c      	bne.n	8009c2a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	4b12      	ldr	r3, [pc, #72]	; (8009c60 <osTimerNew+0xf4>)
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	69fa      	ldr	r2, [r7, #28]
 8009c1e:	2101      	movs	r1, #1
 8009c20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009c22:	f002 fb66 	bl	800c2f2 <xTimerCreateStatic>
 8009c26:	6238      	str	r0, [r7, #32]
 8009c28:	e00b      	b.n	8009c42 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d108      	bne.n	8009c42 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009c30:	4b0b      	ldr	r3, [pc, #44]	; (8009c60 <osTimerNew+0xf4>)
 8009c32:	9300      	str	r3, [sp, #0]
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	69fa      	ldr	r2, [r7, #28]
 8009c38:	2101      	movs	r1, #1
 8009c3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009c3c:	f002 fb38 	bl	800c2b0 <xTimerCreate>
 8009c40:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009c42:	6a3b      	ldr	r3, [r7, #32]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d105      	bne.n	8009c54 <osTimerNew+0xe8>
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d002      	beq.n	8009c54 <osTimerNew+0xe8>
        vPortFree (callb);
 8009c4e:	6978      	ldr	r0, [r7, #20]
 8009c50:	f003 fa06 	bl	800d060 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009c54:	6a3b      	ldr	r3, [r7, #32]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3728      	adds	r7, #40	; 0x28
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	08009b43 	.word	0x08009b43

08009c64 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b088      	sub	sp, #32
 8009c68:	af02      	add	r7, sp, #8
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c72:	f3ef 8305 	mrs	r3, IPSR
 8009c76:	60fb      	str	r3, [r7, #12]
  return(result);
 8009c78:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d003      	beq.n	8009c86 <osTimerStart+0x22>
    stat = osErrorISR;
 8009c7e:	f06f 0305 	mvn.w	r3, #5
 8009c82:	617b      	str	r3, [r7, #20]
 8009c84:	e017      	b.n	8009cb6 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d103      	bne.n	8009c94 <osTimerStart+0x30>
    stat = osErrorParameter;
 8009c8c:	f06f 0303 	mvn.w	r3, #3
 8009c90:	617b      	str	r3, [r7, #20]
 8009c92:	e010      	b.n	8009cb6 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8009c94:	2300      	movs	r3, #0
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	2300      	movs	r3, #0
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	2104      	movs	r1, #4
 8009c9e:	6938      	ldr	r0, [r7, #16]
 8009ca0:	f002 fba0 	bl	800c3e4 <xTimerGenericCommand>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d102      	bne.n	8009cb0 <osTimerStart+0x4c>
      stat = osOK;
 8009caa:	2300      	movs	r3, #0
 8009cac:	617b      	str	r3, [r7, #20]
 8009cae:	e002      	b.n	8009cb6 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8009cb0:	f06f 0302 	mvn.w	r3, #2
 8009cb4:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009cb6:	697b      	ldr	r3, [r7, #20]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3718      	adds	r7, #24
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b08a      	sub	sp, #40	; 0x28
 8009cc4:	af02      	add	r7, sp, #8
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cd0:	f3ef 8305 	mrs	r3, IPSR
 8009cd4:	613b      	str	r3, [r7, #16]
  return(result);
 8009cd6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d175      	bne.n	8009dc8 <osSemaphoreNew+0x108>
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d072      	beq.n	8009dc8 <osSemaphoreNew+0x108>
 8009ce2:	68ba      	ldr	r2, [r7, #8]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d86e      	bhi.n	8009dc8 <osSemaphoreNew+0x108>
    mem = -1;
 8009cea:	f04f 33ff 	mov.w	r3, #4294967295
 8009cee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d015      	beq.n	8009d22 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d006      	beq.n	8009d0c <osSemaphoreNew+0x4c>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	2b4f      	cmp	r3, #79	; 0x4f
 8009d04:	d902      	bls.n	8009d0c <osSemaphoreNew+0x4c>
        mem = 1;
 8009d06:	2301      	movs	r3, #1
 8009d08:	61bb      	str	r3, [r7, #24]
 8009d0a:	e00c      	b.n	8009d26 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d108      	bne.n	8009d26 <osSemaphoreNew+0x66>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d104      	bne.n	8009d26 <osSemaphoreNew+0x66>
          mem = 0;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	61bb      	str	r3, [r7, #24]
 8009d20:	e001      	b.n	8009d26 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009d22:	2300      	movs	r3, #0
 8009d24:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d2c:	d04c      	beq.n	8009dc8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d128      	bne.n	8009d86 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d10a      	bne.n	8009d50 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	2203      	movs	r2, #3
 8009d40:	9200      	str	r2, [sp, #0]
 8009d42:	2200      	movs	r2, #0
 8009d44:	2100      	movs	r1, #0
 8009d46:	2001      	movs	r0, #1
 8009d48:	f000 fa9e 	bl	800a288 <xQueueGenericCreateStatic>
 8009d4c:	61f8      	str	r0, [r7, #28]
 8009d4e:	e005      	b.n	8009d5c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009d50:	2203      	movs	r2, #3
 8009d52:	2100      	movs	r1, #0
 8009d54:	2001      	movs	r0, #1
 8009d56:	f000 fb0f 	bl	800a378 <xQueueGenericCreate>
 8009d5a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d022      	beq.n	8009da8 <osSemaphoreNew+0xe8>
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d01f      	beq.n	8009da8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009d68:	2300      	movs	r3, #0
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	2100      	movs	r1, #0
 8009d6e:	69f8      	ldr	r0, [r7, #28]
 8009d70:	f000 fbca 	bl	800a508 <xQueueGenericSend>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d016      	beq.n	8009da8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009d7a:	69f8      	ldr	r0, [r7, #28]
 8009d7c:	f001 f856 	bl	800ae2c <vQueueDelete>
            hSemaphore = NULL;
 8009d80:	2300      	movs	r3, #0
 8009d82:	61fb      	str	r3, [r7, #28]
 8009d84:	e010      	b.n	8009da8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d108      	bne.n	8009d9e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	461a      	mov	r2, r3
 8009d92:	68b9      	ldr	r1, [r7, #8]
 8009d94:	68f8      	ldr	r0, [r7, #12]
 8009d96:	f000 fb4c 	bl	800a432 <xQueueCreateCountingSemaphoreStatic>
 8009d9a:	61f8      	str	r0, [r7, #28]
 8009d9c:	e004      	b.n	8009da8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009d9e:	68b9      	ldr	r1, [r7, #8]
 8009da0:	68f8      	ldr	r0, [r7, #12]
 8009da2:	f000 fb7d 	bl	800a4a0 <xQueueCreateCountingSemaphore>
 8009da6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009da8:	69fb      	ldr	r3, [r7, #28]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d00c      	beq.n	8009dc8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d003      	beq.n	8009dbc <osSemaphoreNew+0xfc>
          name = attr->name;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	617b      	str	r3, [r7, #20]
 8009dba:	e001      	b.n	8009dc0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009dc0:	6979      	ldr	r1, [r7, #20]
 8009dc2:	69f8      	ldr	r0, [r7, #28]
 8009dc4:	f001 f97e 	bl	800b0c4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009dc8:	69fb      	ldr	r3, [r7, #28]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3720      	adds	r7, #32
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
	...

08009dd4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b086      	sub	sp, #24
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009de2:	2300      	movs	r3, #0
 8009de4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d103      	bne.n	8009df4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009dec:	f06f 0303 	mvn.w	r3, #3
 8009df0:	617b      	str	r3, [r7, #20]
 8009df2:	e039      	b.n	8009e68 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009df4:	f3ef 8305 	mrs	r3, IPSR
 8009df8:	60fb      	str	r3, [r7, #12]
  return(result);
 8009dfa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d022      	beq.n	8009e46 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d003      	beq.n	8009e0e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009e06:	f06f 0303 	mvn.w	r3, #3
 8009e0a:	617b      	str	r3, [r7, #20]
 8009e0c:	e02c      	b.n	8009e68 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009e12:	f107 0308 	add.w	r3, r7, #8
 8009e16:	461a      	mov	r2, r3
 8009e18:	2100      	movs	r1, #0
 8009e1a:	6938      	ldr	r0, [r7, #16]
 8009e1c:	f000 ff86 	bl	800ad2c <xQueueReceiveFromISR>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d003      	beq.n	8009e2e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009e26:	f06f 0302 	mvn.w	r3, #2
 8009e2a:	617b      	str	r3, [r7, #20]
 8009e2c:	e01c      	b.n	8009e68 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d019      	beq.n	8009e68 <osSemaphoreAcquire+0x94>
 8009e34:	4b0f      	ldr	r3, [pc, #60]	; (8009e74 <osSemaphoreAcquire+0xa0>)
 8009e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e3a:	601a      	str	r2, [r3, #0]
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	f3bf 8f6f 	isb	sy
 8009e44:	e010      	b.n	8009e68 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6938      	ldr	r0, [r7, #16]
 8009e4a:	f000 fe63 	bl	800ab14 <xQueueSemaphoreTake>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d009      	beq.n	8009e68 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d003      	beq.n	8009e62 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009e5a:	f06f 0301 	mvn.w	r3, #1
 8009e5e:	617b      	str	r3, [r7, #20]
 8009e60:	e002      	b.n	8009e68 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009e62:	f06f 0302 	mvn.w	r3, #2
 8009e66:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009e68:	697b      	ldr	r3, [r7, #20]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3718      	adds	r7, #24
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	e000ed04 	.word	0xe000ed04

08009e78 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b086      	sub	sp, #24
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d103      	bne.n	8009e96 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009e8e:	f06f 0303 	mvn.w	r3, #3
 8009e92:	617b      	str	r3, [r7, #20]
 8009e94:	e02c      	b.n	8009ef0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e96:	f3ef 8305 	mrs	r3, IPSR
 8009e9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d01a      	beq.n	8009ed8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009ea6:	f107 0308 	add.w	r3, r7, #8
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6938      	ldr	r0, [r7, #16]
 8009eae:	f000 fcc4 	bl	800a83a <xQueueGiveFromISR>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d003      	beq.n	8009ec0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009eb8:	f06f 0302 	mvn.w	r3, #2
 8009ebc:	617b      	str	r3, [r7, #20]
 8009ebe:	e017      	b.n	8009ef0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d014      	beq.n	8009ef0 <osSemaphoreRelease+0x78>
 8009ec6:	4b0d      	ldr	r3, [pc, #52]	; (8009efc <osSemaphoreRelease+0x84>)
 8009ec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ecc:	601a      	str	r2, [r3, #0]
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	f3bf 8f6f 	isb	sy
 8009ed6:	e00b      	b.n	8009ef0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009ed8:	2300      	movs	r3, #0
 8009eda:	2200      	movs	r2, #0
 8009edc:	2100      	movs	r1, #0
 8009ede:	6938      	ldr	r0, [r7, #16]
 8009ee0:	f000 fb12 	bl	800a508 <xQueueGenericSend>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d002      	beq.n	8009ef0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009eea:	f06f 0302 	mvn.w	r3, #2
 8009eee:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009ef0:	697b      	ldr	r3, [r7, #20]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3718      	adds	r7, #24
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	bf00      	nop
 8009efc:	e000ed04 	.word	0xe000ed04

08009f00 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b08a      	sub	sp, #40	; 0x28
 8009f04:	af02      	add	r7, sp, #8
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f10:	f3ef 8305 	mrs	r3, IPSR
 8009f14:	613b      	str	r3, [r7, #16]
  return(result);
 8009f16:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d15f      	bne.n	8009fdc <osMessageQueueNew+0xdc>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d05c      	beq.n	8009fdc <osMessageQueueNew+0xdc>
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d059      	beq.n	8009fdc <osMessageQueueNew+0xdc>
    mem = -1;
 8009f28:	f04f 33ff 	mov.w	r3, #4294967295
 8009f2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d029      	beq.n	8009f88 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d012      	beq.n	8009f62 <osMessageQueueNew+0x62>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	2b4f      	cmp	r3, #79	; 0x4f
 8009f42:	d90e      	bls.n	8009f62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00a      	beq.n	8009f62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	695a      	ldr	r2, [r3, #20]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	68b9      	ldr	r1, [r7, #8]
 8009f54:	fb01 f303 	mul.w	r3, r1, r3
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d302      	bcc.n	8009f62 <osMessageQueueNew+0x62>
        mem = 1;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	61bb      	str	r3, [r7, #24]
 8009f60:	e014      	b.n	8009f8c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d110      	bne.n	8009f8c <osMessageQueueNew+0x8c>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d10c      	bne.n	8009f8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d108      	bne.n	8009f8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d104      	bne.n	8009f8c <osMessageQueueNew+0x8c>
          mem = 0;
 8009f82:	2300      	movs	r3, #0
 8009f84:	61bb      	str	r3, [r7, #24]
 8009f86:	e001      	b.n	8009f8c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d10b      	bne.n	8009faa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	691a      	ldr	r2, [r3, #16]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	2100      	movs	r1, #0
 8009f9c:	9100      	str	r1, [sp, #0]
 8009f9e:	68b9      	ldr	r1, [r7, #8]
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 f971 	bl	800a288 <xQueueGenericCreateStatic>
 8009fa6:	61f8      	str	r0, [r7, #28]
 8009fa8:	e008      	b.n	8009fbc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d105      	bne.n	8009fbc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	68b9      	ldr	r1, [r7, #8]
 8009fb4:	68f8      	ldr	r0, [r7, #12]
 8009fb6:	f000 f9df 	bl	800a378 <xQueueGenericCreate>
 8009fba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009fbc:	69fb      	ldr	r3, [r7, #28]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d00c      	beq.n	8009fdc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d003      	beq.n	8009fd0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	617b      	str	r3, [r7, #20]
 8009fce:	e001      	b.n	8009fd4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009fd4:	6979      	ldr	r1, [r7, #20]
 8009fd6:	69f8      	ldr	r0, [r7, #28]
 8009fd8:	f001 f874 	bl	800b0c4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009fdc:	69fb      	ldr	r3, [r7, #28]
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3720      	adds	r7, #32
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
	...

08009fe8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4a07      	ldr	r2, [pc, #28]	; (800a014 <vApplicationGetIdleTaskMemory+0x2c>)
 8009ff8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	4a06      	ldr	r2, [pc, #24]	; (800a018 <vApplicationGetIdleTaskMemory+0x30>)
 8009ffe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2280      	movs	r2, #128	; 0x80
 800a004:	601a      	str	r2, [r3, #0]
}
 800a006:	bf00      	nop
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	200001a0 	.word	0x200001a0
 800a018:	2000025c 	.word	0x2000025c

0800a01c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a01c:	b480      	push	{r7}
 800a01e:	b085      	sub	sp, #20
 800a020:	af00      	add	r7, sp, #0
 800a022:	60f8      	str	r0, [r7, #12]
 800a024:	60b9      	str	r1, [r7, #8]
 800a026:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	4a07      	ldr	r2, [pc, #28]	; (800a048 <vApplicationGetTimerTaskMemory+0x2c>)
 800a02c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	4a06      	ldr	r2, [pc, #24]	; (800a04c <vApplicationGetTimerTaskMemory+0x30>)
 800a032:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a03a:	601a      	str	r2, [r3, #0]
}
 800a03c:	bf00      	nop
 800a03e:	3714      	adds	r7, #20
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr
 800a048:	2000045c 	.word	0x2000045c
 800a04c:	20000518 	.word	0x20000518

0800a050 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f103 0208 	add.w	r2, r3, #8
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f04f 32ff 	mov.w	r2, #4294967295
 800a068:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f103 0208 	add.w	r2, r3, #8
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f103 0208 	add.w	r2, r3, #8
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a084:	bf00      	nop
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a09e:	bf00      	nop
 800a0a0:	370c      	adds	r7, #12
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr

0800a0aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0aa:	b480      	push	{r7}
 800a0ac:	b085      	sub	sp, #20
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	689a      	ldr	r2, [r3, #8]
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	683a      	ldr	r2, [r7, #0]
 800a0ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	1c5a      	adds	r2, r3, #1
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	601a      	str	r2, [r3, #0]
}
 800a0e6:	bf00      	nop
 800a0e8:	3714      	adds	r7, #20
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0f2:	b480      	push	{r7}
 800a0f4:	b085      	sub	sp, #20
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
 800a0fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a108:	d103      	bne.n	800a112 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	691b      	ldr	r3, [r3, #16]
 800a10e:	60fb      	str	r3, [r7, #12]
 800a110:	e00c      	b.n	800a12c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	3308      	adds	r3, #8
 800a116:	60fb      	str	r3, [r7, #12]
 800a118:	e002      	b.n	800a120 <vListInsert+0x2e>
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	60fb      	str	r3, [r7, #12]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68ba      	ldr	r2, [r7, #8]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d2f6      	bcs.n	800a11a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	683a      	ldr	r2, [r7, #0]
 800a13a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	68fa      	ldr	r2, [r7, #12]
 800a140:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	1c5a      	adds	r2, r3, #1
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	601a      	str	r2, [r3, #0]
}
 800a158:	bf00      	nop
 800a15a:	3714      	adds	r7, #20
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	6892      	ldr	r2, [r2, #8]
 800a17a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	6852      	ldr	r2, [r2, #4]
 800a184:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d103      	bne.n	800a198 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	689a      	ldr	r2, [r3, #8]
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	1e5a      	subs	r2, r3, #1
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3714      	adds	r7, #20
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d10a      	bne.n	800a1e2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d0:	f383 8811 	msr	BASEPRI, r3
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a1de:	bf00      	nop
 800a1e0:	e7fe      	b.n	800a1e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a1e2:	f002 fd4f 	bl	800cc84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1ee:	68f9      	ldr	r1, [r7, #12]
 800a1f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a1f2:	fb01 f303 	mul.w	r3, r1, r3
 800a1f6:	441a      	add	r2, r3
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a212:	3b01      	subs	r3, #1
 800a214:	68f9      	ldr	r1, [r7, #12]
 800a216:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a218:	fb01 f303 	mul.w	r3, r1, r3
 800a21c:	441a      	add	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	22ff      	movs	r2, #255	; 0xff
 800a226:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	22ff      	movs	r2, #255	; 0xff
 800a22e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d114      	bne.n	800a262 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	691b      	ldr	r3, [r3, #16]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d01a      	beq.n	800a276 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3310      	adds	r3, #16
 800a244:	4618      	mov	r0, r3
 800a246:	f001 fc4b 	bl	800bae0 <xTaskRemoveFromEventList>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d012      	beq.n	800a276 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a250:	4b0c      	ldr	r3, [pc, #48]	; (800a284 <xQueueGenericReset+0xcc>)
 800a252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a256:	601a      	str	r2, [r3, #0]
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	f3bf 8f6f 	isb	sy
 800a260:	e009      	b.n	800a276 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	3310      	adds	r3, #16
 800a266:	4618      	mov	r0, r3
 800a268:	f7ff fef2 	bl	800a050 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	3324      	adds	r3, #36	; 0x24
 800a270:	4618      	mov	r0, r3
 800a272:	f7ff feed 	bl	800a050 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a276:	f002 fd35 	bl	800cce4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a27a:	2301      	movs	r3, #1
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}
 800a284:	e000ed04 	.word	0xe000ed04

0800a288 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b08e      	sub	sp, #56	; 0x38
 800a28c:	af02      	add	r7, sp, #8
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	607a      	str	r2, [r7, #4]
 800a294:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10a      	bne.n	800a2b2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a2ae:	bf00      	nop
 800a2b0:	e7fe      	b.n	800a2b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d10a      	bne.n	800a2ce <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2bc:	f383 8811 	msr	BASEPRI, r3
 800a2c0:	f3bf 8f6f 	isb	sy
 800a2c4:	f3bf 8f4f 	dsb	sy
 800a2c8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a2ca:	bf00      	nop
 800a2cc:	e7fe      	b.n	800a2cc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d002      	beq.n	800a2da <xQueueGenericCreateStatic+0x52>
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d001      	beq.n	800a2de <xQueueGenericCreateStatic+0x56>
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e000      	b.n	800a2e0 <xQueueGenericCreateStatic+0x58>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d10a      	bne.n	800a2fa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a2e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e8:	f383 8811 	msr	BASEPRI, r3
 800a2ec:	f3bf 8f6f 	isb	sy
 800a2f0:	f3bf 8f4f 	dsb	sy
 800a2f4:	623b      	str	r3, [r7, #32]
}
 800a2f6:	bf00      	nop
 800a2f8:	e7fe      	b.n	800a2f8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d102      	bne.n	800a306 <xQueueGenericCreateStatic+0x7e>
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <xQueueGenericCreateStatic+0x82>
 800a306:	2301      	movs	r3, #1
 800a308:	e000      	b.n	800a30c <xQueueGenericCreateStatic+0x84>
 800a30a:	2300      	movs	r3, #0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10a      	bne.n	800a326 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a314:	f383 8811 	msr	BASEPRI, r3
 800a318:	f3bf 8f6f 	isb	sy
 800a31c:	f3bf 8f4f 	dsb	sy
 800a320:	61fb      	str	r3, [r7, #28]
}
 800a322:	bf00      	nop
 800a324:	e7fe      	b.n	800a324 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a326:	2350      	movs	r3, #80	; 0x50
 800a328:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	2b50      	cmp	r3, #80	; 0x50
 800a32e:	d00a      	beq.n	800a346 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a330:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a334:	f383 8811 	msr	BASEPRI, r3
 800a338:	f3bf 8f6f 	isb	sy
 800a33c:	f3bf 8f4f 	dsb	sy
 800a340:	61bb      	str	r3, [r7, #24]
}
 800a342:	bf00      	nop
 800a344:	e7fe      	b.n	800a344 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a346:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a34c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00d      	beq.n	800a36e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a354:	2201      	movs	r2, #1
 800a356:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a35a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a35e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a360:	9300      	str	r3, [sp, #0]
 800a362:	4613      	mov	r3, r2
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	68b9      	ldr	r1, [r7, #8]
 800a368:	68f8      	ldr	r0, [r7, #12]
 800a36a:	f000 f83f 	bl	800a3ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a36e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a370:	4618      	mov	r0, r3
 800a372:	3730      	adds	r7, #48	; 0x30
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b08a      	sub	sp, #40	; 0x28
 800a37c:	af02      	add	r7, sp, #8
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	4613      	mov	r3, r2
 800a384:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d10a      	bne.n	800a3a2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	613b      	str	r3, [r7, #16]
}
 800a39e:	bf00      	nop
 800a3a0:	e7fe      	b.n	800a3a0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	68ba      	ldr	r2, [r7, #8]
 800a3a6:	fb02 f303 	mul.w	r3, r2, r3
 800a3aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a3ac:	69fb      	ldr	r3, [r7, #28]
 800a3ae:	3350      	adds	r3, #80	; 0x50
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f002 fd89 	bl	800cec8 <pvPortMalloc>
 800a3b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d011      	beq.n	800a3e2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	3350      	adds	r3, #80	; 0x50
 800a3c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a3c8:	69bb      	ldr	r3, [r7, #24]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a3d0:	79fa      	ldrb	r2, [r7, #7]
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	9300      	str	r3, [sp, #0]
 800a3d6:	4613      	mov	r3, r2
 800a3d8:	697a      	ldr	r2, [r7, #20]
 800a3da:	68b9      	ldr	r1, [r7, #8]
 800a3dc:	68f8      	ldr	r0, [r7, #12]
 800a3de:	f000 f805 	bl	800a3ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a3e2:	69bb      	ldr	r3, [r7, #24]
	}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3720      	adds	r7, #32
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	607a      	str	r2, [r7, #4]
 800a3f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d103      	bne.n	800a408 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	69ba      	ldr	r2, [r7, #24]
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	e002      	b.n	800a40e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	687a      	ldr	r2, [r7, #4]
 800a40c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a414:	69bb      	ldr	r3, [r7, #24]
 800a416:	68ba      	ldr	r2, [r7, #8]
 800a418:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a41a:	2101      	movs	r1, #1
 800a41c:	69b8      	ldr	r0, [r7, #24]
 800a41e:	f7ff fecb 	bl	800a1b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	78fa      	ldrb	r2, [r7, #3]
 800a426:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a42a:	bf00      	nop
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a432:	b580      	push	{r7, lr}
 800a434:	b08a      	sub	sp, #40	; 0x28
 800a436:	af02      	add	r7, sp, #8
 800a438:	60f8      	str	r0, [r7, #12]
 800a43a:	60b9      	str	r1, [r7, #8]
 800a43c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10a      	bne.n	800a45a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a448:	f383 8811 	msr	BASEPRI, r3
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	61bb      	str	r3, [r7, #24]
}
 800a456:	bf00      	nop
 800a458:	e7fe      	b.n	800a458 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a45a:	68ba      	ldr	r2, [r7, #8]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d90a      	bls.n	800a478 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a466:	f383 8811 	msr	BASEPRI, r3
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	617b      	str	r3, [r7, #20]
}
 800a474:	bf00      	nop
 800a476:	e7fe      	b.n	800a476 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a478:	2302      	movs	r3, #2
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	2100      	movs	r1, #0
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f7ff ff00 	bl	800a288 <xQueueGenericCreateStatic>
 800a488:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a48a:	69fb      	ldr	r3, [r7, #28]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d002      	beq.n	800a496 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a490:	69fb      	ldr	r3, [r7, #28]
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a496:	69fb      	ldr	r3, [r7, #28]
	}
 800a498:	4618      	mov	r0, r3
 800a49a:	3720      	adds	r7, #32
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10a      	bne.n	800a4c6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	613b      	str	r3, [r7, #16]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d90a      	bls.n	800a4e4 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d2:	f383 8811 	msr	BASEPRI, r3
 800a4d6:	f3bf 8f6f 	isb	sy
 800a4da:	f3bf 8f4f 	dsb	sy
 800a4de:	60fb      	str	r3, [r7, #12]
}
 800a4e0:	bf00      	nop
 800a4e2:	e7fe      	b.n	800a4e2 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f7ff ff45 	bl	800a378 <xQueueGenericCreate>
 800a4ee:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d002      	beq.n	800a4fc <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a4fc:	697b      	ldr	r3, [r7, #20]
	}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3718      	adds	r7, #24
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
	...

0800a508 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b08e      	sub	sp, #56	; 0x38
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	60b9      	str	r1, [r7, #8]
 800a512:	607a      	str	r2, [r7, #4]
 800a514:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a516:	2300      	movs	r3, #0
 800a518:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a520:	2b00      	cmp	r3, #0
 800a522:	d10a      	bne.n	800a53a <xQueueGenericSend+0x32>
	__asm volatile
 800a524:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a528:	f383 8811 	msr	BASEPRI, r3
 800a52c:	f3bf 8f6f 	isb	sy
 800a530:	f3bf 8f4f 	dsb	sy
 800a534:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a536:	bf00      	nop
 800a538:	e7fe      	b.n	800a538 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d103      	bne.n	800a548 <xQueueGenericSend+0x40>
 800a540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a544:	2b00      	cmp	r3, #0
 800a546:	d101      	bne.n	800a54c <xQueueGenericSend+0x44>
 800a548:	2301      	movs	r3, #1
 800a54a:	e000      	b.n	800a54e <xQueueGenericSend+0x46>
 800a54c:	2300      	movs	r3, #0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d10a      	bne.n	800a568 <xQueueGenericSend+0x60>
	__asm volatile
 800a552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a556:	f383 8811 	msr	BASEPRI, r3
 800a55a:	f3bf 8f6f 	isb	sy
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a564:	bf00      	nop
 800a566:	e7fe      	b.n	800a566 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d103      	bne.n	800a576 <xQueueGenericSend+0x6e>
 800a56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a572:	2b01      	cmp	r3, #1
 800a574:	d101      	bne.n	800a57a <xQueueGenericSend+0x72>
 800a576:	2301      	movs	r3, #1
 800a578:	e000      	b.n	800a57c <xQueueGenericSend+0x74>
 800a57a:	2300      	movs	r3, #0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d10a      	bne.n	800a596 <xQueueGenericSend+0x8e>
	__asm volatile
 800a580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a584:	f383 8811 	msr	BASEPRI, r3
 800a588:	f3bf 8f6f 	isb	sy
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	623b      	str	r3, [r7, #32]
}
 800a592:	bf00      	nop
 800a594:	e7fe      	b.n	800a594 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a596:	f001 fc65 	bl	800be64 <xTaskGetSchedulerState>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d102      	bne.n	800a5a6 <xQueueGenericSend+0x9e>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <xQueueGenericSend+0xa2>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e000      	b.n	800a5ac <xQueueGenericSend+0xa4>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d10a      	bne.n	800a5c6 <xQueueGenericSend+0xbe>
	__asm volatile
 800a5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b4:	f383 8811 	msr	BASEPRI, r3
 800a5b8:	f3bf 8f6f 	isb	sy
 800a5bc:	f3bf 8f4f 	dsb	sy
 800a5c0:	61fb      	str	r3, [r7, #28]
}
 800a5c2:	bf00      	nop
 800a5c4:	e7fe      	b.n	800a5c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5c6:	f002 fb5d 	bl	800cc84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d302      	bcc.n	800a5dc <xQueueGenericSend+0xd4>
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d129      	bne.n	800a630 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5dc:	683a      	ldr	r2, [r7, #0]
 800a5de:	68b9      	ldr	r1, [r7, #8]
 800a5e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5e2:	f000 fc5e 	bl	800aea2 <prvCopyDataToQueue>
 800a5e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d010      	beq.n	800a612 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f2:	3324      	adds	r3, #36	; 0x24
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f001 fa73 	bl	800bae0 <xTaskRemoveFromEventList>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d013      	beq.n	800a628 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a600:	4b3f      	ldr	r3, [pc, #252]	; (800a700 <xQueueGenericSend+0x1f8>)
 800a602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a606:	601a      	str	r2, [r3, #0]
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	e00a      	b.n	800a628 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a614:	2b00      	cmp	r3, #0
 800a616:	d007      	beq.n	800a628 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a618:	4b39      	ldr	r3, [pc, #228]	; (800a700 <xQueueGenericSend+0x1f8>)
 800a61a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a61e:	601a      	str	r2, [r3, #0]
 800a620:	f3bf 8f4f 	dsb	sy
 800a624:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a628:	f002 fb5c 	bl	800cce4 <vPortExitCritical>
				return pdPASS;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e063      	b.n	800a6f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d103      	bne.n	800a63e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a636:	f002 fb55 	bl	800cce4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a63a:	2300      	movs	r3, #0
 800a63c:	e05c      	b.n	800a6f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a63e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a640:	2b00      	cmp	r3, #0
 800a642:	d106      	bne.n	800a652 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a644:	f107 0314 	add.w	r3, r7, #20
 800a648:	4618      	mov	r0, r3
 800a64a:	f001 faad 	bl	800bba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a64e:	2301      	movs	r3, #1
 800a650:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a652:	f002 fb47 	bl	800cce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a656:	f001 f819 	bl	800b68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a65a:	f002 fb13 	bl	800cc84 <vPortEnterCritical>
 800a65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a660:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a664:	b25b      	sxtb	r3, r3
 800a666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66a:	d103      	bne.n	800a674 <xQueueGenericSend+0x16c>
 800a66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a66e:	2200      	movs	r2, #0
 800a670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a676:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a67a:	b25b      	sxtb	r3, r3
 800a67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a680:	d103      	bne.n	800a68a <xQueueGenericSend+0x182>
 800a682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a684:	2200      	movs	r2, #0
 800a686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a68a:	f002 fb2b 	bl	800cce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a68e:	1d3a      	adds	r2, r7, #4
 800a690:	f107 0314 	add.w	r3, r7, #20
 800a694:	4611      	mov	r1, r2
 800a696:	4618      	mov	r0, r3
 800a698:	f001 fa9c 	bl	800bbd4 <xTaskCheckForTimeOut>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d124      	bne.n	800a6ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a6a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6a4:	f000 fcf5 	bl	800b092 <prvIsQueueFull>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d018      	beq.n	800a6e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b0:	3310      	adds	r3, #16
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	4611      	mov	r1, r2
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f001 f9c2 	bl	800ba40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a6bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6be:	f000 fc80 	bl	800afc2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a6c2:	f000 fff1 	bl	800b6a8 <xTaskResumeAll>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f47f af7c 	bne.w	800a5c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a6ce:	4b0c      	ldr	r3, [pc, #48]	; (800a700 <xQueueGenericSend+0x1f8>)
 800a6d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6d4:	601a      	str	r2, [r3, #0]
 800a6d6:	f3bf 8f4f 	dsb	sy
 800a6da:	f3bf 8f6f 	isb	sy
 800a6de:	e772      	b.n	800a5c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a6e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6e2:	f000 fc6e 	bl	800afc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6e6:	f000 ffdf 	bl	800b6a8 <xTaskResumeAll>
 800a6ea:	e76c      	b.n	800a5c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a6ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6ee:	f000 fc68 	bl	800afc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a6f2:	f000 ffd9 	bl	800b6a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a6f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3738      	adds	r7, #56	; 0x38
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	e000ed04 	.word	0xe000ed04

0800a704 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b090      	sub	sp, #64	; 0x40
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d10a      	bne.n	800a732 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a720:	f383 8811 	msr	BASEPRI, r3
 800a724:	f3bf 8f6f 	isb	sy
 800a728:	f3bf 8f4f 	dsb	sy
 800a72c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a72e:	bf00      	nop
 800a730:	e7fe      	b.n	800a730 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d103      	bne.n	800a740 <xQueueGenericSendFromISR+0x3c>
 800a738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d101      	bne.n	800a744 <xQueueGenericSendFromISR+0x40>
 800a740:	2301      	movs	r3, #1
 800a742:	e000      	b.n	800a746 <xQueueGenericSendFromISR+0x42>
 800a744:	2300      	movs	r3, #0
 800a746:	2b00      	cmp	r3, #0
 800a748:	d10a      	bne.n	800a760 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a74e:	f383 8811 	msr	BASEPRI, r3
 800a752:	f3bf 8f6f 	isb	sy
 800a756:	f3bf 8f4f 	dsb	sy
 800a75a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a75c:	bf00      	nop
 800a75e:	e7fe      	b.n	800a75e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	2b02      	cmp	r3, #2
 800a764:	d103      	bne.n	800a76e <xQueueGenericSendFromISR+0x6a>
 800a766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d101      	bne.n	800a772 <xQueueGenericSendFromISR+0x6e>
 800a76e:	2301      	movs	r3, #1
 800a770:	e000      	b.n	800a774 <xQueueGenericSendFromISR+0x70>
 800a772:	2300      	movs	r3, #0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d10a      	bne.n	800a78e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77c:	f383 8811 	msr	BASEPRI, r3
 800a780:	f3bf 8f6f 	isb	sy
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	623b      	str	r3, [r7, #32]
}
 800a78a:	bf00      	nop
 800a78c:	e7fe      	b.n	800a78c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a78e:	f002 fb5b 	bl	800ce48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a792:	f3ef 8211 	mrs	r2, BASEPRI
 800a796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a79a:	f383 8811 	msr	BASEPRI, r3
 800a79e:	f3bf 8f6f 	isb	sy
 800a7a2:	f3bf 8f4f 	dsb	sy
 800a7a6:	61fa      	str	r2, [r7, #28]
 800a7a8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a7aa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7ac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d302      	bcc.n	800a7c0 <xQueueGenericSendFromISR+0xbc>
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d12f      	bne.n	800a820 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7d0:	683a      	ldr	r2, [r7, #0]
 800a7d2:	68b9      	ldr	r1, [r7, #8]
 800a7d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a7d6:	f000 fb64 	bl	800aea2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a7da:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e2:	d112      	bne.n	800a80a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d016      	beq.n	800a81a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7ee:	3324      	adds	r3, #36	; 0x24
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f001 f975 	bl	800bae0 <xTaskRemoveFromEventList>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d00e      	beq.n	800a81a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00b      	beq.n	800a81a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2201      	movs	r2, #1
 800a806:	601a      	str	r2, [r3, #0]
 800a808:	e007      	b.n	800a81a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a80a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a80e:	3301      	adds	r3, #1
 800a810:	b2db      	uxtb	r3, r3
 800a812:	b25a      	sxtb	r2, r3
 800a814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a81a:	2301      	movs	r3, #1
 800a81c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a81e:	e001      	b.n	800a824 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a820:	2300      	movs	r3, #0
 800a822:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a826:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a82e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a832:	4618      	mov	r0, r3
 800a834:	3740      	adds	r7, #64	; 0x40
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b08e      	sub	sp, #56	; 0x38
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10a      	bne.n	800a864 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a852:	f383 8811 	msr	BASEPRI, r3
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	f3bf 8f4f 	dsb	sy
 800a85e:	623b      	str	r3, [r7, #32]
}
 800a860:	bf00      	nop
 800a862:	e7fe      	b.n	800a862 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d00a      	beq.n	800a882 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a86c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	61fb      	str	r3, [r7, #28]
}
 800a87e:	bf00      	nop
 800a880:	e7fe      	b.n	800a880 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d103      	bne.n	800a892 <xQueueGiveFromISR+0x58>
 800a88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d101      	bne.n	800a896 <xQueueGiveFromISR+0x5c>
 800a892:	2301      	movs	r3, #1
 800a894:	e000      	b.n	800a898 <xQueueGiveFromISR+0x5e>
 800a896:	2300      	movs	r3, #0
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d10a      	bne.n	800a8b2 <xQueueGiveFromISR+0x78>
	__asm volatile
 800a89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a0:	f383 8811 	msr	BASEPRI, r3
 800a8a4:	f3bf 8f6f 	isb	sy
 800a8a8:	f3bf 8f4f 	dsb	sy
 800a8ac:	61bb      	str	r3, [r7, #24]
}
 800a8ae:	bf00      	nop
 800a8b0:	e7fe      	b.n	800a8b0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8b2:	f002 fac9 	bl	800ce48 <vPortValidateInterruptPriority>
	__asm volatile
 800a8b6:	f3ef 8211 	mrs	r2, BASEPRI
 800a8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8be:	f383 8811 	msr	BASEPRI, r3
 800a8c2:	f3bf 8f6f 	isb	sy
 800a8c6:	f3bf 8f4f 	dsb	sy
 800a8ca:	617a      	str	r2, [r7, #20]
 800a8cc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a8ce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a8d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d22b      	bcs.n	800a93a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ee:	1c5a      	adds	r2, r3, #1
 800a8f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a8f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8fc:	d112      	bne.n	800a924 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a902:	2b00      	cmp	r3, #0
 800a904:	d016      	beq.n	800a934 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	3324      	adds	r3, #36	; 0x24
 800a90a:	4618      	mov	r0, r3
 800a90c:	f001 f8e8 	bl	800bae0 <xTaskRemoveFromEventList>
 800a910:	4603      	mov	r3, r0
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00e      	beq.n	800a934 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00b      	beq.n	800a934 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	2201      	movs	r2, #1
 800a920:	601a      	str	r2, [r3, #0]
 800a922:	e007      	b.n	800a934 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a924:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a928:	3301      	adds	r3, #1
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	b25a      	sxtb	r2, r3
 800a92e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a934:	2301      	movs	r3, #1
 800a936:	637b      	str	r3, [r7, #52]	; 0x34
 800a938:	e001      	b.n	800a93e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a93a:	2300      	movs	r3, #0
 800a93c:	637b      	str	r3, [r7, #52]	; 0x34
 800a93e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a940:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f383 8811 	msr	BASEPRI, r3
}
 800a948:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a94a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3738      	adds	r7, #56	; 0x38
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b08c      	sub	sp, #48	; 0x30
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a960:	2300      	movs	r3, #0
 800a962:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d10a      	bne.n	800a984 <xQueueReceive+0x30>
	__asm volatile
 800a96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a972:	f383 8811 	msr	BASEPRI, r3
 800a976:	f3bf 8f6f 	isb	sy
 800a97a:	f3bf 8f4f 	dsb	sy
 800a97e:	623b      	str	r3, [r7, #32]
}
 800a980:	bf00      	nop
 800a982:	e7fe      	b.n	800a982 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d103      	bne.n	800a992 <xQueueReceive+0x3e>
 800a98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d101      	bne.n	800a996 <xQueueReceive+0x42>
 800a992:	2301      	movs	r3, #1
 800a994:	e000      	b.n	800a998 <xQueueReceive+0x44>
 800a996:	2300      	movs	r3, #0
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10a      	bne.n	800a9b2 <xQueueReceive+0x5e>
	__asm volatile
 800a99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a0:	f383 8811 	msr	BASEPRI, r3
 800a9a4:	f3bf 8f6f 	isb	sy
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	61fb      	str	r3, [r7, #28]
}
 800a9ae:	bf00      	nop
 800a9b0:	e7fe      	b.n	800a9b0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9b2:	f001 fa57 	bl	800be64 <xTaskGetSchedulerState>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d102      	bne.n	800a9c2 <xQueueReceive+0x6e>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d101      	bne.n	800a9c6 <xQueueReceive+0x72>
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e000      	b.n	800a9c8 <xQueueReceive+0x74>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10a      	bne.n	800a9e2 <xQueueReceive+0x8e>
	__asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d0:	f383 8811 	msr	BASEPRI, r3
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	61bb      	str	r3, [r7, #24]
}
 800a9de:	bf00      	nop
 800a9e0:	e7fe      	b.n	800a9e0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9e2:	f002 f94f 	bl	800cc84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d01f      	beq.n	800aa32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a9f2:	68b9      	ldr	r1, [r7, #8]
 800a9f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9f6:	f000 fabe 	bl	800af76 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fc:	1e5a      	subs	r2, r3, #1
 800a9fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa04:	691b      	ldr	r3, [r3, #16]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00f      	beq.n	800aa2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa0c:	3310      	adds	r3, #16
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f001 f866 	bl	800bae0 <xTaskRemoveFromEventList>
 800aa14:	4603      	mov	r3, r0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d007      	beq.n	800aa2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa1a:	4b3d      	ldr	r3, [pc, #244]	; (800ab10 <xQueueReceive+0x1bc>)
 800aa1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa20:	601a      	str	r2, [r3, #0]
 800aa22:	f3bf 8f4f 	dsb	sy
 800aa26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa2a:	f002 f95b 	bl	800cce4 <vPortExitCritical>
				return pdPASS;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e069      	b.n	800ab06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d103      	bne.n	800aa40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa38:	f002 f954 	bl	800cce4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	e062      	b.n	800ab06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d106      	bne.n	800aa54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa46:	f107 0310 	add.w	r3, r7, #16
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f001 f8ac 	bl	800bba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa50:	2301      	movs	r3, #1
 800aa52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa54:	f002 f946 	bl	800cce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa58:	f000 fe18 	bl	800b68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa5c:	f002 f912 	bl	800cc84 <vPortEnterCritical>
 800aa60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa66:	b25b      	sxtb	r3, r3
 800aa68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6c:	d103      	bne.n	800aa76 <xQueueReceive+0x122>
 800aa6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa70:	2200      	movs	r2, #0
 800aa72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa7c:	b25b      	sxtb	r3, r3
 800aa7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa82:	d103      	bne.n	800aa8c <xQueueReceive+0x138>
 800aa84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa8c:	f002 f92a 	bl	800cce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa90:	1d3a      	adds	r2, r7, #4
 800aa92:	f107 0310 	add.w	r3, r7, #16
 800aa96:	4611      	mov	r1, r2
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f001 f89b 	bl	800bbd4 <xTaskCheckForTimeOut>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d123      	bne.n	800aaec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaa6:	f000 fade 	bl	800b066 <prvIsQueueEmpty>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d017      	beq.n	800aae0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab2:	3324      	adds	r3, #36	; 0x24
 800aab4:	687a      	ldr	r2, [r7, #4]
 800aab6:	4611      	mov	r1, r2
 800aab8:	4618      	mov	r0, r3
 800aaba:	f000 ffc1 	bl	800ba40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aabe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aac0:	f000 fa7f 	bl	800afc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aac4:	f000 fdf0 	bl	800b6a8 <xTaskResumeAll>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d189      	bne.n	800a9e2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800aace:	4b10      	ldr	r3, [pc, #64]	; (800ab10 <xQueueReceive+0x1bc>)
 800aad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aad4:	601a      	str	r2, [r3, #0]
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	f3bf 8f6f 	isb	sy
 800aade:	e780      	b.n	800a9e2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aae2:	f000 fa6e 	bl	800afc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aae6:	f000 fddf 	bl	800b6a8 <xTaskResumeAll>
 800aaea:	e77a      	b.n	800a9e2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aaec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaee:	f000 fa68 	bl	800afc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aaf2:	f000 fdd9 	bl	800b6a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaf8:	f000 fab5 	bl	800b066 <prvIsQueueEmpty>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f43f af6f 	beq.w	800a9e2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3730      	adds	r7, #48	; 0x30
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	e000ed04 	.word	0xe000ed04

0800ab14 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b08e      	sub	sp, #56	; 0x38
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ab26:	2300      	movs	r3, #0
 800ab28:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ab2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10a      	bne.n	800ab46 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ab30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab34:	f383 8811 	msr	BASEPRI, r3
 800ab38:	f3bf 8f6f 	isb	sy
 800ab3c:	f3bf 8f4f 	dsb	sy
 800ab40:	623b      	str	r3, [r7, #32]
}
 800ab42:	bf00      	nop
 800ab44:	e7fe      	b.n	800ab44 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ab46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00a      	beq.n	800ab64 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ab4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab52:	f383 8811 	msr	BASEPRI, r3
 800ab56:	f3bf 8f6f 	isb	sy
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	61fb      	str	r3, [r7, #28]
}
 800ab60:	bf00      	nop
 800ab62:	e7fe      	b.n	800ab62 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab64:	f001 f97e 	bl	800be64 <xTaskGetSchedulerState>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d102      	bne.n	800ab74 <xQueueSemaphoreTake+0x60>
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d101      	bne.n	800ab78 <xQueueSemaphoreTake+0x64>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e000      	b.n	800ab7a <xQueueSemaphoreTake+0x66>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d10a      	bne.n	800ab94 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ab7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab82:	f383 8811 	msr	BASEPRI, r3
 800ab86:	f3bf 8f6f 	isb	sy
 800ab8a:	f3bf 8f4f 	dsb	sy
 800ab8e:	61bb      	str	r3, [r7, #24]
}
 800ab90:	bf00      	nop
 800ab92:	e7fe      	b.n	800ab92 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab94:	f002 f876 	bl	800cc84 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ab98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab9c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ab9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d024      	beq.n	800abee <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800aba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aba6:	1e5a      	subs	r2, r3, #1
 800aba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abaa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800abac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d104      	bne.n	800abbe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800abb4:	f001 facc 	bl	800c150 <pvTaskIncrementMutexHeldCount>
 800abb8:	4602      	mov	r2, r0
 800abba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abbc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d00f      	beq.n	800abe6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc8:	3310      	adds	r3, #16
 800abca:	4618      	mov	r0, r3
 800abcc:	f000 ff88 	bl	800bae0 <xTaskRemoveFromEventList>
 800abd0:	4603      	mov	r3, r0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d007      	beq.n	800abe6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800abd6:	4b54      	ldr	r3, [pc, #336]	; (800ad28 <xQueueSemaphoreTake+0x214>)
 800abd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abdc:	601a      	str	r2, [r3, #0]
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800abe6:	f002 f87d 	bl	800cce4 <vPortExitCritical>
				return pdPASS;
 800abea:	2301      	movs	r3, #1
 800abec:	e097      	b.n	800ad1e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d111      	bne.n	800ac18 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d00a      	beq.n	800ac10 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800abfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	617b      	str	r3, [r7, #20]
}
 800ac0c:	bf00      	nop
 800ac0e:	e7fe      	b.n	800ac0e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ac10:	f002 f868 	bl	800cce4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ac14:	2300      	movs	r3, #0
 800ac16:	e082      	b.n	800ad1e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d106      	bne.n	800ac2c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac1e:	f107 030c 	add.w	r3, r7, #12
 800ac22:	4618      	mov	r0, r3
 800ac24:	f000 ffc0 	bl	800bba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac2c:	f002 f85a 	bl	800cce4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ac30:	f000 fd2c 	bl	800b68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ac34:	f002 f826 	bl	800cc84 <vPortEnterCritical>
 800ac38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac3e:	b25b      	sxtb	r3, r3
 800ac40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac44:	d103      	bne.n	800ac4e <xQueueSemaphoreTake+0x13a>
 800ac46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac54:	b25b      	sxtb	r3, r3
 800ac56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac5a:	d103      	bne.n	800ac64 <xQueueSemaphoreTake+0x150>
 800ac5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac64:	f002 f83e 	bl	800cce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac68:	463a      	mov	r2, r7
 800ac6a:	f107 030c 	add.w	r3, r7, #12
 800ac6e:	4611      	mov	r1, r2
 800ac70:	4618      	mov	r0, r3
 800ac72:	f000 ffaf 	bl	800bbd4 <xTaskCheckForTimeOut>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d132      	bne.n	800ace2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac7e:	f000 f9f2 	bl	800b066 <prvIsQueueEmpty>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d026      	beq.n	800acd6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d109      	bne.n	800aca4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800ac90:	f001 fff8 	bl	800cc84 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f001 f901 	bl	800bea0 <xTaskPriorityInherit>
 800ac9e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aca0:	f002 f820 	bl	800cce4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca6:	3324      	adds	r3, #36	; 0x24
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	4611      	mov	r1, r2
 800acac:	4618      	mov	r0, r3
 800acae:	f000 fec7 	bl	800ba40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800acb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800acb4:	f000 f985 	bl	800afc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800acb8:	f000 fcf6 	bl	800b6a8 <xTaskResumeAll>
 800acbc:	4603      	mov	r3, r0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	f47f af68 	bne.w	800ab94 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800acc4:	4b18      	ldr	r3, [pc, #96]	; (800ad28 <xQueueSemaphoreTake+0x214>)
 800acc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acca:	601a      	str	r2, [r3, #0]
 800accc:	f3bf 8f4f 	dsb	sy
 800acd0:	f3bf 8f6f 	isb	sy
 800acd4:	e75e      	b.n	800ab94 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800acd6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800acd8:	f000 f973 	bl	800afc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800acdc:	f000 fce4 	bl	800b6a8 <xTaskResumeAll>
 800ace0:	e758      	b.n	800ab94 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ace2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ace4:	f000 f96d 	bl	800afc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ace8:	f000 fcde 	bl	800b6a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800acec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800acee:	f000 f9ba 	bl	800b066 <prvIsQueueEmpty>
 800acf2:	4603      	mov	r3, r0
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f43f af4d 	beq.w	800ab94 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800acfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00d      	beq.n	800ad1c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ad00:	f001 ffc0 	bl	800cc84 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ad04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ad06:	f000 f8b4 	bl	800ae72 <prvGetDisinheritPriorityAfterTimeout>
 800ad0a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ad0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad12:	4618      	mov	r0, r3
 800ad14:	f001 f99a 	bl	800c04c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ad18:	f001 ffe4 	bl	800cce4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ad1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3738      	adds	r7, #56	; 0x38
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	e000ed04 	.word	0xe000ed04

0800ad2c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b08e      	sub	sp, #56	; 0x38
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	60f8      	str	r0, [r7, #12]
 800ad34:	60b9      	str	r1, [r7, #8]
 800ad36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ad3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10a      	bne.n	800ad58 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	623b      	str	r3, [r7, #32]
}
 800ad54:	bf00      	nop
 800ad56:	e7fe      	b.n	800ad56 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d103      	bne.n	800ad66 <xQueueReceiveFromISR+0x3a>
 800ad5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d101      	bne.n	800ad6a <xQueueReceiveFromISR+0x3e>
 800ad66:	2301      	movs	r3, #1
 800ad68:	e000      	b.n	800ad6c <xQueueReceiveFromISR+0x40>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d10a      	bne.n	800ad86 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	61fb      	str	r3, [r7, #28]
}
 800ad82:	bf00      	nop
 800ad84:	e7fe      	b.n	800ad84 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad86:	f002 f85f 	bl	800ce48 <vPortValidateInterruptPriority>
	__asm volatile
 800ad8a:	f3ef 8211 	mrs	r2, BASEPRI
 800ad8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad92:	f383 8811 	msr	BASEPRI, r3
 800ad96:	f3bf 8f6f 	isb	sy
 800ad9a:	f3bf 8f4f 	dsb	sy
 800ad9e:	61ba      	str	r2, [r7, #24]
 800ada0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ada2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ada4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ada6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adaa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800adac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d02f      	beq.n	800ae12 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800adb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800adbc:	68b9      	ldr	r1, [r7, #8]
 800adbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800adc0:	f000 f8d9 	bl	800af76 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800adc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc6:	1e5a      	subs	r2, r3, #1
 800adc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adca:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800adcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800add0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800add4:	d112      	bne.n	800adfc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800add6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800add8:	691b      	ldr	r3, [r3, #16]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d016      	beq.n	800ae0c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade0:	3310      	adds	r3, #16
 800ade2:	4618      	mov	r0, r3
 800ade4:	f000 fe7c 	bl	800bae0 <xTaskRemoveFromEventList>
 800ade8:	4603      	mov	r3, r0
 800adea:	2b00      	cmp	r3, #0
 800adec:	d00e      	beq.n	800ae0c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d00b      	beq.n	800ae0c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2201      	movs	r2, #1
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	e007      	b.n	800ae0c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800adfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae00:	3301      	adds	r3, #1
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	b25a      	sxtb	r2, r3
 800ae06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	637b      	str	r3, [r7, #52]	; 0x34
 800ae10:	e001      	b.n	800ae16 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800ae12:	2300      	movs	r3, #0
 800ae14:	637b      	str	r3, [r7, #52]	; 0x34
 800ae16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae18:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	f383 8811 	msr	BASEPRI, r3
}
 800ae20:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3738      	adds	r7, #56	; 0x38
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d10a      	bne.n	800ae54 <vQueueDelete+0x28>
	__asm volatile
 800ae3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae42:	f383 8811 	msr	BASEPRI, r3
 800ae46:	f3bf 8f6f 	isb	sy
 800ae4a:	f3bf 8f4f 	dsb	sy
 800ae4e:	60bb      	str	r3, [r7, #8]
}
 800ae50:	bf00      	nop
 800ae52:	e7fe      	b.n	800ae52 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ae54:	68f8      	ldr	r0, [r7, #12]
 800ae56:	f000 f95f 	bl	800b118 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d102      	bne.n	800ae6a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	f002 f8fb 	bl	800d060 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ae6a:	bf00      	nop
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ae72:	b480      	push	{r7}
 800ae74:	b085      	sub	sp, #20
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d006      	beq.n	800ae90 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800ae8c:	60fb      	str	r3, [r7, #12]
 800ae8e:	e001      	b.n	800ae94 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ae90:	2300      	movs	r3, #0
 800ae92:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ae94:	68fb      	ldr	r3, [r7, #12]
	}
 800ae96:	4618      	mov	r0, r3
 800ae98:	3714      	adds	r7, #20
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr

0800aea2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aea2:	b580      	push	{r7, lr}
 800aea4:	b086      	sub	sp, #24
 800aea6:	af00      	add	r7, sp, #0
 800aea8:	60f8      	str	r0, [r7, #12]
 800aeaa:	60b9      	str	r1, [r7, #8]
 800aeac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeb6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d10d      	bne.n	800aedc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d14d      	bne.n	800af64 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	4618      	mov	r0, r3
 800aece:	f001 f84f 	bl	800bf70 <xTaskPriorityDisinherit>
 800aed2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2200      	movs	r2, #0
 800aed8:	609a      	str	r2, [r3, #8]
 800aeda:	e043      	b.n	800af64 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d119      	bne.n	800af16 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	6858      	ldr	r0, [r3, #4]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeea:	461a      	mov	r2, r3
 800aeec:	68b9      	ldr	r1, [r7, #8]
 800aeee:	f003 f9e7 	bl	800e2c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	685a      	ldr	r2, [r3, #4]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefa:	441a      	add	r2, r3
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	685a      	ldr	r2, [r3, #4]
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	429a      	cmp	r2, r3
 800af0a:	d32b      	bcc.n	800af64 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	605a      	str	r2, [r3, #4]
 800af14:	e026      	b.n	800af64 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	68d8      	ldr	r0, [r3, #12]
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af1e:	461a      	mov	r2, r3
 800af20:	68b9      	ldr	r1, [r7, #8]
 800af22:	f003 f9cd 	bl	800e2c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	68da      	ldr	r2, [r3, #12]
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2e:	425b      	negs	r3, r3
 800af30:	441a      	add	r2, r3
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	68da      	ldr	r2, [r3, #12]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d207      	bcs.n	800af52 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	689a      	ldr	r2, [r3, #8]
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af4a:	425b      	negs	r3, r3
 800af4c:	441a      	add	r2, r3
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2b02      	cmp	r3, #2
 800af56:	d105      	bne.n	800af64 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d002      	beq.n	800af64 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	3b01      	subs	r3, #1
 800af62:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	1c5a      	adds	r2, r3, #1
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800af6c:	697b      	ldr	r3, [r7, #20]
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3718      	adds	r7, #24
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b082      	sub	sp, #8
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
 800af7e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af84:	2b00      	cmp	r3, #0
 800af86:	d018      	beq.n	800afba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	68da      	ldr	r2, [r3, #12]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af90:	441a      	add	r2, r3
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	68da      	ldr	r2, [r3, #12]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d303      	bcc.n	800afaa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	68d9      	ldr	r1, [r3, #12]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afb2:	461a      	mov	r2, r3
 800afb4:	6838      	ldr	r0, [r7, #0]
 800afb6:	f003 f983 	bl	800e2c0 <memcpy>
	}
}
 800afba:	bf00      	nop
 800afbc:	3708      	adds	r7, #8
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}

0800afc2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800afc2:	b580      	push	{r7, lr}
 800afc4:	b084      	sub	sp, #16
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800afca:	f001 fe5b 	bl	800cc84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afd4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800afd6:	e011      	b.n	800affc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d012      	beq.n	800b006 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	3324      	adds	r3, #36	; 0x24
 800afe4:	4618      	mov	r0, r3
 800afe6:	f000 fd7b 	bl	800bae0 <xTaskRemoveFromEventList>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d001      	beq.n	800aff4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aff0:	f000 fe52 	bl	800bc98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aff4:	7bfb      	ldrb	r3, [r7, #15]
 800aff6:	3b01      	subs	r3, #1
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800affc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b000:	2b00      	cmp	r3, #0
 800b002:	dce9      	bgt.n	800afd8 <prvUnlockQueue+0x16>
 800b004:	e000      	b.n	800b008 <prvUnlockQueue+0x46>
					break;
 800b006:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	22ff      	movs	r2, #255	; 0xff
 800b00c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b010:	f001 fe68 	bl	800cce4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b014:	f001 fe36 	bl	800cc84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b01e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b020:	e011      	b.n	800b046 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	691b      	ldr	r3, [r3, #16]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d012      	beq.n	800b050 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	3310      	adds	r3, #16
 800b02e:	4618      	mov	r0, r3
 800b030:	f000 fd56 	bl	800bae0 <xTaskRemoveFromEventList>
 800b034:	4603      	mov	r3, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d001      	beq.n	800b03e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b03a:	f000 fe2d 	bl	800bc98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b03e:	7bbb      	ldrb	r3, [r7, #14]
 800b040:	3b01      	subs	r3, #1
 800b042:	b2db      	uxtb	r3, r3
 800b044:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b046:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	dce9      	bgt.n	800b022 <prvUnlockQueue+0x60>
 800b04e:	e000      	b.n	800b052 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b050:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	22ff      	movs	r2, #255	; 0xff
 800b056:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b05a:	f001 fe43 	bl	800cce4 <vPortExitCritical>
}
 800b05e:	bf00      	nop
 800b060:	3710      	adds	r7, #16
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}

0800b066 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b084      	sub	sp, #16
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b06e:	f001 fe09 	bl	800cc84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b076:	2b00      	cmp	r3, #0
 800b078:	d102      	bne.n	800b080 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b07a:	2301      	movs	r3, #1
 800b07c:	60fb      	str	r3, [r7, #12]
 800b07e:	e001      	b.n	800b084 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b080:	2300      	movs	r3, #0
 800b082:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b084:	f001 fe2e 	bl	800cce4 <vPortExitCritical>

	return xReturn;
 800b088:	68fb      	ldr	r3, [r7, #12]
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3710      	adds	r7, #16
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}

0800b092 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b084      	sub	sp, #16
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b09a:	f001 fdf3 	bl	800cc84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d102      	bne.n	800b0b0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	60fb      	str	r3, [r7, #12]
 800b0ae:	e001      	b.n	800b0b4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b0b4:	f001 fe16 	bl	800cce4 <vPortExitCritical>

	return xReturn;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
	...

0800b0c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	60fb      	str	r3, [r7, #12]
 800b0d2:	e014      	b.n	800b0fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b0d4:	4a0f      	ldr	r2, [pc, #60]	; (800b114 <vQueueAddToRegistry+0x50>)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10b      	bne.n	800b0f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b0e0:	490c      	ldr	r1, [pc, #48]	; (800b114 <vQueueAddToRegistry+0x50>)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	683a      	ldr	r2, [r7, #0]
 800b0e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b0ea:	4a0a      	ldr	r2, [pc, #40]	; (800b114 <vQueueAddToRegistry+0x50>)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	00db      	lsls	r3, r3, #3
 800b0f0:	4413      	add	r3, r2
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b0f6:	e006      	b.n	800b106 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	60fb      	str	r3, [r7, #12]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2b07      	cmp	r3, #7
 800b102:	d9e7      	bls.n	800b0d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b104:	bf00      	nop
 800b106:	bf00      	nop
 800b108:	3714      	adds	r7, #20
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr
 800b112:	bf00      	nop
 800b114:	20006b68 	.word	0x20006b68

0800b118 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b118:	b480      	push	{r7}
 800b11a:	b085      	sub	sp, #20
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b120:	2300      	movs	r3, #0
 800b122:	60fb      	str	r3, [r7, #12]
 800b124:	e016      	b.n	800b154 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b126:	4a10      	ldr	r2, [pc, #64]	; (800b168 <vQueueUnregisterQueue+0x50>)
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	00db      	lsls	r3, r3, #3
 800b12c:	4413      	add	r3, r2
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	429a      	cmp	r2, r3
 800b134:	d10b      	bne.n	800b14e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b136:	4a0c      	ldr	r2, [pc, #48]	; (800b168 <vQueueUnregisterQueue+0x50>)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	2100      	movs	r1, #0
 800b13c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b140:	4a09      	ldr	r2, [pc, #36]	; (800b168 <vQueueUnregisterQueue+0x50>)
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	00db      	lsls	r3, r3, #3
 800b146:	4413      	add	r3, r2
 800b148:	2200      	movs	r2, #0
 800b14a:	605a      	str	r2, [r3, #4]
				break;
 800b14c:	e006      	b.n	800b15c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	3301      	adds	r3, #1
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2b07      	cmp	r3, #7
 800b158:	d9e5      	bls.n	800b126 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b15a:	bf00      	nop
 800b15c:	bf00      	nop
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr
 800b168:	20006b68 	.word	0x20006b68

0800b16c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af00      	add	r7, sp, #0
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b17c:	f001 fd82 	bl	800cc84 <vPortEnterCritical>
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b186:	b25b      	sxtb	r3, r3
 800b188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b18c:	d103      	bne.n	800b196 <vQueueWaitForMessageRestricted+0x2a>
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	2200      	movs	r2, #0
 800b192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b19c:	b25b      	sxtb	r3, r3
 800b19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1a2:	d103      	bne.n	800b1ac <vQueueWaitForMessageRestricted+0x40>
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1ac:	f001 fd9a 	bl	800cce4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d106      	bne.n	800b1c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	3324      	adds	r3, #36	; 0x24
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	68b9      	ldr	r1, [r7, #8]
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f000 fc61 	bl	800ba88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b1c6:	6978      	ldr	r0, [r7, #20]
 800b1c8:	f7ff fefb 	bl	800afc2 <prvUnlockQueue>
	}
 800b1cc:	bf00      	nop
 800b1ce:	3718      	adds	r7, #24
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b08e      	sub	sp, #56	; 0x38
 800b1d8:	af04      	add	r7, sp, #16
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	607a      	str	r2, [r7, #4]
 800b1e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b1e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d10a      	bne.n	800b1fe <xTaskCreateStatic+0x2a>
	__asm volatile
 800b1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ec:	f383 8811 	msr	BASEPRI, r3
 800b1f0:	f3bf 8f6f 	isb	sy
 800b1f4:	f3bf 8f4f 	dsb	sy
 800b1f8:	623b      	str	r3, [r7, #32]
}
 800b1fa:	bf00      	nop
 800b1fc:	e7fe      	b.n	800b1fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b200:	2b00      	cmp	r3, #0
 800b202:	d10a      	bne.n	800b21a <xTaskCreateStatic+0x46>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	61fb      	str	r3, [r7, #28]
}
 800b216:	bf00      	nop
 800b218:	e7fe      	b.n	800b218 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b21a:	23bc      	movs	r3, #188	; 0xbc
 800b21c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b21e:	693b      	ldr	r3, [r7, #16]
 800b220:	2bbc      	cmp	r3, #188	; 0xbc
 800b222:	d00a      	beq.n	800b23a <xTaskCreateStatic+0x66>
	__asm volatile
 800b224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b228:	f383 8811 	msr	BASEPRI, r3
 800b22c:	f3bf 8f6f 	isb	sy
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	61bb      	str	r3, [r7, #24]
}
 800b236:	bf00      	nop
 800b238:	e7fe      	b.n	800b238 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b23a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d01e      	beq.n	800b280 <xTaskCreateStatic+0xac>
 800b242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b244:	2b00      	cmp	r3, #0
 800b246:	d01b      	beq.n	800b280 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b24e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b250:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b254:	2202      	movs	r2, #2
 800b256:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b25a:	2300      	movs	r3, #0
 800b25c:	9303      	str	r3, [sp, #12]
 800b25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b260:	9302      	str	r3, [sp, #8]
 800b262:	f107 0314 	add.w	r3, r7, #20
 800b266:	9301      	str	r3, [sp, #4]
 800b268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b26a:	9300      	str	r3, [sp, #0]
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	68b9      	ldr	r1, [r7, #8]
 800b272:	68f8      	ldr	r0, [r7, #12]
 800b274:	f000 f850 	bl	800b318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b278:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b27a:	f000 f8f3 	bl	800b464 <prvAddNewTaskToReadyList>
 800b27e:	e001      	b.n	800b284 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b280:	2300      	movs	r3, #0
 800b282:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b284:	697b      	ldr	r3, [r7, #20]
	}
 800b286:	4618      	mov	r0, r3
 800b288:	3728      	adds	r7, #40	; 0x28
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b08c      	sub	sp, #48	; 0x30
 800b292:	af04      	add	r7, sp, #16
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	603b      	str	r3, [r7, #0]
 800b29a:	4613      	mov	r3, r2
 800b29c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b29e:	88fb      	ldrh	r3, [r7, #6]
 800b2a0:	009b      	lsls	r3, r3, #2
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f001 fe10 	bl	800cec8 <pvPortMalloc>
 800b2a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d00e      	beq.n	800b2ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b2b0:	20bc      	movs	r0, #188	; 0xbc
 800b2b2:	f001 fe09 	bl	800cec8 <pvPortMalloc>
 800b2b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b2b8:	69fb      	ldr	r3, [r7, #28]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d003      	beq.n	800b2c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	697a      	ldr	r2, [r7, #20]
 800b2c2:	631a      	str	r2, [r3, #48]	; 0x30
 800b2c4:	e005      	b.n	800b2d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b2c6:	6978      	ldr	r0, [r7, #20]
 800b2c8:	f001 feca 	bl	800d060 <vPortFree>
 800b2cc:	e001      	b.n	800b2d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d017      	beq.n	800b308 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b2e0:	88fa      	ldrh	r2, [r7, #6]
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	9303      	str	r3, [sp, #12]
 800b2e6:	69fb      	ldr	r3, [r7, #28]
 800b2e8:	9302      	str	r3, [sp, #8]
 800b2ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	68b9      	ldr	r1, [r7, #8]
 800b2f6:	68f8      	ldr	r0, [r7, #12]
 800b2f8:	f000 f80e 	bl	800b318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b2fc:	69f8      	ldr	r0, [r7, #28]
 800b2fe:	f000 f8b1 	bl	800b464 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b302:	2301      	movs	r3, #1
 800b304:	61bb      	str	r3, [r7, #24]
 800b306:	e002      	b.n	800b30e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b308:	f04f 33ff 	mov.w	r3, #4294967295
 800b30c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b30e:	69bb      	ldr	r3, [r7, #24]
	}
 800b310:	4618      	mov	r0, r3
 800b312:	3720      	adds	r7, #32
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b088      	sub	sp, #32
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
 800b324:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b328:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	461a      	mov	r2, r3
 800b330:	21a5      	movs	r1, #165	; 0xa5
 800b332:	f002 ffd3 	bl	800e2dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b340:	3b01      	subs	r3, #1
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	4413      	add	r3, r2
 800b346:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	f023 0307 	bic.w	r3, r3, #7
 800b34e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	f003 0307 	and.w	r3, r3, #7
 800b356:	2b00      	cmp	r3, #0
 800b358:	d00a      	beq.n	800b370 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b35a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	617b      	str	r3, [r7, #20]
}
 800b36c:	bf00      	nop
 800b36e:	e7fe      	b.n	800b36e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d01f      	beq.n	800b3b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b376:	2300      	movs	r3, #0
 800b378:	61fb      	str	r3, [r7, #28]
 800b37a:	e012      	b.n	800b3a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	4413      	add	r3, r2
 800b382:	7819      	ldrb	r1, [r3, #0]
 800b384:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b386:	69fb      	ldr	r3, [r7, #28]
 800b388:	4413      	add	r3, r2
 800b38a:	3334      	adds	r3, #52	; 0x34
 800b38c:	460a      	mov	r2, r1
 800b38e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b390:	68ba      	ldr	r2, [r7, #8]
 800b392:	69fb      	ldr	r3, [r7, #28]
 800b394:	4413      	add	r3, r2
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d006      	beq.n	800b3aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b39c:	69fb      	ldr	r3, [r7, #28]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	61fb      	str	r3, [r7, #28]
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	2b0f      	cmp	r3, #15
 800b3a6:	d9e9      	bls.n	800b37c <prvInitialiseNewTask+0x64>
 800b3a8:	e000      	b.n	800b3ac <prvInitialiseNewTask+0x94>
			{
				break;
 800b3aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b3b4:	e003      	b.n	800b3be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c0:	2b37      	cmp	r3, #55	; 0x37
 800b3c2:	d901      	bls.n	800b3c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b3c4:	2337      	movs	r3, #55	; 0x37
 800b3c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b3c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3dc:	3304      	adds	r3, #4
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7fe fe56 	bl	800a090 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b3e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3e6:	3318      	adds	r3, #24
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fe fe51 	bl	800a090 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b402:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40e:	2200      	movs	r2, #0
 800b410:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b416:	3354      	adds	r3, #84	; 0x54
 800b418:	2260      	movs	r2, #96	; 0x60
 800b41a:	2100      	movs	r1, #0
 800b41c:	4618      	mov	r0, r3
 800b41e:	f002 ff5d 	bl	800e2dc <memset>
 800b422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b424:	4a0c      	ldr	r2, [pc, #48]	; (800b458 <prvInitialiseNewTask+0x140>)
 800b426:	659a      	str	r2, [r3, #88]	; 0x58
 800b428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b42a:	4a0c      	ldr	r2, [pc, #48]	; (800b45c <prvInitialiseNewTask+0x144>)
 800b42c:	65da      	str	r2, [r3, #92]	; 0x5c
 800b42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b430:	4a0b      	ldr	r2, [pc, #44]	; (800b460 <prvInitialiseNewTask+0x148>)
 800b432:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b434:	683a      	ldr	r2, [r7, #0]
 800b436:	68f9      	ldr	r1, [r7, #12]
 800b438:	69b8      	ldr	r0, [r7, #24]
 800b43a:	f001 faf9 	bl	800ca30 <pxPortInitialiseStack>
 800b43e:	4602      	mov	r2, r0
 800b440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b442:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b44c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b44e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b450:	bf00      	nop
 800b452:	3720      	adds	r7, #32
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}
 800b458:	0800eca0 	.word	0x0800eca0
 800b45c:	0800ecc0 	.word	0x0800ecc0
 800b460:	0800ec80 	.word	0x0800ec80

0800b464 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b46c:	f001 fc0a 	bl	800cc84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b470:	4b2d      	ldr	r3, [pc, #180]	; (800b528 <prvAddNewTaskToReadyList+0xc4>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	3301      	adds	r3, #1
 800b476:	4a2c      	ldr	r2, [pc, #176]	; (800b528 <prvAddNewTaskToReadyList+0xc4>)
 800b478:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b47a:	4b2c      	ldr	r3, [pc, #176]	; (800b52c <prvAddNewTaskToReadyList+0xc8>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d109      	bne.n	800b496 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b482:	4a2a      	ldr	r2, [pc, #168]	; (800b52c <prvAddNewTaskToReadyList+0xc8>)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b488:	4b27      	ldr	r3, [pc, #156]	; (800b528 <prvAddNewTaskToReadyList+0xc4>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d110      	bne.n	800b4b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b490:	f000 fc26 	bl	800bce0 <prvInitialiseTaskLists>
 800b494:	e00d      	b.n	800b4b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b496:	4b26      	ldr	r3, [pc, #152]	; (800b530 <prvAddNewTaskToReadyList+0xcc>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d109      	bne.n	800b4b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b49e:	4b23      	ldr	r3, [pc, #140]	; (800b52c <prvAddNewTaskToReadyList+0xc8>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d802      	bhi.n	800b4b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b4ac:	4a1f      	ldr	r2, [pc, #124]	; (800b52c <prvAddNewTaskToReadyList+0xc8>)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b4b2:	4b20      	ldr	r3, [pc, #128]	; (800b534 <prvAddNewTaskToReadyList+0xd0>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	4a1e      	ldr	r2, [pc, #120]	; (800b534 <prvAddNewTaskToReadyList+0xd0>)
 800b4ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b4bc:	4b1d      	ldr	r3, [pc, #116]	; (800b534 <prvAddNewTaskToReadyList+0xd0>)
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c8:	4b1b      	ldr	r3, [pc, #108]	; (800b538 <prvAddNewTaskToReadyList+0xd4>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d903      	bls.n	800b4d8 <prvAddNewTaskToReadyList+0x74>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d4:	4a18      	ldr	r2, [pc, #96]	; (800b538 <prvAddNewTaskToReadyList+0xd4>)
 800b4d6:	6013      	str	r3, [r2, #0]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4dc:	4613      	mov	r3, r2
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	4413      	add	r3, r2
 800b4e2:	009b      	lsls	r3, r3, #2
 800b4e4:	4a15      	ldr	r2, [pc, #84]	; (800b53c <prvAddNewTaskToReadyList+0xd8>)
 800b4e6:	441a      	add	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	4610      	mov	r0, r2
 800b4f0:	f7fe fddb 	bl	800a0aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b4f4:	f001 fbf6 	bl	800cce4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b4f8:	4b0d      	ldr	r3, [pc, #52]	; (800b530 <prvAddNewTaskToReadyList+0xcc>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00e      	beq.n	800b51e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b500:	4b0a      	ldr	r3, [pc, #40]	; (800b52c <prvAddNewTaskToReadyList+0xc8>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d207      	bcs.n	800b51e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b50e:	4b0c      	ldr	r3, [pc, #48]	; (800b540 <prvAddNewTaskToReadyList+0xdc>)
 800b510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b514:	601a      	str	r2, [r3, #0]
 800b516:	f3bf 8f4f 	dsb	sy
 800b51a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b51e:	bf00      	nop
 800b520:	3708      	adds	r7, #8
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	20000dec 	.word	0x20000dec
 800b52c:	20000918 	.word	0x20000918
 800b530:	20000df8 	.word	0x20000df8
 800b534:	20000e08 	.word	0x20000e08
 800b538:	20000df4 	.word	0x20000df4
 800b53c:	2000091c 	.word	0x2000091c
 800b540:	e000ed04 	.word	0xe000ed04

0800b544 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b544:	b580      	push	{r7, lr}
 800b546:	b084      	sub	sp, #16
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b54c:	2300      	movs	r3, #0
 800b54e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d017      	beq.n	800b586 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b556:	4b13      	ldr	r3, [pc, #76]	; (800b5a4 <vTaskDelay+0x60>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d00a      	beq.n	800b574 <vTaskDelay+0x30>
	__asm volatile
 800b55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b562:	f383 8811 	msr	BASEPRI, r3
 800b566:	f3bf 8f6f 	isb	sy
 800b56a:	f3bf 8f4f 	dsb	sy
 800b56e:	60bb      	str	r3, [r7, #8]
}
 800b570:	bf00      	nop
 800b572:	e7fe      	b.n	800b572 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b574:	f000 f88a 	bl	800b68c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b578:	2100      	movs	r1, #0
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 fdfc 	bl	800c178 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b580:	f000 f892 	bl	800b6a8 <xTaskResumeAll>
 800b584:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d107      	bne.n	800b59c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b58c:	4b06      	ldr	r3, [pc, #24]	; (800b5a8 <vTaskDelay+0x64>)
 800b58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b592:	601a      	str	r2, [r3, #0]
 800b594:	f3bf 8f4f 	dsb	sy
 800b598:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b59c:	bf00      	nop
 800b59e:	3710      	adds	r7, #16
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	20000e14 	.word	0x20000e14
 800b5a8:	e000ed04 	.word	0xe000ed04

0800b5ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b08a      	sub	sp, #40	; 0x28
 800b5b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b5ba:	463a      	mov	r2, r7
 800b5bc:	1d39      	adds	r1, r7, #4
 800b5be:	f107 0308 	add.w	r3, r7, #8
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7fe fd10 	bl	8009fe8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b5c8:	6839      	ldr	r1, [r7, #0]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	68ba      	ldr	r2, [r7, #8]
 800b5ce:	9202      	str	r2, [sp, #8]
 800b5d0:	9301      	str	r3, [sp, #4]
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	9300      	str	r3, [sp, #0]
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	460a      	mov	r2, r1
 800b5da:	4924      	ldr	r1, [pc, #144]	; (800b66c <vTaskStartScheduler+0xc0>)
 800b5dc:	4824      	ldr	r0, [pc, #144]	; (800b670 <vTaskStartScheduler+0xc4>)
 800b5de:	f7ff fdf9 	bl	800b1d4 <xTaskCreateStatic>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	4a23      	ldr	r2, [pc, #140]	; (800b674 <vTaskStartScheduler+0xc8>)
 800b5e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b5e8:	4b22      	ldr	r3, [pc, #136]	; (800b674 <vTaskStartScheduler+0xc8>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d002      	beq.n	800b5f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	617b      	str	r3, [r7, #20]
 800b5f4:	e001      	b.n	800b5fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d102      	bne.n	800b606 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b600:	f000 fe0e 	bl	800c220 <xTimerCreateTimerTask>
 800b604:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d11b      	bne.n	800b644 <vTaskStartScheduler+0x98>
	__asm volatile
 800b60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b610:	f383 8811 	msr	BASEPRI, r3
 800b614:	f3bf 8f6f 	isb	sy
 800b618:	f3bf 8f4f 	dsb	sy
 800b61c:	613b      	str	r3, [r7, #16]
}
 800b61e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b620:	4b15      	ldr	r3, [pc, #84]	; (800b678 <vTaskStartScheduler+0xcc>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	3354      	adds	r3, #84	; 0x54
 800b626:	4a15      	ldr	r2, [pc, #84]	; (800b67c <vTaskStartScheduler+0xd0>)
 800b628:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b62a:	4b15      	ldr	r3, [pc, #84]	; (800b680 <vTaskStartScheduler+0xd4>)
 800b62c:	f04f 32ff 	mov.w	r2, #4294967295
 800b630:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b632:	4b14      	ldr	r3, [pc, #80]	; (800b684 <vTaskStartScheduler+0xd8>)
 800b634:	2201      	movs	r2, #1
 800b636:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b638:	4b13      	ldr	r3, [pc, #76]	; (800b688 <vTaskStartScheduler+0xdc>)
 800b63a:	2200      	movs	r2, #0
 800b63c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b63e:	f001 fa7f 	bl	800cb40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b642:	e00e      	b.n	800b662 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b64a:	d10a      	bne.n	800b662 <vTaskStartScheduler+0xb6>
	__asm volatile
 800b64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b650:	f383 8811 	msr	BASEPRI, r3
 800b654:	f3bf 8f6f 	isb	sy
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	60fb      	str	r3, [r7, #12]
}
 800b65e:	bf00      	nop
 800b660:	e7fe      	b.n	800b660 <vTaskStartScheduler+0xb4>
}
 800b662:	bf00      	nop
 800b664:	3718      	adds	r7, #24
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	0800e8f8 	.word	0x0800e8f8
 800b670:	0800bcb1 	.word	0x0800bcb1
 800b674:	20000e10 	.word	0x20000e10
 800b678:	20000918 	.word	0x20000918
 800b67c:	20000114 	.word	0x20000114
 800b680:	20000e0c 	.word	0x20000e0c
 800b684:	20000df8 	.word	0x20000df8
 800b688:	20000df0 	.word	0x20000df0

0800b68c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b68c:	b480      	push	{r7}
 800b68e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b690:	4b04      	ldr	r3, [pc, #16]	; (800b6a4 <vTaskSuspendAll+0x18>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	3301      	adds	r3, #1
 800b696:	4a03      	ldr	r2, [pc, #12]	; (800b6a4 <vTaskSuspendAll+0x18>)
 800b698:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b69a:	bf00      	nop
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr
 800b6a4:	20000e14 	.word	0x20000e14

0800b6a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b6b6:	4b42      	ldr	r3, [pc, #264]	; (800b7c0 <xTaskResumeAll+0x118>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d10a      	bne.n	800b6d4 <xTaskResumeAll+0x2c>
	__asm volatile
 800b6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c2:	f383 8811 	msr	BASEPRI, r3
 800b6c6:	f3bf 8f6f 	isb	sy
 800b6ca:	f3bf 8f4f 	dsb	sy
 800b6ce:	603b      	str	r3, [r7, #0]
}
 800b6d0:	bf00      	nop
 800b6d2:	e7fe      	b.n	800b6d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b6d4:	f001 fad6 	bl	800cc84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b6d8:	4b39      	ldr	r3, [pc, #228]	; (800b7c0 <xTaskResumeAll+0x118>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	4a38      	ldr	r2, [pc, #224]	; (800b7c0 <xTaskResumeAll+0x118>)
 800b6e0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6e2:	4b37      	ldr	r3, [pc, #220]	; (800b7c0 <xTaskResumeAll+0x118>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d162      	bne.n	800b7b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b6ea:	4b36      	ldr	r3, [pc, #216]	; (800b7c4 <xTaskResumeAll+0x11c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d05e      	beq.n	800b7b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b6f2:	e02f      	b.n	800b754 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6f4:	4b34      	ldr	r3, [pc, #208]	; (800b7c8 <xTaskResumeAll+0x120>)
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	68db      	ldr	r3, [r3, #12]
 800b6fa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	3318      	adds	r3, #24
 800b700:	4618      	mov	r0, r3
 800b702:	f7fe fd2f 	bl	800a164 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	3304      	adds	r3, #4
 800b70a:	4618      	mov	r0, r3
 800b70c:	f7fe fd2a 	bl	800a164 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b714:	4b2d      	ldr	r3, [pc, #180]	; (800b7cc <xTaskResumeAll+0x124>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d903      	bls.n	800b724 <xTaskResumeAll+0x7c>
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b720:	4a2a      	ldr	r2, [pc, #168]	; (800b7cc <xTaskResumeAll+0x124>)
 800b722:	6013      	str	r3, [r2, #0]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b728:	4613      	mov	r3, r2
 800b72a:	009b      	lsls	r3, r3, #2
 800b72c:	4413      	add	r3, r2
 800b72e:	009b      	lsls	r3, r3, #2
 800b730:	4a27      	ldr	r2, [pc, #156]	; (800b7d0 <xTaskResumeAll+0x128>)
 800b732:	441a      	add	r2, r3
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	3304      	adds	r3, #4
 800b738:	4619      	mov	r1, r3
 800b73a:	4610      	mov	r0, r2
 800b73c:	f7fe fcb5 	bl	800a0aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b744:	4b23      	ldr	r3, [pc, #140]	; (800b7d4 <xTaskResumeAll+0x12c>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d302      	bcc.n	800b754 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b74e:	4b22      	ldr	r3, [pc, #136]	; (800b7d8 <xTaskResumeAll+0x130>)
 800b750:	2201      	movs	r2, #1
 800b752:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b754:	4b1c      	ldr	r3, [pc, #112]	; (800b7c8 <xTaskResumeAll+0x120>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1cb      	bne.n	800b6f4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d001      	beq.n	800b766 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b762:	f000 fb5f 	bl	800be24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b766:	4b1d      	ldr	r3, [pc, #116]	; (800b7dc <xTaskResumeAll+0x134>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d010      	beq.n	800b794 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b772:	f000 f847 	bl	800b804 <xTaskIncrementTick>
 800b776:	4603      	mov	r3, r0
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d002      	beq.n	800b782 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b77c:	4b16      	ldr	r3, [pc, #88]	; (800b7d8 <xTaskResumeAll+0x130>)
 800b77e:	2201      	movs	r2, #1
 800b780:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	3b01      	subs	r3, #1
 800b786:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d1f1      	bne.n	800b772 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b78e:	4b13      	ldr	r3, [pc, #76]	; (800b7dc <xTaskResumeAll+0x134>)
 800b790:	2200      	movs	r2, #0
 800b792:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b794:	4b10      	ldr	r3, [pc, #64]	; (800b7d8 <xTaskResumeAll+0x130>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d009      	beq.n	800b7b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b79c:	2301      	movs	r3, #1
 800b79e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b7a0:	4b0f      	ldr	r3, [pc, #60]	; (800b7e0 <xTaskResumeAll+0x138>)
 800b7a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a6:	601a      	str	r2, [r3, #0]
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b7b0:	f001 fa98 	bl	800cce4 <vPortExitCritical>

	return xAlreadyYielded;
 800b7b4:	68bb      	ldr	r3, [r7, #8]
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3710      	adds	r7, #16
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	20000e14 	.word	0x20000e14
 800b7c4:	20000dec 	.word	0x20000dec
 800b7c8:	20000dac 	.word	0x20000dac
 800b7cc:	20000df4 	.word	0x20000df4
 800b7d0:	2000091c 	.word	0x2000091c
 800b7d4:	20000918 	.word	0x20000918
 800b7d8:	20000e00 	.word	0x20000e00
 800b7dc:	20000dfc 	.word	0x20000dfc
 800b7e0:	e000ed04 	.word	0xe000ed04

0800b7e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b7ea:	4b05      	ldr	r3, [pc, #20]	; (800b800 <xTaskGetTickCount+0x1c>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b7f0:	687b      	ldr	r3, [r7, #4]
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	370c      	adds	r7, #12
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	20000df0 	.word	0x20000df0

0800b804 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b086      	sub	sp, #24
 800b808:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b80a:	2300      	movs	r3, #0
 800b80c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b80e:	4b4f      	ldr	r3, [pc, #316]	; (800b94c <xTaskIncrementTick+0x148>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	f040 808f 	bne.w	800b936 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b818:	4b4d      	ldr	r3, [pc, #308]	; (800b950 <xTaskIncrementTick+0x14c>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	3301      	adds	r3, #1
 800b81e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b820:	4a4b      	ldr	r2, [pc, #300]	; (800b950 <xTaskIncrementTick+0x14c>)
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d120      	bne.n	800b86e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b82c:	4b49      	ldr	r3, [pc, #292]	; (800b954 <xTaskIncrementTick+0x150>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00a      	beq.n	800b84c <xTaskIncrementTick+0x48>
	__asm volatile
 800b836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	603b      	str	r3, [r7, #0]
}
 800b848:	bf00      	nop
 800b84a:	e7fe      	b.n	800b84a <xTaskIncrementTick+0x46>
 800b84c:	4b41      	ldr	r3, [pc, #260]	; (800b954 <xTaskIncrementTick+0x150>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	60fb      	str	r3, [r7, #12]
 800b852:	4b41      	ldr	r3, [pc, #260]	; (800b958 <xTaskIncrementTick+0x154>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4a3f      	ldr	r2, [pc, #252]	; (800b954 <xTaskIncrementTick+0x150>)
 800b858:	6013      	str	r3, [r2, #0]
 800b85a:	4a3f      	ldr	r2, [pc, #252]	; (800b958 <xTaskIncrementTick+0x154>)
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6013      	str	r3, [r2, #0]
 800b860:	4b3e      	ldr	r3, [pc, #248]	; (800b95c <xTaskIncrementTick+0x158>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	3301      	adds	r3, #1
 800b866:	4a3d      	ldr	r2, [pc, #244]	; (800b95c <xTaskIncrementTick+0x158>)
 800b868:	6013      	str	r3, [r2, #0]
 800b86a:	f000 fadb 	bl	800be24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b86e:	4b3c      	ldr	r3, [pc, #240]	; (800b960 <xTaskIncrementTick+0x15c>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	693a      	ldr	r2, [r7, #16]
 800b874:	429a      	cmp	r2, r3
 800b876:	d349      	bcc.n	800b90c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b878:	4b36      	ldr	r3, [pc, #216]	; (800b954 <xTaskIncrementTick+0x150>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d104      	bne.n	800b88c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b882:	4b37      	ldr	r3, [pc, #220]	; (800b960 <xTaskIncrementTick+0x15c>)
 800b884:	f04f 32ff 	mov.w	r2, #4294967295
 800b888:	601a      	str	r2, [r3, #0]
					break;
 800b88a:	e03f      	b.n	800b90c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b88c:	4b31      	ldr	r3, [pc, #196]	; (800b954 <xTaskIncrementTick+0x150>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	68db      	ldr	r3, [r3, #12]
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d203      	bcs.n	800b8ac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b8a4:	4a2e      	ldr	r2, [pc, #184]	; (800b960 <xTaskIncrementTick+0x15c>)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b8aa:	e02f      	b.n	800b90c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	3304      	adds	r3, #4
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f7fe fc57 	bl	800a164 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d004      	beq.n	800b8c8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	3318      	adds	r3, #24
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fe fc4e 	bl	800a164 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8cc:	4b25      	ldr	r3, [pc, #148]	; (800b964 <xTaskIncrementTick+0x160>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d903      	bls.n	800b8dc <xTaskIncrementTick+0xd8>
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d8:	4a22      	ldr	r2, [pc, #136]	; (800b964 <xTaskIncrementTick+0x160>)
 800b8da:	6013      	str	r3, [r2, #0]
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	009b      	lsls	r3, r3, #2
 800b8e8:	4a1f      	ldr	r2, [pc, #124]	; (800b968 <xTaskIncrementTick+0x164>)
 800b8ea:	441a      	add	r2, r3
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	3304      	adds	r3, #4
 800b8f0:	4619      	mov	r1, r3
 800b8f2:	4610      	mov	r0, r2
 800b8f4:	f7fe fbd9 	bl	800a0aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8fc:	4b1b      	ldr	r3, [pc, #108]	; (800b96c <xTaskIncrementTick+0x168>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b902:	429a      	cmp	r2, r3
 800b904:	d3b8      	bcc.n	800b878 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b906:	2301      	movs	r3, #1
 800b908:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b90a:	e7b5      	b.n	800b878 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b90c:	4b17      	ldr	r3, [pc, #92]	; (800b96c <xTaskIncrementTick+0x168>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b912:	4915      	ldr	r1, [pc, #84]	; (800b968 <xTaskIncrementTick+0x164>)
 800b914:	4613      	mov	r3, r2
 800b916:	009b      	lsls	r3, r3, #2
 800b918:	4413      	add	r3, r2
 800b91a:	009b      	lsls	r3, r3, #2
 800b91c:	440b      	add	r3, r1
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2b01      	cmp	r3, #1
 800b922:	d901      	bls.n	800b928 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b924:	2301      	movs	r3, #1
 800b926:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b928:	4b11      	ldr	r3, [pc, #68]	; (800b970 <xTaskIncrementTick+0x16c>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d007      	beq.n	800b940 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b930:	2301      	movs	r3, #1
 800b932:	617b      	str	r3, [r7, #20]
 800b934:	e004      	b.n	800b940 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b936:	4b0f      	ldr	r3, [pc, #60]	; (800b974 <xTaskIncrementTick+0x170>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	3301      	adds	r3, #1
 800b93c:	4a0d      	ldr	r2, [pc, #52]	; (800b974 <xTaskIncrementTick+0x170>)
 800b93e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b940:	697b      	ldr	r3, [r7, #20]
}
 800b942:	4618      	mov	r0, r3
 800b944:	3718      	adds	r7, #24
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	20000e14 	.word	0x20000e14
 800b950:	20000df0 	.word	0x20000df0
 800b954:	20000da4 	.word	0x20000da4
 800b958:	20000da8 	.word	0x20000da8
 800b95c:	20000e04 	.word	0x20000e04
 800b960:	20000e0c 	.word	0x20000e0c
 800b964:	20000df4 	.word	0x20000df4
 800b968:	2000091c 	.word	0x2000091c
 800b96c:	20000918 	.word	0x20000918
 800b970:	20000e00 	.word	0x20000e00
 800b974:	20000dfc 	.word	0x20000dfc

0800b978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b97e:	4b2a      	ldr	r3, [pc, #168]	; (800ba28 <vTaskSwitchContext+0xb0>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d003      	beq.n	800b98e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b986:	4b29      	ldr	r3, [pc, #164]	; (800ba2c <vTaskSwitchContext+0xb4>)
 800b988:	2201      	movs	r2, #1
 800b98a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b98c:	e046      	b.n	800ba1c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b98e:	4b27      	ldr	r3, [pc, #156]	; (800ba2c <vTaskSwitchContext+0xb4>)
 800b990:	2200      	movs	r2, #0
 800b992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b994:	4b26      	ldr	r3, [pc, #152]	; (800ba30 <vTaskSwitchContext+0xb8>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	60fb      	str	r3, [r7, #12]
 800b99a:	e010      	b.n	800b9be <vTaskSwitchContext+0x46>
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10a      	bne.n	800b9b8 <vTaskSwitchContext+0x40>
	__asm volatile
 800b9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	607b      	str	r3, [r7, #4]
}
 800b9b4:	bf00      	nop
 800b9b6:	e7fe      	b.n	800b9b6 <vTaskSwitchContext+0x3e>
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	3b01      	subs	r3, #1
 800b9bc:	60fb      	str	r3, [r7, #12]
 800b9be:	491d      	ldr	r1, [pc, #116]	; (800ba34 <vTaskSwitchContext+0xbc>)
 800b9c0:	68fa      	ldr	r2, [r7, #12]
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	4413      	add	r3, r2
 800b9c8:	009b      	lsls	r3, r3, #2
 800b9ca:	440b      	add	r3, r1
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d0e4      	beq.n	800b99c <vTaskSwitchContext+0x24>
 800b9d2:	68fa      	ldr	r2, [r7, #12]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4413      	add	r3, r2
 800b9da:	009b      	lsls	r3, r3, #2
 800b9dc:	4a15      	ldr	r2, [pc, #84]	; (800ba34 <vTaskSwitchContext+0xbc>)
 800b9de:	4413      	add	r3, r2
 800b9e0:	60bb      	str	r3, [r7, #8]
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	605a      	str	r2, [r3, #4]
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	685a      	ldr	r2, [r3, #4]
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	3308      	adds	r3, #8
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d104      	bne.n	800ba02 <vTaskSwitchContext+0x8a>
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	685a      	ldr	r2, [r3, #4]
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	605a      	str	r2, [r3, #4]
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	685b      	ldr	r3, [r3, #4]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	4a0b      	ldr	r2, [pc, #44]	; (800ba38 <vTaskSwitchContext+0xc0>)
 800ba0a:	6013      	str	r3, [r2, #0]
 800ba0c:	4a08      	ldr	r2, [pc, #32]	; (800ba30 <vTaskSwitchContext+0xb8>)
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ba12:	4b09      	ldr	r3, [pc, #36]	; (800ba38 <vTaskSwitchContext+0xc0>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	3354      	adds	r3, #84	; 0x54
 800ba18:	4a08      	ldr	r2, [pc, #32]	; (800ba3c <vTaskSwitchContext+0xc4>)
 800ba1a:	6013      	str	r3, [r2, #0]
}
 800ba1c:	bf00      	nop
 800ba1e:	3714      	adds	r7, #20
 800ba20:	46bd      	mov	sp, r7
 800ba22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba26:	4770      	bx	lr
 800ba28:	20000e14 	.word	0x20000e14
 800ba2c:	20000e00 	.word	0x20000e00
 800ba30:	20000df4 	.word	0x20000df4
 800ba34:	2000091c 	.word	0x2000091c
 800ba38:	20000918 	.word	0x20000918
 800ba3c:	20000114 	.word	0x20000114

0800ba40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d10a      	bne.n	800ba66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ba50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba54:	f383 8811 	msr	BASEPRI, r3
 800ba58:	f3bf 8f6f 	isb	sy
 800ba5c:	f3bf 8f4f 	dsb	sy
 800ba60:	60fb      	str	r3, [r7, #12]
}
 800ba62:	bf00      	nop
 800ba64:	e7fe      	b.n	800ba64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba66:	4b07      	ldr	r3, [pc, #28]	; (800ba84 <vTaskPlaceOnEventList+0x44>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	3318      	adds	r3, #24
 800ba6c:	4619      	mov	r1, r3
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f7fe fb3f 	bl	800a0f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba74:	2101      	movs	r1, #1
 800ba76:	6838      	ldr	r0, [r7, #0]
 800ba78:	f000 fb7e 	bl	800c178 <prvAddCurrentTaskToDelayedList>
}
 800ba7c:	bf00      	nop
 800ba7e:	3710      	adds	r7, #16
 800ba80:	46bd      	mov	sp, r7
 800ba82:	bd80      	pop	{r7, pc}
 800ba84:	20000918 	.word	0x20000918

0800ba88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b086      	sub	sp, #24
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	60f8      	str	r0, [r7, #12]
 800ba90:	60b9      	str	r1, [r7, #8]
 800ba92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10a      	bne.n	800bab0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ba9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba9e:	f383 8811 	msr	BASEPRI, r3
 800baa2:	f3bf 8f6f 	isb	sy
 800baa6:	f3bf 8f4f 	dsb	sy
 800baaa:	617b      	str	r3, [r7, #20]
}
 800baac:	bf00      	nop
 800baae:	e7fe      	b.n	800baae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bab0:	4b0a      	ldr	r3, [pc, #40]	; (800badc <vTaskPlaceOnEventListRestricted+0x54>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3318      	adds	r3, #24
 800bab6:	4619      	mov	r1, r3
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f7fe faf6 	bl	800a0aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d002      	beq.n	800baca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bac4:	f04f 33ff 	mov.w	r3, #4294967295
 800bac8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800baca:	6879      	ldr	r1, [r7, #4]
 800bacc:	68b8      	ldr	r0, [r7, #8]
 800bace:	f000 fb53 	bl	800c178 <prvAddCurrentTaskToDelayedList>
	}
 800bad2:	bf00      	nop
 800bad4:	3718      	adds	r7, #24
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	20000918 	.word	0x20000918

0800bae0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	68db      	ldr	r3, [r3, #12]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d10a      	bne.n	800bb0c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800baf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bafa:	f383 8811 	msr	BASEPRI, r3
 800bafe:	f3bf 8f6f 	isb	sy
 800bb02:	f3bf 8f4f 	dsb	sy
 800bb06:	60fb      	str	r3, [r7, #12]
}
 800bb08:	bf00      	nop
 800bb0a:	e7fe      	b.n	800bb0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	3318      	adds	r3, #24
 800bb10:	4618      	mov	r0, r3
 800bb12:	f7fe fb27 	bl	800a164 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb16:	4b1e      	ldr	r3, [pc, #120]	; (800bb90 <xTaskRemoveFromEventList+0xb0>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d11d      	bne.n	800bb5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	3304      	adds	r3, #4
 800bb22:	4618      	mov	r0, r3
 800bb24:	f7fe fb1e 	bl	800a164 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb2c:	4b19      	ldr	r3, [pc, #100]	; (800bb94 <xTaskRemoveFromEventList+0xb4>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d903      	bls.n	800bb3c <xTaskRemoveFromEventList+0x5c>
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb38:	4a16      	ldr	r2, [pc, #88]	; (800bb94 <xTaskRemoveFromEventList+0xb4>)
 800bb3a:	6013      	str	r3, [r2, #0]
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb40:	4613      	mov	r3, r2
 800bb42:	009b      	lsls	r3, r3, #2
 800bb44:	4413      	add	r3, r2
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4a13      	ldr	r2, [pc, #76]	; (800bb98 <xTaskRemoveFromEventList+0xb8>)
 800bb4a:	441a      	add	r2, r3
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	3304      	adds	r3, #4
 800bb50:	4619      	mov	r1, r3
 800bb52:	4610      	mov	r0, r2
 800bb54:	f7fe faa9 	bl	800a0aa <vListInsertEnd>
 800bb58:	e005      	b.n	800bb66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	3318      	adds	r3, #24
 800bb5e:	4619      	mov	r1, r3
 800bb60:	480e      	ldr	r0, [pc, #56]	; (800bb9c <xTaskRemoveFromEventList+0xbc>)
 800bb62:	f7fe faa2 	bl	800a0aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb6a:	4b0d      	ldr	r3, [pc, #52]	; (800bba0 <xTaskRemoveFromEventList+0xc0>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d905      	bls.n	800bb80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bb74:	2301      	movs	r3, #1
 800bb76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bb78:	4b0a      	ldr	r3, [pc, #40]	; (800bba4 <xTaskRemoveFromEventList+0xc4>)
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	601a      	str	r2, [r3, #0]
 800bb7e:	e001      	b.n	800bb84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bb80:	2300      	movs	r3, #0
 800bb82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bb84:	697b      	ldr	r3, [r7, #20]
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3718      	adds	r7, #24
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	20000e14 	.word	0x20000e14
 800bb94:	20000df4 	.word	0x20000df4
 800bb98:	2000091c 	.word	0x2000091c
 800bb9c:	20000dac 	.word	0x20000dac
 800bba0:	20000918 	.word	0x20000918
 800bba4:	20000e00 	.word	0x20000e00

0800bba8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b083      	sub	sp, #12
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bbb0:	4b06      	ldr	r3, [pc, #24]	; (800bbcc <vTaskInternalSetTimeOutState+0x24>)
 800bbb2:	681a      	ldr	r2, [r3, #0]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bbb8:	4b05      	ldr	r3, [pc, #20]	; (800bbd0 <vTaskInternalSetTimeOutState+0x28>)
 800bbba:	681a      	ldr	r2, [r3, #0]
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	605a      	str	r2, [r3, #4]
}
 800bbc0:	bf00      	nop
 800bbc2:	370c      	adds	r7, #12
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr
 800bbcc:	20000e04 	.word	0x20000e04
 800bbd0:	20000df0 	.word	0x20000df0

0800bbd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b088      	sub	sp, #32
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
 800bbdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d10a      	bne.n	800bbfa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bbe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbe8:	f383 8811 	msr	BASEPRI, r3
 800bbec:	f3bf 8f6f 	isb	sy
 800bbf0:	f3bf 8f4f 	dsb	sy
 800bbf4:	613b      	str	r3, [r7, #16]
}
 800bbf6:	bf00      	nop
 800bbf8:	e7fe      	b.n	800bbf8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d10a      	bne.n	800bc16 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc04:	f383 8811 	msr	BASEPRI, r3
 800bc08:	f3bf 8f6f 	isb	sy
 800bc0c:	f3bf 8f4f 	dsb	sy
 800bc10:	60fb      	str	r3, [r7, #12]
}
 800bc12:	bf00      	nop
 800bc14:	e7fe      	b.n	800bc14 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bc16:	f001 f835 	bl	800cc84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc1a:	4b1d      	ldr	r3, [pc, #116]	; (800bc90 <xTaskCheckForTimeOut+0xbc>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	69ba      	ldr	r2, [r7, #24]
 800bc26:	1ad3      	subs	r3, r2, r3
 800bc28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc32:	d102      	bne.n	800bc3a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bc34:	2300      	movs	r3, #0
 800bc36:	61fb      	str	r3, [r7, #28]
 800bc38:	e023      	b.n	800bc82 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681a      	ldr	r2, [r3, #0]
 800bc3e:	4b15      	ldr	r3, [pc, #84]	; (800bc94 <xTaskCheckForTimeOut+0xc0>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d007      	beq.n	800bc56 <xTaskCheckForTimeOut+0x82>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	685b      	ldr	r3, [r3, #4]
 800bc4a:	69ba      	ldr	r2, [r7, #24]
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d302      	bcc.n	800bc56 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bc50:	2301      	movs	r3, #1
 800bc52:	61fb      	str	r3, [r7, #28]
 800bc54:	e015      	b.n	800bc82 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	697a      	ldr	r2, [r7, #20]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d20b      	bcs.n	800bc78 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	681a      	ldr	r2, [r3, #0]
 800bc64:	697b      	ldr	r3, [r7, #20]
 800bc66:	1ad2      	subs	r2, r2, r3
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bc6c:	6878      	ldr	r0, [r7, #4]
 800bc6e:	f7ff ff9b 	bl	800bba8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bc72:	2300      	movs	r3, #0
 800bc74:	61fb      	str	r3, [r7, #28]
 800bc76:	e004      	b.n	800bc82 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bc82:	f001 f82f 	bl	800cce4 <vPortExitCritical>

	return xReturn;
 800bc86:	69fb      	ldr	r3, [r7, #28]
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3720      	adds	r7, #32
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	20000df0 	.word	0x20000df0
 800bc94:	20000e04 	.word	0x20000e04

0800bc98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bc98:	b480      	push	{r7}
 800bc9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bc9c:	4b03      	ldr	r3, [pc, #12]	; (800bcac <vTaskMissedYield+0x14>)
 800bc9e:	2201      	movs	r2, #1
 800bca0:	601a      	str	r2, [r3, #0]
}
 800bca2:	bf00      	nop
 800bca4:	46bd      	mov	sp, r7
 800bca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcaa:	4770      	bx	lr
 800bcac:	20000e00 	.word	0x20000e00

0800bcb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bcb8:	f000 f852 	bl	800bd60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bcbc:	4b06      	ldr	r3, [pc, #24]	; (800bcd8 <prvIdleTask+0x28>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d9f9      	bls.n	800bcb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bcc4:	4b05      	ldr	r3, [pc, #20]	; (800bcdc <prvIdleTask+0x2c>)
 800bcc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcca:	601a      	str	r2, [r3, #0]
 800bccc:	f3bf 8f4f 	dsb	sy
 800bcd0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bcd4:	e7f0      	b.n	800bcb8 <prvIdleTask+0x8>
 800bcd6:	bf00      	nop
 800bcd8:	2000091c 	.word	0x2000091c
 800bcdc:	e000ed04 	.word	0xe000ed04

0800bce0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bce6:	2300      	movs	r3, #0
 800bce8:	607b      	str	r3, [r7, #4]
 800bcea:	e00c      	b.n	800bd06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	4613      	mov	r3, r2
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	4413      	add	r3, r2
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	4a12      	ldr	r2, [pc, #72]	; (800bd40 <prvInitialiseTaskLists+0x60>)
 800bcf8:	4413      	add	r3, r2
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7fe f9a8 	bl	800a050 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	3301      	adds	r3, #1
 800bd04:	607b      	str	r3, [r7, #4]
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b37      	cmp	r3, #55	; 0x37
 800bd0a:	d9ef      	bls.n	800bcec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd0c:	480d      	ldr	r0, [pc, #52]	; (800bd44 <prvInitialiseTaskLists+0x64>)
 800bd0e:	f7fe f99f 	bl	800a050 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd12:	480d      	ldr	r0, [pc, #52]	; (800bd48 <prvInitialiseTaskLists+0x68>)
 800bd14:	f7fe f99c 	bl	800a050 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd18:	480c      	ldr	r0, [pc, #48]	; (800bd4c <prvInitialiseTaskLists+0x6c>)
 800bd1a:	f7fe f999 	bl	800a050 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bd1e:	480c      	ldr	r0, [pc, #48]	; (800bd50 <prvInitialiseTaskLists+0x70>)
 800bd20:	f7fe f996 	bl	800a050 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bd24:	480b      	ldr	r0, [pc, #44]	; (800bd54 <prvInitialiseTaskLists+0x74>)
 800bd26:	f7fe f993 	bl	800a050 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bd2a:	4b0b      	ldr	r3, [pc, #44]	; (800bd58 <prvInitialiseTaskLists+0x78>)
 800bd2c:	4a05      	ldr	r2, [pc, #20]	; (800bd44 <prvInitialiseTaskLists+0x64>)
 800bd2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bd30:	4b0a      	ldr	r3, [pc, #40]	; (800bd5c <prvInitialiseTaskLists+0x7c>)
 800bd32:	4a05      	ldr	r2, [pc, #20]	; (800bd48 <prvInitialiseTaskLists+0x68>)
 800bd34:	601a      	str	r2, [r3, #0]
}
 800bd36:	bf00      	nop
 800bd38:	3708      	adds	r7, #8
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	2000091c 	.word	0x2000091c
 800bd44:	20000d7c 	.word	0x20000d7c
 800bd48:	20000d90 	.word	0x20000d90
 800bd4c:	20000dac 	.word	0x20000dac
 800bd50:	20000dc0 	.word	0x20000dc0
 800bd54:	20000dd8 	.word	0x20000dd8
 800bd58:	20000da4 	.word	0x20000da4
 800bd5c:	20000da8 	.word	0x20000da8

0800bd60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd66:	e019      	b.n	800bd9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bd68:	f000 ff8c 	bl	800cc84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd6c:	4b10      	ldr	r3, [pc, #64]	; (800bdb0 <prvCheckTasksWaitingTermination+0x50>)
 800bd6e:	68db      	ldr	r3, [r3, #12]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	3304      	adds	r3, #4
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7fe f9f3 	bl	800a164 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bd7e:	4b0d      	ldr	r3, [pc, #52]	; (800bdb4 <prvCheckTasksWaitingTermination+0x54>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	4a0b      	ldr	r2, [pc, #44]	; (800bdb4 <prvCheckTasksWaitingTermination+0x54>)
 800bd86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bd88:	4b0b      	ldr	r3, [pc, #44]	; (800bdb8 <prvCheckTasksWaitingTermination+0x58>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	3b01      	subs	r3, #1
 800bd8e:	4a0a      	ldr	r2, [pc, #40]	; (800bdb8 <prvCheckTasksWaitingTermination+0x58>)
 800bd90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bd92:	f000 ffa7 	bl	800cce4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 f810 	bl	800bdbc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd9c:	4b06      	ldr	r3, [pc, #24]	; (800bdb8 <prvCheckTasksWaitingTermination+0x58>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d1e1      	bne.n	800bd68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bda4:	bf00      	nop
 800bda6:	bf00      	nop
 800bda8:	3708      	adds	r7, #8
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	20000dc0 	.word	0x20000dc0
 800bdb4:	20000dec 	.word	0x20000dec
 800bdb8:	20000dd4 	.word	0x20000dd4

0800bdbc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	3354      	adds	r3, #84	; 0x54
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f002 fa9d 	bl	800e308 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d108      	bne.n	800bdea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bddc:	4618      	mov	r0, r3
 800bdde:	f001 f93f 	bl	800d060 <vPortFree>
				vPortFree( pxTCB );
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f001 f93c 	bl	800d060 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bde8:	e018      	b.n	800be1c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d103      	bne.n	800bdfc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f001 f933 	bl	800d060 <vPortFree>
	}
 800bdfa:	e00f      	b.n	800be1c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800be02:	2b02      	cmp	r3, #2
 800be04:	d00a      	beq.n	800be1c <prvDeleteTCB+0x60>
	__asm volatile
 800be06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be0a:	f383 8811 	msr	BASEPRI, r3
 800be0e:	f3bf 8f6f 	isb	sy
 800be12:	f3bf 8f4f 	dsb	sy
 800be16:	60fb      	str	r3, [r7, #12]
}
 800be18:	bf00      	nop
 800be1a:	e7fe      	b.n	800be1a <prvDeleteTCB+0x5e>
	}
 800be1c:	bf00      	nop
 800be1e:	3710      	adds	r7, #16
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be2a:	4b0c      	ldr	r3, [pc, #48]	; (800be5c <prvResetNextTaskUnblockTime+0x38>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d104      	bne.n	800be3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be34:	4b0a      	ldr	r3, [pc, #40]	; (800be60 <prvResetNextTaskUnblockTime+0x3c>)
 800be36:	f04f 32ff 	mov.w	r2, #4294967295
 800be3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800be3c:	e008      	b.n	800be50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be3e:	4b07      	ldr	r3, [pc, #28]	; (800be5c <prvResetNextTaskUnblockTime+0x38>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	68db      	ldr	r3, [r3, #12]
 800be44:	68db      	ldr	r3, [r3, #12]
 800be46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	4a04      	ldr	r2, [pc, #16]	; (800be60 <prvResetNextTaskUnblockTime+0x3c>)
 800be4e:	6013      	str	r3, [r2, #0]
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr
 800be5c:	20000da4 	.word	0x20000da4
 800be60:	20000e0c 	.word	0x20000e0c

0800be64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be6a:	4b0b      	ldr	r3, [pc, #44]	; (800be98 <xTaskGetSchedulerState+0x34>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d102      	bne.n	800be78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be72:	2301      	movs	r3, #1
 800be74:	607b      	str	r3, [r7, #4]
 800be76:	e008      	b.n	800be8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be78:	4b08      	ldr	r3, [pc, #32]	; (800be9c <xTaskGetSchedulerState+0x38>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d102      	bne.n	800be86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800be80:	2302      	movs	r3, #2
 800be82:	607b      	str	r3, [r7, #4]
 800be84:	e001      	b.n	800be8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800be86:	2300      	movs	r3, #0
 800be88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800be8a:	687b      	ldr	r3, [r7, #4]
	}
 800be8c:	4618      	mov	r0, r3
 800be8e:	370c      	adds	r7, #12
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr
 800be98:	20000df8 	.word	0x20000df8
 800be9c:	20000e14 	.word	0x20000e14

0800bea0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800beac:	2300      	movs	r3, #0
 800beae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d051      	beq.n	800bf5a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beba:	4b2a      	ldr	r3, [pc, #168]	; (800bf64 <xTaskPriorityInherit+0xc4>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bec0:	429a      	cmp	r2, r3
 800bec2:	d241      	bcs.n	800bf48 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	699b      	ldr	r3, [r3, #24]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	db06      	blt.n	800beda <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800becc:	4b25      	ldr	r3, [pc, #148]	; (800bf64 <xTaskPriorityInherit+0xc4>)
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	6959      	ldr	r1, [r3, #20]
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bee2:	4613      	mov	r3, r2
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	4413      	add	r3, r2
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	4a1f      	ldr	r2, [pc, #124]	; (800bf68 <xTaskPriorityInherit+0xc8>)
 800beec:	4413      	add	r3, r2
 800beee:	4299      	cmp	r1, r3
 800bef0:	d122      	bne.n	800bf38 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	3304      	adds	r3, #4
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7fe f934 	bl	800a164 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800befc:	4b19      	ldr	r3, [pc, #100]	; (800bf64 <xTaskPriorityInherit+0xc4>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf0a:	4b18      	ldr	r3, [pc, #96]	; (800bf6c <xTaskPriorityInherit+0xcc>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	429a      	cmp	r2, r3
 800bf10:	d903      	bls.n	800bf1a <xTaskPriorityInherit+0x7a>
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf16:	4a15      	ldr	r2, [pc, #84]	; (800bf6c <xTaskPriorityInherit+0xcc>)
 800bf18:	6013      	str	r3, [r2, #0]
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf1e:	4613      	mov	r3, r2
 800bf20:	009b      	lsls	r3, r3, #2
 800bf22:	4413      	add	r3, r2
 800bf24:	009b      	lsls	r3, r3, #2
 800bf26:	4a10      	ldr	r2, [pc, #64]	; (800bf68 <xTaskPriorityInherit+0xc8>)
 800bf28:	441a      	add	r2, r3
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	3304      	adds	r3, #4
 800bf2e:	4619      	mov	r1, r3
 800bf30:	4610      	mov	r0, r2
 800bf32:	f7fe f8ba 	bl	800a0aa <vListInsertEnd>
 800bf36:	e004      	b.n	800bf42 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf38:	4b0a      	ldr	r3, [pc, #40]	; (800bf64 <xTaskPriorityInherit+0xc4>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bf42:	2301      	movs	r3, #1
 800bf44:	60fb      	str	r3, [r7, #12]
 800bf46:	e008      	b.n	800bf5a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bf4c:	4b05      	ldr	r3, [pc, #20]	; (800bf64 <xTaskPriorityInherit+0xc4>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d201      	bcs.n	800bf5a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bf56:	2301      	movs	r3, #1
 800bf58:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
	}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3710      	adds	r7, #16
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bd80      	pop	{r7, pc}
 800bf64:	20000918 	.word	0x20000918
 800bf68:	2000091c 	.word	0x2000091c
 800bf6c:	20000df4 	.word	0x20000df4

0800bf70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b086      	sub	sp, #24
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d056      	beq.n	800c034 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf86:	4b2e      	ldr	r3, [pc, #184]	; (800c040 <xTaskPriorityDisinherit+0xd0>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	693a      	ldr	r2, [r7, #16]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d00a      	beq.n	800bfa6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bf90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf94:	f383 8811 	msr	BASEPRI, r3
 800bf98:	f3bf 8f6f 	isb	sy
 800bf9c:	f3bf 8f4f 	dsb	sy
 800bfa0:	60fb      	str	r3, [r7, #12]
}
 800bfa2:	bf00      	nop
 800bfa4:	e7fe      	b.n	800bfa4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d10a      	bne.n	800bfc4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bfae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfb2:	f383 8811 	msr	BASEPRI, r3
 800bfb6:	f3bf 8f6f 	isb	sy
 800bfba:	f3bf 8f4f 	dsb	sy
 800bfbe:	60bb      	str	r3, [r7, #8]
}
 800bfc0:	bf00      	nop
 800bfc2:	e7fe      	b.n	800bfc2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfc8:	1e5a      	subs	r2, r3, #1
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d02c      	beq.n	800c034 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d128      	bne.n	800c034 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	3304      	adds	r3, #4
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fe f8bc 	bl	800a164 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c004:	4b0f      	ldr	r3, [pc, #60]	; (800c044 <xTaskPriorityDisinherit+0xd4>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d903      	bls.n	800c014 <xTaskPriorityDisinherit+0xa4>
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c010:	4a0c      	ldr	r2, [pc, #48]	; (800c044 <xTaskPriorityDisinherit+0xd4>)
 800c012:	6013      	str	r3, [r2, #0]
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c018:	4613      	mov	r3, r2
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	4413      	add	r3, r2
 800c01e:	009b      	lsls	r3, r3, #2
 800c020:	4a09      	ldr	r2, [pc, #36]	; (800c048 <xTaskPriorityDisinherit+0xd8>)
 800c022:	441a      	add	r2, r3
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	3304      	adds	r3, #4
 800c028:	4619      	mov	r1, r3
 800c02a:	4610      	mov	r0, r2
 800c02c:	f7fe f83d 	bl	800a0aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c030:	2301      	movs	r3, #1
 800c032:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c034:	697b      	ldr	r3, [r7, #20]
	}
 800c036:	4618      	mov	r0, r3
 800c038:	3718      	adds	r7, #24
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	20000918 	.word	0x20000918
 800c044:	20000df4 	.word	0x20000df4
 800c048:	2000091c 	.word	0x2000091c

0800c04c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b088      	sub	sp, #32
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c05a:	2301      	movs	r3, #1
 800c05c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d06a      	beq.n	800c13a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c064:	69bb      	ldr	r3, [r7, #24]
 800c066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d10a      	bne.n	800c082 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c070:	f383 8811 	msr	BASEPRI, r3
 800c074:	f3bf 8f6f 	isb	sy
 800c078:	f3bf 8f4f 	dsb	sy
 800c07c:	60fb      	str	r3, [r7, #12]
}
 800c07e:	bf00      	nop
 800c080:	e7fe      	b.n	800c080 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c082:	69bb      	ldr	r3, [r7, #24]
 800c084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c086:	683a      	ldr	r2, [r7, #0]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d902      	bls.n	800c092 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	61fb      	str	r3, [r7, #28]
 800c090:	e002      	b.n	800c098 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c092:	69bb      	ldr	r3, [r7, #24]
 800c094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c096:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c09c:	69fa      	ldr	r2, [r7, #28]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d04b      	beq.n	800c13a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0a6:	697a      	ldr	r2, [r7, #20]
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d146      	bne.n	800c13a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0ac:	4b25      	ldr	r3, [pc, #148]	; (800c144 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	69ba      	ldr	r2, [r7, #24]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d10a      	bne.n	800c0cc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ba:	f383 8811 	msr	BASEPRI, r3
 800c0be:	f3bf 8f6f 	isb	sy
 800c0c2:	f3bf 8f4f 	dsb	sy
 800c0c6:	60bb      	str	r3, [r7, #8]
}
 800c0c8:	bf00      	nop
 800c0ca:	e7fe      	b.n	800c0ca <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c0cc:	69bb      	ldr	r3, [r7, #24]
 800c0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c0d2:	69bb      	ldr	r3, [r7, #24]
 800c0d4:	69fa      	ldr	r2, [r7, #28]
 800c0d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c0d8:	69bb      	ldr	r3, [r7, #24]
 800c0da:	699b      	ldr	r3, [r3, #24]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	db04      	blt.n	800c0ea <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0e0:	69fb      	ldr	r3, [r7, #28]
 800c0e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c0e6:	69bb      	ldr	r3, [r7, #24]
 800c0e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c0ea:	69bb      	ldr	r3, [r7, #24]
 800c0ec:	6959      	ldr	r1, [r3, #20]
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	4613      	mov	r3, r2
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	4413      	add	r3, r2
 800c0f6:	009b      	lsls	r3, r3, #2
 800c0f8:	4a13      	ldr	r2, [pc, #76]	; (800c148 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c0fa:	4413      	add	r3, r2
 800c0fc:	4299      	cmp	r1, r3
 800c0fe:	d11c      	bne.n	800c13a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	3304      	adds	r3, #4
 800c104:	4618      	mov	r0, r3
 800c106:	f7fe f82d 	bl	800a164 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c10e:	4b0f      	ldr	r3, [pc, #60]	; (800c14c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	429a      	cmp	r2, r3
 800c114:	d903      	bls.n	800c11e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c11a:	4a0c      	ldr	r2, [pc, #48]	; (800c14c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c11c:	6013      	str	r3, [r2, #0]
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c122:	4613      	mov	r3, r2
 800c124:	009b      	lsls	r3, r3, #2
 800c126:	4413      	add	r3, r2
 800c128:	009b      	lsls	r3, r3, #2
 800c12a:	4a07      	ldr	r2, [pc, #28]	; (800c148 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c12c:	441a      	add	r2, r3
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	3304      	adds	r3, #4
 800c132:	4619      	mov	r1, r3
 800c134:	4610      	mov	r0, r2
 800c136:	f7fd ffb8 	bl	800a0aa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c13a:	bf00      	nop
 800c13c:	3720      	adds	r7, #32
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
 800c142:	bf00      	nop
 800c144:	20000918 	.word	0x20000918
 800c148:	2000091c 	.word	0x2000091c
 800c14c:	20000df4 	.word	0x20000df4

0800c150 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c150:	b480      	push	{r7}
 800c152:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c154:	4b07      	ldr	r3, [pc, #28]	; (800c174 <pvTaskIncrementMutexHeldCount+0x24>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d004      	beq.n	800c166 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c15c:	4b05      	ldr	r3, [pc, #20]	; (800c174 <pvTaskIncrementMutexHeldCount+0x24>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c162:	3201      	adds	r2, #1
 800c164:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c166:	4b03      	ldr	r3, [pc, #12]	; (800c174 <pvTaskIncrementMutexHeldCount+0x24>)
 800c168:	681b      	ldr	r3, [r3, #0]
	}
 800c16a:	4618      	mov	r0, r3
 800c16c:	46bd      	mov	sp, r7
 800c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c172:	4770      	bx	lr
 800c174:	20000918 	.word	0x20000918

0800c178 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c182:	4b21      	ldr	r3, [pc, #132]	; (800c208 <prvAddCurrentTaskToDelayedList+0x90>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c188:	4b20      	ldr	r3, [pc, #128]	; (800c20c <prvAddCurrentTaskToDelayedList+0x94>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	3304      	adds	r3, #4
 800c18e:	4618      	mov	r0, r3
 800c190:	f7fd ffe8 	bl	800a164 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c19a:	d10a      	bne.n	800c1b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d007      	beq.n	800c1b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1a2:	4b1a      	ldr	r3, [pc, #104]	; (800c20c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	3304      	adds	r3, #4
 800c1a8:	4619      	mov	r1, r3
 800c1aa:	4819      	ldr	r0, [pc, #100]	; (800c210 <prvAddCurrentTaskToDelayedList+0x98>)
 800c1ac:	f7fd ff7d 	bl	800a0aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c1b0:	e026      	b.n	800c200 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c1b2:	68fa      	ldr	r2, [r7, #12]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	4413      	add	r3, r2
 800c1b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c1ba:	4b14      	ldr	r3, [pc, #80]	; (800c20c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	68ba      	ldr	r2, [r7, #8]
 800c1c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c1c2:	68ba      	ldr	r2, [r7, #8]
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	429a      	cmp	r2, r3
 800c1c8:	d209      	bcs.n	800c1de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1ca:	4b12      	ldr	r3, [pc, #72]	; (800c214 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	4b0f      	ldr	r3, [pc, #60]	; (800c20c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	3304      	adds	r3, #4
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	4610      	mov	r0, r2
 800c1d8:	f7fd ff8b 	bl	800a0f2 <vListInsert>
}
 800c1dc:	e010      	b.n	800c200 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1de:	4b0e      	ldr	r3, [pc, #56]	; (800c218 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	4b0a      	ldr	r3, [pc, #40]	; (800c20c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	3304      	adds	r3, #4
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	f7fd ff81 	bl	800a0f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c1f0:	4b0a      	ldr	r3, [pc, #40]	; (800c21c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	68ba      	ldr	r2, [r7, #8]
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d202      	bcs.n	800c200 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c1fa:	4a08      	ldr	r2, [pc, #32]	; (800c21c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	6013      	str	r3, [r2, #0]
}
 800c200:	bf00      	nop
 800c202:	3710      	adds	r7, #16
 800c204:	46bd      	mov	sp, r7
 800c206:	bd80      	pop	{r7, pc}
 800c208:	20000df0 	.word	0x20000df0
 800c20c:	20000918 	.word	0x20000918
 800c210:	20000dd8 	.word	0x20000dd8
 800c214:	20000da8 	.word	0x20000da8
 800c218:	20000da4 	.word	0x20000da4
 800c21c:	20000e0c 	.word	0x20000e0c

0800c220 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b08a      	sub	sp, #40	; 0x28
 800c224:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c226:	2300      	movs	r3, #0
 800c228:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c22a:	f000 fba1 	bl	800c970 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c22e:	4b1c      	ldr	r3, [pc, #112]	; (800c2a0 <xTimerCreateTimerTask+0x80>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d021      	beq.n	800c27a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c236:	2300      	movs	r3, #0
 800c238:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c23a:	2300      	movs	r3, #0
 800c23c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c23e:	1d3a      	adds	r2, r7, #4
 800c240:	f107 0108 	add.w	r1, r7, #8
 800c244:	f107 030c 	add.w	r3, r7, #12
 800c248:	4618      	mov	r0, r3
 800c24a:	f7fd fee7 	bl	800a01c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c24e:	6879      	ldr	r1, [r7, #4]
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	9202      	str	r2, [sp, #8]
 800c256:	9301      	str	r3, [sp, #4]
 800c258:	2302      	movs	r3, #2
 800c25a:	9300      	str	r3, [sp, #0]
 800c25c:	2300      	movs	r3, #0
 800c25e:	460a      	mov	r2, r1
 800c260:	4910      	ldr	r1, [pc, #64]	; (800c2a4 <xTimerCreateTimerTask+0x84>)
 800c262:	4811      	ldr	r0, [pc, #68]	; (800c2a8 <xTimerCreateTimerTask+0x88>)
 800c264:	f7fe ffb6 	bl	800b1d4 <xTaskCreateStatic>
 800c268:	4603      	mov	r3, r0
 800c26a:	4a10      	ldr	r2, [pc, #64]	; (800c2ac <xTimerCreateTimerTask+0x8c>)
 800c26c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c26e:	4b0f      	ldr	r3, [pc, #60]	; (800c2ac <xTimerCreateTimerTask+0x8c>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d001      	beq.n	800c27a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c276:	2301      	movs	r3, #1
 800c278:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d10a      	bne.n	800c296 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c284:	f383 8811 	msr	BASEPRI, r3
 800c288:	f3bf 8f6f 	isb	sy
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	613b      	str	r3, [r7, #16]
}
 800c292:	bf00      	nop
 800c294:	e7fe      	b.n	800c294 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c296:	697b      	ldr	r3, [r7, #20]
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3718      	adds	r7, #24
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}
 800c2a0:	20000e48 	.word	0x20000e48
 800c2a4:	0800e900 	.word	0x0800e900
 800c2a8:	0800c519 	.word	0x0800c519
 800c2ac:	20000e4c 	.word	0x20000e4c

0800c2b0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b088      	sub	sp, #32
 800c2b4:	af02      	add	r7, sp, #8
 800c2b6:	60f8      	str	r0, [r7, #12]
 800c2b8:	60b9      	str	r1, [r7, #8]
 800c2ba:	607a      	str	r2, [r7, #4]
 800c2bc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c2be:	202c      	movs	r0, #44	; 0x2c
 800c2c0:	f000 fe02 	bl	800cec8 <pvPortMalloc>
 800c2c4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d00d      	beq.n	800c2e8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c2cc:	697b      	ldr	r3, [r7, #20]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	9301      	str	r3, [sp, #4]
 800c2d8:	6a3b      	ldr	r3, [r7, #32]
 800c2da:	9300      	str	r3, [sp, #0]
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	68b9      	ldr	r1, [r7, #8]
 800c2e2:	68f8      	ldr	r0, [r7, #12]
 800c2e4:	f000 f843 	bl	800c36e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c2e8:	697b      	ldr	r3, [r7, #20]
	}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3718      	adds	r7, #24
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b08a      	sub	sp, #40	; 0x28
 800c2f6:	af02      	add	r7, sp, #8
 800c2f8:	60f8      	str	r0, [r7, #12]
 800c2fa:	60b9      	str	r1, [r7, #8]
 800c2fc:	607a      	str	r2, [r7, #4]
 800c2fe:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c300:	232c      	movs	r3, #44	; 0x2c
 800c302:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	2b2c      	cmp	r3, #44	; 0x2c
 800c308:	d00a      	beq.n	800c320 <xTimerCreateStatic+0x2e>
	__asm volatile
 800c30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c30e:	f383 8811 	msr	BASEPRI, r3
 800c312:	f3bf 8f6f 	isb	sy
 800c316:	f3bf 8f4f 	dsb	sy
 800c31a:	61bb      	str	r3, [r7, #24]
}
 800c31c:	bf00      	nop
 800c31e:	e7fe      	b.n	800c31e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c320:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800c322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10a      	bne.n	800c33e <xTimerCreateStatic+0x4c>
	__asm volatile
 800c328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32c:	f383 8811 	msr	BASEPRI, r3
 800c330:	f3bf 8f6f 	isb	sy
 800c334:	f3bf 8f4f 	dsb	sy
 800c338:	617b      	str	r3, [r7, #20]
}
 800c33a:	bf00      	nop
 800c33c:	e7fe      	b.n	800c33c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800c33e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c340:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800c342:	69fb      	ldr	r3, [r7, #28]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d00d      	beq.n	800c364 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	2202      	movs	r2, #2
 800c34c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	68b9      	ldr	r1, [r7, #8]
 800c35e:	68f8      	ldr	r0, [r7, #12]
 800c360:	f000 f805 	bl	800c36e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c364:	69fb      	ldr	r3, [r7, #28]
	}
 800c366:	4618      	mov	r0, r3
 800c368:	3720      	adds	r7, #32
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	b086      	sub	sp, #24
 800c372:	af00      	add	r7, sp, #0
 800c374:	60f8      	str	r0, [r7, #12]
 800c376:	60b9      	str	r1, [r7, #8]
 800c378:	607a      	str	r2, [r7, #4]
 800c37a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d10a      	bne.n	800c398 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c382:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c386:	f383 8811 	msr	BASEPRI, r3
 800c38a:	f3bf 8f6f 	isb	sy
 800c38e:	f3bf 8f4f 	dsb	sy
 800c392:	617b      	str	r3, [r7, #20]
}
 800c394:	bf00      	nop
 800c396:	e7fe      	b.n	800c396 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d01e      	beq.n	800c3dc <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c39e:	f000 fae7 	bl	800c970 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3aa:	68ba      	ldr	r2, [r7, #8]
 800c3ac:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800c3ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b0:	683a      	ldr	r2, [r7, #0]
 800c3b2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b6:	6a3a      	ldr	r2, [r7, #32]
 800c3b8:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3bc:	3304      	adds	r3, #4
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7fd fe66 	bl	800a090 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d008      	beq.n	800c3dc <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800c3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3d0:	f043 0304 	orr.w	r3, r3, #4
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c3dc:	bf00      	nop
 800c3de:	3718      	adds	r7, #24
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b08a      	sub	sp, #40	; 0x28
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	60f8      	str	r0, [r7, #12]
 800c3ec:	60b9      	str	r1, [r7, #8]
 800c3ee:	607a      	str	r2, [r7, #4]
 800c3f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d10a      	bne.n	800c412 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c400:	f383 8811 	msr	BASEPRI, r3
 800c404:	f3bf 8f6f 	isb	sy
 800c408:	f3bf 8f4f 	dsb	sy
 800c40c:	623b      	str	r3, [r7, #32]
}
 800c40e:	bf00      	nop
 800c410:	e7fe      	b.n	800c410 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c412:	4b1a      	ldr	r3, [pc, #104]	; (800c47c <xTimerGenericCommand+0x98>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d02a      	beq.n	800c470 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	2b05      	cmp	r3, #5
 800c42a:	dc18      	bgt.n	800c45e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c42c:	f7ff fd1a 	bl	800be64 <xTaskGetSchedulerState>
 800c430:	4603      	mov	r3, r0
 800c432:	2b02      	cmp	r3, #2
 800c434:	d109      	bne.n	800c44a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c436:	4b11      	ldr	r3, [pc, #68]	; (800c47c <xTimerGenericCommand+0x98>)
 800c438:	6818      	ldr	r0, [r3, #0]
 800c43a:	f107 0110 	add.w	r1, r7, #16
 800c43e:	2300      	movs	r3, #0
 800c440:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c442:	f7fe f861 	bl	800a508 <xQueueGenericSend>
 800c446:	6278      	str	r0, [r7, #36]	; 0x24
 800c448:	e012      	b.n	800c470 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c44a:	4b0c      	ldr	r3, [pc, #48]	; (800c47c <xTimerGenericCommand+0x98>)
 800c44c:	6818      	ldr	r0, [r3, #0]
 800c44e:	f107 0110 	add.w	r1, r7, #16
 800c452:	2300      	movs	r3, #0
 800c454:	2200      	movs	r2, #0
 800c456:	f7fe f857 	bl	800a508 <xQueueGenericSend>
 800c45a:	6278      	str	r0, [r7, #36]	; 0x24
 800c45c:	e008      	b.n	800c470 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c45e:	4b07      	ldr	r3, [pc, #28]	; (800c47c <xTimerGenericCommand+0x98>)
 800c460:	6818      	ldr	r0, [r3, #0]
 800c462:	f107 0110 	add.w	r1, r7, #16
 800c466:	2300      	movs	r3, #0
 800c468:	683a      	ldr	r2, [r7, #0]
 800c46a:	f7fe f94b 	bl	800a704 <xQueueGenericSendFromISR>
 800c46e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c472:	4618      	mov	r0, r3
 800c474:	3728      	adds	r7, #40	; 0x28
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}
 800c47a:	bf00      	nop
 800c47c:	20000e48 	.word	0x20000e48

0800c480 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b088      	sub	sp, #32
 800c484:	af02      	add	r7, sp, #8
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c48a:	4b22      	ldr	r3, [pc, #136]	; (800c514 <prvProcessExpiredTimer+0x94>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	68db      	ldr	r3, [r3, #12]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	3304      	adds	r3, #4
 800c498:	4618      	mov	r0, r3
 800c49a:	f7fd fe63 	bl	800a164 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c49e:	697b      	ldr	r3, [r7, #20]
 800c4a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4a4:	f003 0304 	and.w	r3, r3, #4
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d022      	beq.n	800c4f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	699a      	ldr	r2, [r3, #24]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	18d1      	adds	r1, r2, r3
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	683a      	ldr	r2, [r7, #0]
 800c4b8:	6978      	ldr	r0, [r7, #20]
 800c4ba:	f000 f8d1 	bl	800c660 <prvInsertTimerInActiveList>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d01f      	beq.n	800c504 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	2100      	movs	r1, #0
 800c4ce:	6978      	ldr	r0, [r7, #20]
 800c4d0:	f7ff ff88 	bl	800c3e4 <xTimerGenericCommand>
 800c4d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c4d6:	693b      	ldr	r3, [r7, #16]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d113      	bne.n	800c504 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e0:	f383 8811 	msr	BASEPRI, r3
 800c4e4:	f3bf 8f6f 	isb	sy
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	60fb      	str	r3, [r7, #12]
}
 800c4ee:	bf00      	nop
 800c4f0:	e7fe      	b.n	800c4f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4f8:	f023 0301 	bic.w	r3, r3, #1
 800c4fc:	b2da      	uxtb	r2, r3
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	6a1b      	ldr	r3, [r3, #32]
 800c508:	6978      	ldr	r0, [r7, #20]
 800c50a:	4798      	blx	r3
}
 800c50c:	bf00      	nop
 800c50e:	3718      	adds	r7, #24
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	20000e40 	.word	0x20000e40

0800c518 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c520:	f107 0308 	add.w	r3, r7, #8
 800c524:	4618      	mov	r0, r3
 800c526:	f000 f857 	bl	800c5d8 <prvGetNextExpireTime>
 800c52a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	4619      	mov	r1, r3
 800c530:	68f8      	ldr	r0, [r7, #12]
 800c532:	f000 f803 	bl	800c53c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c536:	f000 f8d5 	bl	800c6e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c53a:	e7f1      	b.n	800c520 <prvTimerTask+0x8>

0800c53c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b084      	sub	sp, #16
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c546:	f7ff f8a1 	bl	800b68c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c54a:	f107 0308 	add.w	r3, r7, #8
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 f866 	bl	800c620 <prvSampleTimeNow>
 800c554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d130      	bne.n	800c5be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10a      	bne.n	800c578 <prvProcessTimerOrBlockTask+0x3c>
 800c562:	687a      	ldr	r2, [r7, #4]
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	429a      	cmp	r2, r3
 800c568:	d806      	bhi.n	800c578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c56a:	f7ff f89d 	bl	800b6a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c56e:	68f9      	ldr	r1, [r7, #12]
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f7ff ff85 	bl	800c480 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c576:	e024      	b.n	800c5c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d008      	beq.n	800c590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c57e:	4b13      	ldr	r3, [pc, #76]	; (800c5cc <prvProcessTimerOrBlockTask+0x90>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d101      	bne.n	800c58c <prvProcessTimerOrBlockTask+0x50>
 800c588:	2301      	movs	r3, #1
 800c58a:	e000      	b.n	800c58e <prvProcessTimerOrBlockTask+0x52>
 800c58c:	2300      	movs	r3, #0
 800c58e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c590:	4b0f      	ldr	r3, [pc, #60]	; (800c5d0 <prvProcessTimerOrBlockTask+0x94>)
 800c592:	6818      	ldr	r0, [r3, #0]
 800c594:	687a      	ldr	r2, [r7, #4]
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	1ad3      	subs	r3, r2, r3
 800c59a:	683a      	ldr	r2, [r7, #0]
 800c59c:	4619      	mov	r1, r3
 800c59e:	f7fe fde5 	bl	800b16c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c5a2:	f7ff f881 	bl	800b6a8 <xTaskResumeAll>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d10a      	bne.n	800c5c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c5ac:	4b09      	ldr	r3, [pc, #36]	; (800c5d4 <prvProcessTimerOrBlockTask+0x98>)
 800c5ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5b2:	601a      	str	r2, [r3, #0]
 800c5b4:	f3bf 8f4f 	dsb	sy
 800c5b8:	f3bf 8f6f 	isb	sy
}
 800c5bc:	e001      	b.n	800c5c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c5be:	f7ff f873 	bl	800b6a8 <xTaskResumeAll>
}
 800c5c2:	bf00      	nop
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
 800c5ca:	bf00      	nop
 800c5cc:	20000e44 	.word	0x20000e44
 800c5d0:	20000e48 	.word	0x20000e48
 800c5d4:	e000ed04 	.word	0xe000ed04

0800c5d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b085      	sub	sp, #20
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c5e0:	4b0e      	ldr	r3, [pc, #56]	; (800c61c <prvGetNextExpireTime+0x44>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <prvGetNextExpireTime+0x16>
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	e000      	b.n	800c5f0 <prvGetNextExpireTime+0x18>
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d105      	bne.n	800c608 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c5fc:	4b07      	ldr	r3, [pc, #28]	; (800c61c <prvGetNextExpireTime+0x44>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	60fb      	str	r3, [r7, #12]
 800c606:	e001      	b.n	800c60c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c608:	2300      	movs	r3, #0
 800c60a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c60c:	68fb      	ldr	r3, [r7, #12]
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3714      	adds	r7, #20
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	20000e40 	.word	0x20000e40

0800c620 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b084      	sub	sp, #16
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c628:	f7ff f8dc 	bl	800b7e4 <xTaskGetTickCount>
 800c62c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c62e:	4b0b      	ldr	r3, [pc, #44]	; (800c65c <prvSampleTimeNow+0x3c>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	68fa      	ldr	r2, [r7, #12]
 800c634:	429a      	cmp	r2, r3
 800c636:	d205      	bcs.n	800c644 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c638:	f000 f936 	bl	800c8a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2201      	movs	r2, #1
 800c640:	601a      	str	r2, [r3, #0]
 800c642:	e002      	b.n	800c64a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2200      	movs	r2, #0
 800c648:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c64a:	4a04      	ldr	r2, [pc, #16]	; (800c65c <prvSampleTimeNow+0x3c>)
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c650:	68fb      	ldr	r3, [r7, #12]
}
 800c652:	4618      	mov	r0, r3
 800c654:	3710      	adds	r7, #16
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}
 800c65a:	bf00      	nop
 800c65c:	20000e50 	.word	0x20000e50

0800c660 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b086      	sub	sp, #24
 800c664:	af00      	add	r7, sp, #0
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	607a      	str	r2, [r7, #4]
 800c66c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c66e:	2300      	movs	r3, #0
 800c670:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	68ba      	ldr	r2, [r7, #8]
 800c676:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c67e:	68ba      	ldr	r2, [r7, #8]
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	429a      	cmp	r2, r3
 800c684:	d812      	bhi.n	800c6ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	1ad2      	subs	r2, r2, r3
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	699b      	ldr	r3, [r3, #24]
 800c690:	429a      	cmp	r2, r3
 800c692:	d302      	bcc.n	800c69a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c694:	2301      	movs	r3, #1
 800c696:	617b      	str	r3, [r7, #20]
 800c698:	e01b      	b.n	800c6d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c69a:	4b10      	ldr	r3, [pc, #64]	; (800c6dc <prvInsertTimerInActiveList+0x7c>)
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	3304      	adds	r3, #4
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	4610      	mov	r0, r2
 800c6a6:	f7fd fd24 	bl	800a0f2 <vListInsert>
 800c6aa:	e012      	b.n	800c6d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d206      	bcs.n	800c6c2 <prvInsertTimerInActiveList+0x62>
 800c6b4:	68ba      	ldr	r2, [r7, #8]
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d302      	bcc.n	800c6c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	617b      	str	r3, [r7, #20]
 800c6c0:	e007      	b.n	800c6d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c6c2:	4b07      	ldr	r3, [pc, #28]	; (800c6e0 <prvInsertTimerInActiveList+0x80>)
 800c6c4:	681a      	ldr	r2, [r3, #0]
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	3304      	adds	r3, #4
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	4610      	mov	r0, r2
 800c6ce:	f7fd fd10 	bl	800a0f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c6d2:	697b      	ldr	r3, [r7, #20]
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3718      	adds	r7, #24
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}
 800c6dc:	20000e44 	.word	0x20000e44
 800c6e0:	20000e40 	.word	0x20000e40

0800c6e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b08e      	sub	sp, #56	; 0x38
 800c6e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c6ea:	e0ca      	b.n	800c882 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	da18      	bge.n	800c724 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c6f2:	1d3b      	adds	r3, r7, #4
 800c6f4:	3304      	adds	r3, #4
 800c6f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c6f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10a      	bne.n	800c714 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c702:	f383 8811 	msr	BASEPRI, r3
 800c706:	f3bf 8f6f 	isb	sy
 800c70a:	f3bf 8f4f 	dsb	sy
 800c70e:	61fb      	str	r3, [r7, #28]
}
 800c710:	bf00      	nop
 800c712:	e7fe      	b.n	800c712 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c71a:	6850      	ldr	r0, [r2, #4]
 800c71c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c71e:	6892      	ldr	r2, [r2, #8]
 800c720:	4611      	mov	r1, r2
 800c722:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2b00      	cmp	r3, #0
 800c728:	f2c0 80aa 	blt.w	800c880 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c732:	695b      	ldr	r3, [r3, #20]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d004      	beq.n	800c742 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c73a:	3304      	adds	r3, #4
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7fd fd11 	bl	800a164 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c742:	463b      	mov	r3, r7
 800c744:	4618      	mov	r0, r3
 800c746:	f7ff ff6b 	bl	800c620 <prvSampleTimeNow>
 800c74a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2b09      	cmp	r3, #9
 800c750:	f200 8097 	bhi.w	800c882 <prvProcessReceivedCommands+0x19e>
 800c754:	a201      	add	r2, pc, #4	; (adr r2, 800c75c <prvProcessReceivedCommands+0x78>)
 800c756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c75a:	bf00      	nop
 800c75c:	0800c785 	.word	0x0800c785
 800c760:	0800c785 	.word	0x0800c785
 800c764:	0800c785 	.word	0x0800c785
 800c768:	0800c7f9 	.word	0x0800c7f9
 800c76c:	0800c80d 	.word	0x0800c80d
 800c770:	0800c857 	.word	0x0800c857
 800c774:	0800c785 	.word	0x0800c785
 800c778:	0800c785 	.word	0x0800c785
 800c77c:	0800c7f9 	.word	0x0800c7f9
 800c780:	0800c80d 	.word	0x0800c80d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c786:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c78a:	f043 0301 	orr.w	r3, r3, #1
 800c78e:	b2da      	uxtb	r2, r3
 800c790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c792:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c796:	68ba      	ldr	r2, [r7, #8]
 800c798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c79a:	699b      	ldr	r3, [r3, #24]
 800c79c:	18d1      	adds	r1, r2, r3
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7a4:	f7ff ff5c 	bl	800c660 <prvInsertTimerInActiveList>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d069      	beq.n	800c882 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7b0:	6a1b      	ldr	r3, [r3, #32]
 800c7b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c7bc:	f003 0304 	and.w	r3, r3, #4
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d05e      	beq.n	800c882 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c7c4:	68ba      	ldr	r2, [r7, #8]
 800c7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7c8:	699b      	ldr	r3, [r3, #24]
 800c7ca:	441a      	add	r2, r3
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	9300      	str	r3, [sp, #0]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7d6:	f7ff fe05 	bl	800c3e4 <xTimerGenericCommand>
 800c7da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c7dc:	6a3b      	ldr	r3, [r7, #32]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d14f      	bne.n	800c882 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e6:	f383 8811 	msr	BASEPRI, r3
 800c7ea:	f3bf 8f6f 	isb	sy
 800c7ee:	f3bf 8f4f 	dsb	sy
 800c7f2:	61bb      	str	r3, [r7, #24]
}
 800c7f4:	bf00      	nop
 800c7f6:	e7fe      	b.n	800c7f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c7f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c7fe:	f023 0301 	bic.w	r3, r3, #1
 800c802:	b2da      	uxtb	r2, r3
 800c804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c806:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c80a:	e03a      	b.n	800c882 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c80e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c812:	f043 0301 	orr.w	r3, r3, #1
 800c816:	b2da      	uxtb	r2, r3
 800c818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c81a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c81e:	68ba      	ldr	r2, [r7, #8]
 800c820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c822:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c826:	699b      	ldr	r3, [r3, #24]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10a      	bne.n	800c842 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c830:	f383 8811 	msr	BASEPRI, r3
 800c834:	f3bf 8f6f 	isb	sy
 800c838:	f3bf 8f4f 	dsb	sy
 800c83c:	617b      	str	r3, [r7, #20]
}
 800c83e:	bf00      	nop
 800c840:	e7fe      	b.n	800c840 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c844:	699a      	ldr	r2, [r3, #24]
 800c846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c848:	18d1      	adds	r1, r2, r3
 800c84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c84e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c850:	f7ff ff06 	bl	800c660 <prvInsertTimerInActiveList>
					break;
 800c854:	e015      	b.n	800c882 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c858:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c85c:	f003 0302 	and.w	r3, r3, #2
 800c860:	2b00      	cmp	r3, #0
 800c862:	d103      	bne.n	800c86c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c866:	f000 fbfb 	bl	800d060 <vPortFree>
 800c86a:	e00a      	b.n	800c882 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c872:	f023 0301 	bic.w	r3, r3, #1
 800c876:	b2da      	uxtb	r2, r3
 800c878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c87a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c87e:	e000      	b.n	800c882 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c880:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c882:	4b08      	ldr	r3, [pc, #32]	; (800c8a4 <prvProcessReceivedCommands+0x1c0>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	1d39      	adds	r1, r7, #4
 800c888:	2200      	movs	r2, #0
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7fe f862 	bl	800a954 <xQueueReceive>
 800c890:	4603      	mov	r3, r0
 800c892:	2b00      	cmp	r3, #0
 800c894:	f47f af2a 	bne.w	800c6ec <prvProcessReceivedCommands+0x8>
	}
}
 800c898:	bf00      	nop
 800c89a:	bf00      	nop
 800c89c:	3730      	adds	r7, #48	; 0x30
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20000e48 	.word	0x20000e48

0800c8a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b088      	sub	sp, #32
 800c8ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c8ae:	e048      	b.n	800c942 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c8b0:	4b2d      	ldr	r3, [pc, #180]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	68db      	ldr	r3, [r3, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8ba:	4b2b      	ldr	r3, [pc, #172]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	68db      	ldr	r3, [r3, #12]
 800c8c0:	68db      	ldr	r3, [r3, #12]
 800c8c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	3304      	adds	r3, #4
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7fd fc4b 	bl	800a164 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	6a1b      	ldr	r3, [r3, #32]
 800c8d2:	68f8      	ldr	r0, [r7, #12]
 800c8d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8dc:	f003 0304 	and.w	r3, r3, #4
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d02e      	beq.n	800c942 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	699b      	ldr	r3, [r3, #24]
 800c8e8:	693a      	ldr	r2, [r7, #16]
 800c8ea:	4413      	add	r3, r2
 800c8ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c8ee:	68ba      	ldr	r2, [r7, #8]
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d90e      	bls.n	800c914 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	68ba      	ldr	r2, [r7, #8]
 800c8fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	68fa      	ldr	r2, [r7, #12]
 800c900:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c902:	4b19      	ldr	r3, [pc, #100]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c904:	681a      	ldr	r2, [r3, #0]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	3304      	adds	r3, #4
 800c90a:	4619      	mov	r1, r3
 800c90c:	4610      	mov	r0, r2
 800c90e:	f7fd fbf0 	bl	800a0f2 <vListInsert>
 800c912:	e016      	b.n	800c942 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c914:	2300      	movs	r3, #0
 800c916:	9300      	str	r3, [sp, #0]
 800c918:	2300      	movs	r3, #0
 800c91a:	693a      	ldr	r2, [r7, #16]
 800c91c:	2100      	movs	r1, #0
 800c91e:	68f8      	ldr	r0, [r7, #12]
 800c920:	f7ff fd60 	bl	800c3e4 <xTimerGenericCommand>
 800c924:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d10a      	bne.n	800c942 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c930:	f383 8811 	msr	BASEPRI, r3
 800c934:	f3bf 8f6f 	isb	sy
 800c938:	f3bf 8f4f 	dsb	sy
 800c93c:	603b      	str	r3, [r7, #0]
}
 800c93e:	bf00      	nop
 800c940:	e7fe      	b.n	800c940 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c942:	4b09      	ldr	r3, [pc, #36]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d1b1      	bne.n	800c8b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c94c:	4b06      	ldr	r3, [pc, #24]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c952:	4b06      	ldr	r3, [pc, #24]	; (800c96c <prvSwitchTimerLists+0xc4>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4a04      	ldr	r2, [pc, #16]	; (800c968 <prvSwitchTimerLists+0xc0>)
 800c958:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c95a:	4a04      	ldr	r2, [pc, #16]	; (800c96c <prvSwitchTimerLists+0xc4>)
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	6013      	str	r3, [r2, #0]
}
 800c960:	bf00      	nop
 800c962:	3718      	adds	r7, #24
 800c964:	46bd      	mov	sp, r7
 800c966:	bd80      	pop	{r7, pc}
 800c968:	20000e40 	.word	0x20000e40
 800c96c:	20000e44 	.word	0x20000e44

0800c970 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c976:	f000 f985 	bl	800cc84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c97a:	4b15      	ldr	r3, [pc, #84]	; (800c9d0 <prvCheckForValidListAndQueue+0x60>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d120      	bne.n	800c9c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c982:	4814      	ldr	r0, [pc, #80]	; (800c9d4 <prvCheckForValidListAndQueue+0x64>)
 800c984:	f7fd fb64 	bl	800a050 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c988:	4813      	ldr	r0, [pc, #76]	; (800c9d8 <prvCheckForValidListAndQueue+0x68>)
 800c98a:	f7fd fb61 	bl	800a050 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c98e:	4b13      	ldr	r3, [pc, #76]	; (800c9dc <prvCheckForValidListAndQueue+0x6c>)
 800c990:	4a10      	ldr	r2, [pc, #64]	; (800c9d4 <prvCheckForValidListAndQueue+0x64>)
 800c992:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c994:	4b12      	ldr	r3, [pc, #72]	; (800c9e0 <prvCheckForValidListAndQueue+0x70>)
 800c996:	4a10      	ldr	r2, [pc, #64]	; (800c9d8 <prvCheckForValidListAndQueue+0x68>)
 800c998:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c99a:	2300      	movs	r3, #0
 800c99c:	9300      	str	r3, [sp, #0]
 800c99e:	4b11      	ldr	r3, [pc, #68]	; (800c9e4 <prvCheckForValidListAndQueue+0x74>)
 800c9a0:	4a11      	ldr	r2, [pc, #68]	; (800c9e8 <prvCheckForValidListAndQueue+0x78>)
 800c9a2:	2110      	movs	r1, #16
 800c9a4:	200a      	movs	r0, #10
 800c9a6:	f7fd fc6f 	bl	800a288 <xQueueGenericCreateStatic>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	4a08      	ldr	r2, [pc, #32]	; (800c9d0 <prvCheckForValidListAndQueue+0x60>)
 800c9ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c9b0:	4b07      	ldr	r3, [pc, #28]	; (800c9d0 <prvCheckForValidListAndQueue+0x60>)
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d005      	beq.n	800c9c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c9b8:	4b05      	ldr	r3, [pc, #20]	; (800c9d0 <prvCheckForValidListAndQueue+0x60>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	490b      	ldr	r1, [pc, #44]	; (800c9ec <prvCheckForValidListAndQueue+0x7c>)
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f7fe fb80 	bl	800b0c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9c4:	f000 f98e 	bl	800cce4 <vPortExitCritical>
}
 800c9c8:	bf00      	nop
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
 800c9ce:	bf00      	nop
 800c9d0:	20000e48 	.word	0x20000e48
 800c9d4:	20000e18 	.word	0x20000e18
 800c9d8:	20000e2c 	.word	0x20000e2c
 800c9dc:	20000e40 	.word	0x20000e40
 800c9e0:	20000e44 	.word	0x20000e44
 800c9e4:	20000ef4 	.word	0x20000ef4
 800c9e8:	20000e54 	.word	0x20000e54
 800c9ec:	0800e908 	.word	0x0800e908

0800c9f0 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b086      	sub	sp, #24
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d10a      	bne.n	800ca18 <pvTimerGetTimerID+0x28>
	__asm volatile
 800ca02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca06:	f383 8811 	msr	BASEPRI, r3
 800ca0a:	f3bf 8f6f 	isb	sy
 800ca0e:	f3bf 8f4f 	dsb	sy
 800ca12:	60fb      	str	r3, [r7, #12]
}
 800ca14:	bf00      	nop
 800ca16:	e7fe      	b.n	800ca16 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800ca18:	f000 f934 	bl	800cc84 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	69db      	ldr	r3, [r3, #28]
 800ca20:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ca22:	f000 f95f 	bl	800cce4 <vPortExitCritical>

	return pvReturn;
 800ca26:	693b      	ldr	r3, [r7, #16]
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	3718      	adds	r7, #24
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}

0800ca30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ca30:	b480      	push	{r7}
 800ca32:	b085      	sub	sp, #20
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	60f8      	str	r0, [r7, #12]
 800ca38:	60b9      	str	r1, [r7, #8]
 800ca3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	3b04      	subs	r3, #4
 800ca40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ca48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	3b04      	subs	r3, #4
 800ca4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	f023 0201 	bic.w	r2, r3, #1
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	3b04      	subs	r3, #4
 800ca5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ca60:	4a0c      	ldr	r2, [pc, #48]	; (800ca94 <pxPortInitialiseStack+0x64>)
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	3b14      	subs	r3, #20
 800ca6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ca6c:	687a      	ldr	r2, [r7, #4]
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	3b04      	subs	r3, #4
 800ca76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f06f 0202 	mvn.w	r2, #2
 800ca7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	3b20      	subs	r3, #32
 800ca84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ca86:	68fb      	ldr	r3, [r7, #12]
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	3714      	adds	r7, #20
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca92:	4770      	bx	lr
 800ca94:	0800ca99 	.word	0x0800ca99

0800ca98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b085      	sub	sp, #20
 800ca9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800caa2:	4b12      	ldr	r3, [pc, #72]	; (800caec <prvTaskExitError+0x54>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caaa:	d00a      	beq.n	800cac2 <prvTaskExitError+0x2a>
	__asm volatile
 800caac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab0:	f383 8811 	msr	BASEPRI, r3
 800cab4:	f3bf 8f6f 	isb	sy
 800cab8:	f3bf 8f4f 	dsb	sy
 800cabc:	60fb      	str	r3, [r7, #12]
}
 800cabe:	bf00      	nop
 800cac0:	e7fe      	b.n	800cac0 <prvTaskExitError+0x28>
	__asm volatile
 800cac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac6:	f383 8811 	msr	BASEPRI, r3
 800caca:	f3bf 8f6f 	isb	sy
 800cace:	f3bf 8f4f 	dsb	sy
 800cad2:	60bb      	str	r3, [r7, #8]
}
 800cad4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cad6:	bf00      	nop
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d0fc      	beq.n	800cad8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cade:	bf00      	nop
 800cae0:	bf00      	nop
 800cae2:	3714      	adds	r7, #20
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr
 800caec:	20000110 	.word	0x20000110

0800caf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800caf0:	4b07      	ldr	r3, [pc, #28]	; (800cb10 <pxCurrentTCBConst2>)
 800caf2:	6819      	ldr	r1, [r3, #0]
 800caf4:	6808      	ldr	r0, [r1, #0]
 800caf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cafa:	f380 8809 	msr	PSP, r0
 800cafe:	f3bf 8f6f 	isb	sy
 800cb02:	f04f 0000 	mov.w	r0, #0
 800cb06:	f380 8811 	msr	BASEPRI, r0
 800cb0a:	4770      	bx	lr
 800cb0c:	f3af 8000 	nop.w

0800cb10 <pxCurrentTCBConst2>:
 800cb10:	20000918 	.word	0x20000918
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cb14:	bf00      	nop
 800cb16:	bf00      	nop

0800cb18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cb18:	4808      	ldr	r0, [pc, #32]	; (800cb3c <prvPortStartFirstTask+0x24>)
 800cb1a:	6800      	ldr	r0, [r0, #0]
 800cb1c:	6800      	ldr	r0, [r0, #0]
 800cb1e:	f380 8808 	msr	MSP, r0
 800cb22:	f04f 0000 	mov.w	r0, #0
 800cb26:	f380 8814 	msr	CONTROL, r0
 800cb2a:	b662      	cpsie	i
 800cb2c:	b661      	cpsie	f
 800cb2e:	f3bf 8f4f 	dsb	sy
 800cb32:	f3bf 8f6f 	isb	sy
 800cb36:	df00      	svc	0
 800cb38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cb3a:	bf00      	nop
 800cb3c:	e000ed08 	.word	0xe000ed08

0800cb40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b086      	sub	sp, #24
 800cb44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cb46:	4b46      	ldr	r3, [pc, #280]	; (800cc60 <xPortStartScheduler+0x120>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a46      	ldr	r2, [pc, #280]	; (800cc64 <xPortStartScheduler+0x124>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d10a      	bne.n	800cb66 <xPortStartScheduler+0x26>
	__asm volatile
 800cb50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb54:	f383 8811 	msr	BASEPRI, r3
 800cb58:	f3bf 8f6f 	isb	sy
 800cb5c:	f3bf 8f4f 	dsb	sy
 800cb60:	613b      	str	r3, [r7, #16]
}
 800cb62:	bf00      	nop
 800cb64:	e7fe      	b.n	800cb64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cb66:	4b3e      	ldr	r3, [pc, #248]	; (800cc60 <xPortStartScheduler+0x120>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a3f      	ldr	r2, [pc, #252]	; (800cc68 <xPortStartScheduler+0x128>)
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d10a      	bne.n	800cb86 <xPortStartScheduler+0x46>
	__asm volatile
 800cb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb74:	f383 8811 	msr	BASEPRI, r3
 800cb78:	f3bf 8f6f 	isb	sy
 800cb7c:	f3bf 8f4f 	dsb	sy
 800cb80:	60fb      	str	r3, [r7, #12]
}
 800cb82:	bf00      	nop
 800cb84:	e7fe      	b.n	800cb84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb86:	4b39      	ldr	r3, [pc, #228]	; (800cc6c <xPortStartScheduler+0x12c>)
 800cb88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	22ff      	movs	r2, #255	; 0xff
 800cb96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cba0:	78fb      	ldrb	r3, [r7, #3]
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cba8:	b2da      	uxtb	r2, r3
 800cbaa:	4b31      	ldr	r3, [pc, #196]	; (800cc70 <xPortStartScheduler+0x130>)
 800cbac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cbae:	4b31      	ldr	r3, [pc, #196]	; (800cc74 <xPortStartScheduler+0x134>)
 800cbb0:	2207      	movs	r2, #7
 800cbb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cbb4:	e009      	b.n	800cbca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cbb6:	4b2f      	ldr	r3, [pc, #188]	; (800cc74 <xPortStartScheduler+0x134>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	4a2d      	ldr	r2, [pc, #180]	; (800cc74 <xPortStartScheduler+0x134>)
 800cbbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cbc0:	78fb      	ldrb	r3, [r7, #3]
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cbca:	78fb      	ldrb	r3, [r7, #3]
 800cbcc:	b2db      	uxtb	r3, r3
 800cbce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbd2:	2b80      	cmp	r3, #128	; 0x80
 800cbd4:	d0ef      	beq.n	800cbb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cbd6:	4b27      	ldr	r3, [pc, #156]	; (800cc74 <xPortStartScheduler+0x134>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f1c3 0307 	rsb	r3, r3, #7
 800cbde:	2b04      	cmp	r3, #4
 800cbe0:	d00a      	beq.n	800cbf8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe6:	f383 8811 	msr	BASEPRI, r3
 800cbea:	f3bf 8f6f 	isb	sy
 800cbee:	f3bf 8f4f 	dsb	sy
 800cbf2:	60bb      	str	r3, [r7, #8]
}
 800cbf4:	bf00      	nop
 800cbf6:	e7fe      	b.n	800cbf6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cbf8:	4b1e      	ldr	r3, [pc, #120]	; (800cc74 <xPortStartScheduler+0x134>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	021b      	lsls	r3, r3, #8
 800cbfe:	4a1d      	ldr	r2, [pc, #116]	; (800cc74 <xPortStartScheduler+0x134>)
 800cc00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cc02:	4b1c      	ldr	r3, [pc, #112]	; (800cc74 <xPortStartScheduler+0x134>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cc0a:	4a1a      	ldr	r2, [pc, #104]	; (800cc74 <xPortStartScheduler+0x134>)
 800cc0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	b2da      	uxtb	r2, r3
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cc16:	4b18      	ldr	r3, [pc, #96]	; (800cc78 <xPortStartScheduler+0x138>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4a17      	ldr	r2, [pc, #92]	; (800cc78 <xPortStartScheduler+0x138>)
 800cc1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cc20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cc22:	4b15      	ldr	r3, [pc, #84]	; (800cc78 <xPortStartScheduler+0x138>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4a14      	ldr	r2, [pc, #80]	; (800cc78 <xPortStartScheduler+0x138>)
 800cc28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cc2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cc2e:	f000 f8dd 	bl	800cdec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cc32:	4b12      	ldr	r3, [pc, #72]	; (800cc7c <xPortStartScheduler+0x13c>)
 800cc34:	2200      	movs	r2, #0
 800cc36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cc38:	f000 f8fc 	bl	800ce34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cc3c:	4b10      	ldr	r3, [pc, #64]	; (800cc80 <xPortStartScheduler+0x140>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a0f      	ldr	r2, [pc, #60]	; (800cc80 <xPortStartScheduler+0x140>)
 800cc42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cc46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cc48:	f7ff ff66 	bl	800cb18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cc4c:	f7fe fe94 	bl	800b978 <vTaskSwitchContext>
	prvTaskExitError();
 800cc50:	f7ff ff22 	bl	800ca98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3718      	adds	r7, #24
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	e000ed00 	.word	0xe000ed00
 800cc64:	410fc271 	.word	0x410fc271
 800cc68:	410fc270 	.word	0x410fc270
 800cc6c:	e000e400 	.word	0xe000e400
 800cc70:	20000f44 	.word	0x20000f44
 800cc74:	20000f48 	.word	0x20000f48
 800cc78:	e000ed20 	.word	0xe000ed20
 800cc7c:	20000110 	.word	0x20000110
 800cc80:	e000ef34 	.word	0xe000ef34

0800cc84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
	__asm volatile
 800cc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8e:	f383 8811 	msr	BASEPRI, r3
 800cc92:	f3bf 8f6f 	isb	sy
 800cc96:	f3bf 8f4f 	dsb	sy
 800cc9a:	607b      	str	r3, [r7, #4]
}
 800cc9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cc9e:	4b0f      	ldr	r3, [pc, #60]	; (800ccdc <vPortEnterCritical+0x58>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	3301      	adds	r3, #1
 800cca4:	4a0d      	ldr	r2, [pc, #52]	; (800ccdc <vPortEnterCritical+0x58>)
 800cca6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cca8:	4b0c      	ldr	r3, [pc, #48]	; (800ccdc <vPortEnterCritical+0x58>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d10f      	bne.n	800ccd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ccb0:	4b0b      	ldr	r3, [pc, #44]	; (800cce0 <vPortEnterCritical+0x5c>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d00a      	beq.n	800ccd0 <vPortEnterCritical+0x4c>
	__asm volatile
 800ccba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccbe:	f383 8811 	msr	BASEPRI, r3
 800ccc2:	f3bf 8f6f 	isb	sy
 800ccc6:	f3bf 8f4f 	dsb	sy
 800ccca:	603b      	str	r3, [r7, #0]
}
 800cccc:	bf00      	nop
 800ccce:	e7fe      	b.n	800ccce <vPortEnterCritical+0x4a>
	}
}
 800ccd0:	bf00      	nop
 800ccd2:	370c      	adds	r7, #12
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr
 800ccdc:	20000110 	.word	0x20000110
 800cce0:	e000ed04 	.word	0xe000ed04

0800cce4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cce4:	b480      	push	{r7}
 800cce6:	b083      	sub	sp, #12
 800cce8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ccea:	4b12      	ldr	r3, [pc, #72]	; (800cd34 <vPortExitCritical+0x50>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d10a      	bne.n	800cd08 <vPortExitCritical+0x24>
	__asm volatile
 800ccf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	607b      	str	r3, [r7, #4]
}
 800cd04:	bf00      	nop
 800cd06:	e7fe      	b.n	800cd06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cd08:	4b0a      	ldr	r3, [pc, #40]	; (800cd34 <vPortExitCritical+0x50>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	3b01      	subs	r3, #1
 800cd0e:	4a09      	ldr	r2, [pc, #36]	; (800cd34 <vPortExitCritical+0x50>)
 800cd10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cd12:	4b08      	ldr	r3, [pc, #32]	; (800cd34 <vPortExitCritical+0x50>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d105      	bne.n	800cd26 <vPortExitCritical+0x42>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	f383 8811 	msr	BASEPRI, r3
}
 800cd24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cd26:	bf00      	nop
 800cd28:	370c      	adds	r7, #12
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr
 800cd32:	bf00      	nop
 800cd34:	20000110 	.word	0x20000110
	...

0800cd40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cd40:	f3ef 8009 	mrs	r0, PSP
 800cd44:	f3bf 8f6f 	isb	sy
 800cd48:	4b15      	ldr	r3, [pc, #84]	; (800cda0 <pxCurrentTCBConst>)
 800cd4a:	681a      	ldr	r2, [r3, #0]
 800cd4c:	f01e 0f10 	tst.w	lr, #16
 800cd50:	bf08      	it	eq
 800cd52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cd56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd5a:	6010      	str	r0, [r2, #0]
 800cd5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cd60:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cd64:	f380 8811 	msr	BASEPRI, r0
 800cd68:	f3bf 8f4f 	dsb	sy
 800cd6c:	f3bf 8f6f 	isb	sy
 800cd70:	f7fe fe02 	bl	800b978 <vTaskSwitchContext>
 800cd74:	f04f 0000 	mov.w	r0, #0
 800cd78:	f380 8811 	msr	BASEPRI, r0
 800cd7c:	bc09      	pop	{r0, r3}
 800cd7e:	6819      	ldr	r1, [r3, #0]
 800cd80:	6808      	ldr	r0, [r1, #0]
 800cd82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd86:	f01e 0f10 	tst.w	lr, #16
 800cd8a:	bf08      	it	eq
 800cd8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cd90:	f380 8809 	msr	PSP, r0
 800cd94:	f3bf 8f6f 	isb	sy
 800cd98:	4770      	bx	lr
 800cd9a:	bf00      	nop
 800cd9c:	f3af 8000 	nop.w

0800cda0 <pxCurrentTCBConst>:
 800cda0:	20000918 	.word	0x20000918
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cda4:	bf00      	nop
 800cda6:	bf00      	nop

0800cda8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
	__asm volatile
 800cdae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb2:	f383 8811 	msr	BASEPRI, r3
 800cdb6:	f3bf 8f6f 	isb	sy
 800cdba:	f3bf 8f4f 	dsb	sy
 800cdbe:	607b      	str	r3, [r7, #4]
}
 800cdc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cdc2:	f7fe fd1f 	bl	800b804 <xTaskIncrementTick>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d003      	beq.n	800cdd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cdcc:	4b06      	ldr	r3, [pc, #24]	; (800cde8 <xPortSysTickHandler+0x40>)
 800cdce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdd2:	601a      	str	r2, [r3, #0]
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	f383 8811 	msr	BASEPRI, r3
}
 800cdde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cde0:	bf00      	nop
 800cde2:	3708      	adds	r7, #8
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	e000ed04 	.word	0xe000ed04

0800cdec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cdec:	b480      	push	{r7}
 800cdee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cdf0:	4b0b      	ldr	r3, [pc, #44]	; (800ce20 <vPortSetupTimerInterrupt+0x34>)
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cdf6:	4b0b      	ldr	r3, [pc, #44]	; (800ce24 <vPortSetupTimerInterrupt+0x38>)
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cdfc:	4b0a      	ldr	r3, [pc, #40]	; (800ce28 <vPortSetupTimerInterrupt+0x3c>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a0a      	ldr	r2, [pc, #40]	; (800ce2c <vPortSetupTimerInterrupt+0x40>)
 800ce02:	fba2 2303 	umull	r2, r3, r2, r3
 800ce06:	099b      	lsrs	r3, r3, #6
 800ce08:	4a09      	ldr	r2, [pc, #36]	; (800ce30 <vPortSetupTimerInterrupt+0x44>)
 800ce0a:	3b01      	subs	r3, #1
 800ce0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ce0e:	4b04      	ldr	r3, [pc, #16]	; (800ce20 <vPortSetupTimerInterrupt+0x34>)
 800ce10:	2207      	movs	r2, #7
 800ce12:	601a      	str	r2, [r3, #0]
}
 800ce14:	bf00      	nop
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr
 800ce1e:	bf00      	nop
 800ce20:	e000e010 	.word	0xe000e010
 800ce24:	e000e018 	.word	0xe000e018
 800ce28:	20000000 	.word	0x20000000
 800ce2c:	10624dd3 	.word	0x10624dd3
 800ce30:	e000e014 	.word	0xe000e014

0800ce34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ce34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ce44 <vPortEnableVFP+0x10>
 800ce38:	6801      	ldr	r1, [r0, #0]
 800ce3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ce3e:	6001      	str	r1, [r0, #0]
 800ce40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ce42:	bf00      	nop
 800ce44:	e000ed88 	.word	0xe000ed88

0800ce48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ce48:	b480      	push	{r7}
 800ce4a:	b085      	sub	sp, #20
 800ce4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ce4e:	f3ef 8305 	mrs	r3, IPSR
 800ce52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	2b0f      	cmp	r3, #15
 800ce58:	d914      	bls.n	800ce84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ce5a:	4a17      	ldr	r2, [pc, #92]	; (800ceb8 <vPortValidateInterruptPriority+0x70>)
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	4413      	add	r3, r2
 800ce60:	781b      	ldrb	r3, [r3, #0]
 800ce62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ce64:	4b15      	ldr	r3, [pc, #84]	; (800cebc <vPortValidateInterruptPriority+0x74>)
 800ce66:	781b      	ldrb	r3, [r3, #0]
 800ce68:	7afa      	ldrb	r2, [r7, #11]
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d20a      	bcs.n	800ce84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ce6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce72:	f383 8811 	msr	BASEPRI, r3
 800ce76:	f3bf 8f6f 	isb	sy
 800ce7a:	f3bf 8f4f 	dsb	sy
 800ce7e:	607b      	str	r3, [r7, #4]
}
 800ce80:	bf00      	nop
 800ce82:	e7fe      	b.n	800ce82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ce84:	4b0e      	ldr	r3, [pc, #56]	; (800cec0 <vPortValidateInterruptPriority+0x78>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ce8c:	4b0d      	ldr	r3, [pc, #52]	; (800cec4 <vPortValidateInterruptPriority+0x7c>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d90a      	bls.n	800ceaa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ce94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce98:	f383 8811 	msr	BASEPRI, r3
 800ce9c:	f3bf 8f6f 	isb	sy
 800cea0:	f3bf 8f4f 	dsb	sy
 800cea4:	603b      	str	r3, [r7, #0]
}
 800cea6:	bf00      	nop
 800cea8:	e7fe      	b.n	800cea8 <vPortValidateInterruptPriority+0x60>
	}
 800ceaa:	bf00      	nop
 800ceac:	3714      	adds	r7, #20
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb4:	4770      	bx	lr
 800ceb6:	bf00      	nop
 800ceb8:	e000e3f0 	.word	0xe000e3f0
 800cebc:	20000f44 	.word	0x20000f44
 800cec0:	e000ed0c 	.word	0xe000ed0c
 800cec4:	20000f48 	.word	0x20000f48

0800cec8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b08a      	sub	sp, #40	; 0x28
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ced0:	2300      	movs	r3, #0
 800ced2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ced4:	f7fe fbda 	bl	800b68c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ced8:	4b5b      	ldr	r3, [pc, #364]	; (800d048 <pvPortMalloc+0x180>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d101      	bne.n	800cee4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cee0:	f000 f920 	bl	800d124 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cee4:	4b59      	ldr	r3, [pc, #356]	; (800d04c <pvPortMalloc+0x184>)
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	4013      	ands	r3, r2
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	f040 8093 	bne.w	800d018 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d01d      	beq.n	800cf34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cef8:	2208      	movs	r2, #8
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	4413      	add	r3, r2
 800cefe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	f003 0307 	and.w	r3, r3, #7
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d014      	beq.n	800cf34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f023 0307 	bic.w	r3, r3, #7
 800cf10:	3308      	adds	r3, #8
 800cf12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f003 0307 	and.w	r3, r3, #7
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d00a      	beq.n	800cf34 <pvPortMalloc+0x6c>
	__asm volatile
 800cf1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf22:	f383 8811 	msr	BASEPRI, r3
 800cf26:	f3bf 8f6f 	isb	sy
 800cf2a:	f3bf 8f4f 	dsb	sy
 800cf2e:	617b      	str	r3, [r7, #20]
}
 800cf30:	bf00      	nop
 800cf32:	e7fe      	b.n	800cf32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d06e      	beq.n	800d018 <pvPortMalloc+0x150>
 800cf3a:	4b45      	ldr	r3, [pc, #276]	; (800d050 <pvPortMalloc+0x188>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	687a      	ldr	r2, [r7, #4]
 800cf40:	429a      	cmp	r2, r3
 800cf42:	d869      	bhi.n	800d018 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cf44:	4b43      	ldr	r3, [pc, #268]	; (800d054 <pvPortMalloc+0x18c>)
 800cf46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cf48:	4b42      	ldr	r3, [pc, #264]	; (800d054 <pvPortMalloc+0x18c>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf4e:	e004      	b.n	800cf5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cf50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	429a      	cmp	r2, r3
 800cf62:	d903      	bls.n	800cf6c <pvPortMalloc+0xa4>
 800cf64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d1f1      	bne.n	800cf50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cf6c:	4b36      	ldr	r3, [pc, #216]	; (800d048 <pvPortMalloc+0x180>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d050      	beq.n	800d018 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cf76:	6a3b      	ldr	r3, [r7, #32]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	2208      	movs	r2, #8
 800cf7c:	4413      	add	r3, r2
 800cf7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf82:	681a      	ldr	r2, [r3, #0]
 800cf84:	6a3b      	ldr	r3, [r7, #32]
 800cf86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8a:	685a      	ldr	r2, [r3, #4]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	1ad2      	subs	r2, r2, r3
 800cf90:	2308      	movs	r3, #8
 800cf92:	005b      	lsls	r3, r3, #1
 800cf94:	429a      	cmp	r2, r3
 800cf96:	d91f      	bls.n	800cfd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cf98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cfa0:	69bb      	ldr	r3, [r7, #24]
 800cfa2:	f003 0307 	and.w	r3, r3, #7
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d00a      	beq.n	800cfc0 <pvPortMalloc+0xf8>
	__asm volatile
 800cfaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfae:	f383 8811 	msr	BASEPRI, r3
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	f3bf 8f4f 	dsb	sy
 800cfba:	613b      	str	r3, [r7, #16]
}
 800cfbc:	bf00      	nop
 800cfbe:	e7fe      	b.n	800cfbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cfc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc2:	685a      	ldr	r2, [r3, #4]
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	1ad2      	subs	r2, r2, r3
 800cfc8:	69bb      	ldr	r3, [r7, #24]
 800cfca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cfcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfce:	687a      	ldr	r2, [r7, #4]
 800cfd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cfd2:	69b8      	ldr	r0, [r7, #24]
 800cfd4:	f000 f908 	bl	800d1e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cfd8:	4b1d      	ldr	r3, [pc, #116]	; (800d050 <pvPortMalloc+0x188>)
 800cfda:	681a      	ldr	r2, [r3, #0]
 800cfdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	1ad3      	subs	r3, r2, r3
 800cfe2:	4a1b      	ldr	r2, [pc, #108]	; (800d050 <pvPortMalloc+0x188>)
 800cfe4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cfe6:	4b1a      	ldr	r3, [pc, #104]	; (800d050 <pvPortMalloc+0x188>)
 800cfe8:	681a      	ldr	r2, [r3, #0]
 800cfea:	4b1b      	ldr	r3, [pc, #108]	; (800d058 <pvPortMalloc+0x190>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d203      	bcs.n	800cffa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cff2:	4b17      	ldr	r3, [pc, #92]	; (800d050 <pvPortMalloc+0x188>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	4a18      	ldr	r2, [pc, #96]	; (800d058 <pvPortMalloc+0x190>)
 800cff8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cffc:	685a      	ldr	r2, [r3, #4]
 800cffe:	4b13      	ldr	r3, [pc, #76]	; (800d04c <pvPortMalloc+0x184>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	431a      	orrs	r2, r3
 800d004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d006:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d00a:	2200      	movs	r2, #0
 800d00c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d00e:	4b13      	ldr	r3, [pc, #76]	; (800d05c <pvPortMalloc+0x194>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	3301      	adds	r3, #1
 800d014:	4a11      	ldr	r2, [pc, #68]	; (800d05c <pvPortMalloc+0x194>)
 800d016:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d018:	f7fe fb46 	bl	800b6a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d01c:	69fb      	ldr	r3, [r7, #28]
 800d01e:	f003 0307 	and.w	r3, r3, #7
 800d022:	2b00      	cmp	r3, #0
 800d024:	d00a      	beq.n	800d03c <pvPortMalloc+0x174>
	__asm volatile
 800d026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d02a:	f383 8811 	msr	BASEPRI, r3
 800d02e:	f3bf 8f6f 	isb	sy
 800d032:	f3bf 8f4f 	dsb	sy
 800d036:	60fb      	str	r3, [r7, #12]
}
 800d038:	bf00      	nop
 800d03a:	e7fe      	b.n	800d03a <pvPortMalloc+0x172>
	return pvReturn;
 800d03c:	69fb      	ldr	r3, [r7, #28]
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3728      	adds	r7, #40	; 0x28
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}
 800d046:	bf00      	nop
 800d048:	20004b54 	.word	0x20004b54
 800d04c:	20004b68 	.word	0x20004b68
 800d050:	20004b58 	.word	0x20004b58
 800d054:	20004b4c 	.word	0x20004b4c
 800d058:	20004b5c 	.word	0x20004b5c
 800d05c:	20004b60 	.word	0x20004b60

0800d060 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b086      	sub	sp, #24
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d04d      	beq.n	800d10e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d072:	2308      	movs	r3, #8
 800d074:	425b      	negs	r3, r3
 800d076:	697a      	ldr	r2, [r7, #20]
 800d078:	4413      	add	r3, r2
 800d07a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	685a      	ldr	r2, [r3, #4]
 800d084:	4b24      	ldr	r3, [pc, #144]	; (800d118 <vPortFree+0xb8>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4013      	ands	r3, r2
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d10a      	bne.n	800d0a4 <vPortFree+0x44>
	__asm volatile
 800d08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d092:	f383 8811 	msr	BASEPRI, r3
 800d096:	f3bf 8f6f 	isb	sy
 800d09a:	f3bf 8f4f 	dsb	sy
 800d09e:	60fb      	str	r3, [r7, #12]
}
 800d0a0:	bf00      	nop
 800d0a2:	e7fe      	b.n	800d0a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d00a      	beq.n	800d0c2 <vPortFree+0x62>
	__asm volatile
 800d0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b0:	f383 8811 	msr	BASEPRI, r3
 800d0b4:	f3bf 8f6f 	isb	sy
 800d0b8:	f3bf 8f4f 	dsb	sy
 800d0bc:	60bb      	str	r3, [r7, #8]
}
 800d0be:	bf00      	nop
 800d0c0:	e7fe      	b.n	800d0c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	685a      	ldr	r2, [r3, #4]
 800d0c6:	4b14      	ldr	r3, [pc, #80]	; (800d118 <vPortFree+0xb8>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	4013      	ands	r3, r2
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d01e      	beq.n	800d10e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d11a      	bne.n	800d10e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	685a      	ldr	r2, [r3, #4]
 800d0dc:	4b0e      	ldr	r3, [pc, #56]	; (800d118 <vPortFree+0xb8>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	43db      	mvns	r3, r3
 800d0e2:	401a      	ands	r2, r3
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d0e8:	f7fe fad0 	bl	800b68c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	685a      	ldr	r2, [r3, #4]
 800d0f0:	4b0a      	ldr	r3, [pc, #40]	; (800d11c <vPortFree+0xbc>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	4413      	add	r3, r2
 800d0f6:	4a09      	ldr	r2, [pc, #36]	; (800d11c <vPortFree+0xbc>)
 800d0f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d0fa:	6938      	ldr	r0, [r7, #16]
 800d0fc:	f000 f874 	bl	800d1e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d100:	4b07      	ldr	r3, [pc, #28]	; (800d120 <vPortFree+0xc0>)
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	3301      	adds	r3, #1
 800d106:	4a06      	ldr	r2, [pc, #24]	; (800d120 <vPortFree+0xc0>)
 800d108:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d10a:	f7fe facd 	bl	800b6a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d10e:	bf00      	nop
 800d110:	3718      	adds	r7, #24
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}
 800d116:	bf00      	nop
 800d118:	20004b68 	.word	0x20004b68
 800d11c:	20004b58 	.word	0x20004b58
 800d120:	20004b64 	.word	0x20004b64

0800d124 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d124:	b480      	push	{r7}
 800d126:	b085      	sub	sp, #20
 800d128:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d12a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d12e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d130:	4b27      	ldr	r3, [pc, #156]	; (800d1d0 <prvHeapInit+0xac>)
 800d132:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f003 0307 	and.w	r3, r3, #7
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d00c      	beq.n	800d158 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	3307      	adds	r3, #7
 800d142:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f023 0307 	bic.w	r3, r3, #7
 800d14a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d14c:	68ba      	ldr	r2, [r7, #8]
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	1ad3      	subs	r3, r2, r3
 800d152:	4a1f      	ldr	r2, [pc, #124]	; (800d1d0 <prvHeapInit+0xac>)
 800d154:	4413      	add	r3, r2
 800d156:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d15c:	4a1d      	ldr	r2, [pc, #116]	; (800d1d4 <prvHeapInit+0xb0>)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d162:	4b1c      	ldr	r3, [pc, #112]	; (800d1d4 <prvHeapInit+0xb0>)
 800d164:	2200      	movs	r2, #0
 800d166:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	68ba      	ldr	r2, [r7, #8]
 800d16c:	4413      	add	r3, r2
 800d16e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d170:	2208      	movs	r2, #8
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	1a9b      	subs	r3, r3, r2
 800d176:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f023 0307 	bic.w	r3, r3, #7
 800d17e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	4a15      	ldr	r2, [pc, #84]	; (800d1d8 <prvHeapInit+0xb4>)
 800d184:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d186:	4b14      	ldr	r3, [pc, #80]	; (800d1d8 <prvHeapInit+0xb4>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	2200      	movs	r2, #0
 800d18c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d18e:	4b12      	ldr	r3, [pc, #72]	; (800d1d8 <prvHeapInit+0xb4>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	2200      	movs	r2, #0
 800d194:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	68fa      	ldr	r2, [r7, #12]
 800d19e:	1ad2      	subs	r2, r2, r3
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d1a4:	4b0c      	ldr	r3, [pc, #48]	; (800d1d8 <prvHeapInit+0xb4>)
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	685b      	ldr	r3, [r3, #4]
 800d1b0:	4a0a      	ldr	r2, [pc, #40]	; (800d1dc <prvHeapInit+0xb8>)
 800d1b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	4a09      	ldr	r2, [pc, #36]	; (800d1e0 <prvHeapInit+0xbc>)
 800d1ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d1bc:	4b09      	ldr	r3, [pc, #36]	; (800d1e4 <prvHeapInit+0xc0>)
 800d1be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d1c2:	601a      	str	r2, [r3, #0]
}
 800d1c4:	bf00      	nop
 800d1c6:	3714      	adds	r7, #20
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr
 800d1d0:	20000f4c 	.word	0x20000f4c
 800d1d4:	20004b4c 	.word	0x20004b4c
 800d1d8:	20004b54 	.word	0x20004b54
 800d1dc:	20004b5c 	.word	0x20004b5c
 800d1e0:	20004b58 	.word	0x20004b58
 800d1e4:	20004b68 	.word	0x20004b68

0800d1e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b085      	sub	sp, #20
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d1f0:	4b28      	ldr	r3, [pc, #160]	; (800d294 <prvInsertBlockIntoFreeList+0xac>)
 800d1f2:	60fb      	str	r3, [r7, #12]
 800d1f4:	e002      	b.n	800d1fc <prvInsertBlockIntoFreeList+0x14>
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	60fb      	str	r3, [r7, #12]
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	687a      	ldr	r2, [r7, #4]
 800d202:	429a      	cmp	r2, r3
 800d204:	d8f7      	bhi.n	800d1f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	68ba      	ldr	r2, [r7, #8]
 800d210:	4413      	add	r3, r2
 800d212:	687a      	ldr	r2, [r7, #4]
 800d214:	429a      	cmp	r2, r3
 800d216:	d108      	bne.n	800d22a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	685a      	ldr	r2, [r3, #4]
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	685b      	ldr	r3, [r3, #4]
 800d220:	441a      	add	r2, r3
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	68ba      	ldr	r2, [r7, #8]
 800d234:	441a      	add	r2, r3
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d118      	bne.n	800d270 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	4b15      	ldr	r3, [pc, #84]	; (800d298 <prvInsertBlockIntoFreeList+0xb0>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	429a      	cmp	r2, r3
 800d248:	d00d      	beq.n	800d266 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	685a      	ldr	r2, [r3, #4]
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	685b      	ldr	r3, [r3, #4]
 800d254:	441a      	add	r2, r3
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	681a      	ldr	r2, [r3, #0]
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	601a      	str	r2, [r3, #0]
 800d264:	e008      	b.n	800d278 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d266:	4b0c      	ldr	r3, [pc, #48]	; (800d298 <prvInsertBlockIntoFreeList+0xb0>)
 800d268:	681a      	ldr	r2, [r3, #0]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	601a      	str	r2, [r3, #0]
 800d26e:	e003      	b.n	800d278 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d278:	68fa      	ldr	r2, [r7, #12]
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d002      	beq.n	800d286 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	687a      	ldr	r2, [r7, #4]
 800d284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d286:	bf00      	nop
 800d288:	3714      	adds	r7, #20
 800d28a:	46bd      	mov	sp, r7
 800d28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop
 800d294:	20004b4c 	.word	0x20004b4c
 800d298:	20004b54 	.word	0x20004b54

0800d29c <ostimer_callback>:
    master->com_status = osErrorTimeout;
    return osError;
}

static void ostimer_callback(void *args)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
    modbus_master *master = args;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	60fb      	str	r3, [r7, #12]
    if (master->rx_len == (MB_MASTER_BUFFER_LENGTH - master->uart_port->uart->hdmarx->Instance->NDTR))
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d2ae:	461a      	mov	r2, r3
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	685b      	ldr	r3, [r3, #4]
 800d2bc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	d109      	bne.n	800d2d8 <ostimer_callback+0x3c>
    {
        master->idle_timer_flag = 1;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(master->idle_sem);
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7fc fdd0 	bl	8009e78 <osSemaphoreRelease>
    }
}
 800d2d8:	bf00      	nop
 800d2da:	3710      	adds	r7, #16
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	bd80      	pop	{r7, pc}

0800d2e0 <master_init>:

void master_init(modbus_master *master, modbus_port *port, uint16_t slave_id)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b084      	sub	sp, #16
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	4613      	mov	r3, r2
 800d2ec:	80fb      	strh	r3, [r7, #6]
    master->idle_sem = osSemaphoreNew(1, 0, NULL);
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	2001      	movs	r0, #1
 800d2f4:	f7fc fce4 	bl	8009cc0 <osSemaphoreNew>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    master->idle_timer = osTimerNew(ostimer_callback, osTimerOnce, (void *)master, NULL);
 800d300:	2300      	movs	r3, #0
 800d302:	68fa      	ldr	r2, [r7, #12]
 800d304:	2100      	movs	r1, #0
 800d306:	480f      	ldr	r0, [pc, #60]	; (800d344 <master_init+0x64>)
 800d308:	f7fc fc30 	bl	8009b6c <osTimerNew>
 800d30c:	4602      	mov	r2, r0
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    master->uart_port = port;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	68ba      	ldr	r2, [r7, #8]
 800d318:	601a      	str	r2, [r3, #0]
    master->slave_id = slave_id;
 800d31a:	88fb      	ldrh	r3, [r7, #6]
 800d31c:	b2da      	uxtb	r2, r3
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	711a      	strb	r2, [r3, #4]
    __HAL_UART_ENABLE_IT(master->uart_port->uart, UART_IT_IDLE);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	68da      	ldr	r2, [r3, #12]
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f042 0210 	orr.w	r2, r2, #16
 800d338:	60da      	str	r2, [r3, #12]
}
 800d33a:	bf00      	nop
 800d33c:	3710      	adds	r7, #16
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	0800d29d 	.word	0x0800d29d

0800d348 <master_set_tx_rx>:

void master_set_tx_rx(modbus_master *master, uart_tx_rx_enum dir)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	460b      	mov	r3, r1
 800d352:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(master->uart_port->gpio_port, master->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	6858      	ldr	r0, [r3, #4]
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	8919      	ldrh	r1, [r3, #8]
 800d360:	78fb      	ldrb	r3, [r7, #3]
 800d362:	2b01      	cmp	r3, #1
 800d364:	bf0c      	ite	eq
 800d366:	2301      	moveq	r3, #1
 800d368:	2300      	movne	r3, #0
 800d36a:	b2db      	uxtb	r3, r3
 800d36c:	461a      	mov	r2, r3
 800d36e:	f7f7 ffd3 	bl	8005318 <HAL_GPIO_WritePin>
}
 800d372:	bf00      	nop
 800d374:	3708      	adds	r7, #8
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <master_uart_idle>:

void master_uart_idle(modbus_master *master)
{
 800d37a:	b580      	push	{r7, lr}
 800d37c:	b084      	sub	sp, #16
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]
    if (((READ_REG(master->uart_port->uart->Instance->SR) & USART_SR_IDLE) != RESET) && ((READ_REG(master->uart_port->uart->Instance->CR1) & USART_CR1_IDLEIE) != RESET))
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f003 0310 	and.w	r3, r3, #16
 800d390:	2b00      	cmp	r3, #0
 800d392:	d02e      	beq.n	800d3f2 <master_uart_idle+0x78>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	68db      	ldr	r3, [r3, #12]
 800d39e:	f003 0310 	and.w	r3, r3, #16
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d025      	beq.n	800d3f2 <master_uart_idle+0x78>
    {
        __HAL_UART_CLEAR_IDLEFLAG(master->uart_port->uart);
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	60fb      	str	r3, [r7, #12]
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	60fb      	str	r3, [r7, #12]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	60fb      	str	r3, [r7, #12]
 800d3c2:	68fb      	ldr	r3, [r7, #12]
        master->rx_len = MB_MASTER_BUFFER_LENGTH - master->uart_port->uart->hdmarx->Instance->NDTR;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	b29b      	uxth	r3, r3
 800d3d2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d3d6:	b29a      	uxth	r2, r3
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
        master->idle_timer_flag = 0;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(master->idle_sem);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7fc fd43 	bl	8009e78 <osSemaphoreRelease>
    }
}
 800d3f2:	bf00      	nop
 800d3f4:	3710      	adds	r7, #16
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}
	...

0800d3fc <slave_crc16>:
    0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5, 0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92,
    0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C, 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40};

static void slave_crc16(modbus_slave *slave, uint8_t *buffer)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
    slave->crc_hi = 0xFF;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	22ff      	movs	r2, #255	; 0xff
 800d40a:	719a      	strb	r2, [r3, #6]
    slave->crc_lo = 0xFF;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	22ff      	movs	r2, #255	; 0xff
 800d410:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 800d412:	e01c      	b.n	800d44e <slave_crc16+0x52>
    {
        slave->buff_index = slave->crc_hi ^ *buffer++;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	799a      	ldrb	r2, [r3, #6]
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	1c59      	adds	r1, r3, #1
 800d41c:	6039      	str	r1, [r7, #0]
 800d41e:	781b      	ldrb	r3, [r3, #0]
 800d420:	4053      	eors	r3, r2
 800d422:	b2db      	uxtb	r3, r3
 800d424:	b29a      	uxth	r2, r3
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	815a      	strh	r2, [r3, #10]
        slave->crc_hi = slave->crc_lo ^ crc_hi[slave->buff_index];
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	79da      	ldrb	r2, [r3, #7]
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	895b      	ldrh	r3, [r3, #10]
 800d432:	4619      	mov	r1, r3
 800d434:	4b0d      	ldr	r3, [pc, #52]	; (800d46c <slave_crc16+0x70>)
 800d436:	5c5b      	ldrb	r3, [r3, r1]
 800d438:	4053      	eors	r3, r2
 800d43a:	b2da      	uxtb	r2, r3
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	719a      	strb	r2, [r3, #6]
        slave->crc_lo = crc_lo[slave->buff_index];
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	895b      	ldrh	r3, [r3, #10]
 800d444:	461a      	mov	r2, r3
 800d446:	4b0a      	ldr	r3, [pc, #40]	; (800d470 <slave_crc16+0x74>)
 800d448:	5c9a      	ldrb	r2, [r3, r2]
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	891b      	ldrh	r3, [r3, #8]
 800d452:	1e5a      	subs	r2, r3, #1
 800d454:	b291      	uxth	r1, r2
 800d456:	687a      	ldr	r2, [r7, #4]
 800d458:	8111      	strh	r1, [r2, #8]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d1da      	bne.n	800d414 <slave_crc16+0x18>
    }
}
 800d45e:	bf00      	nop
 800d460:	bf00      	nop
 800d462:	370c      	adds	r7, #12
 800d464:	46bd      	mov	sp, r7
 800d466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46a:	4770      	bx	lr
 800d46c:	0800ea80 	.word	0x0800ea80
 800d470:	0800eb80 	.word	0x0800eb80

0800d474 <slave_validate_cmd>:

static osStatus_t slave_validate_cmd(modbus_slave *slave)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b082      	sub	sp, #8
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
    if (slave->rx_len < 8 || slave->rx_buf[0] != slave->slave_id)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d482:	2b07      	cmp	r3, #7
 800d484:	d905      	bls.n	800d492 <slave_validate_cmd+0x1e>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	7b1a      	ldrb	r2, [r3, #12]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	791b      	ldrb	r3, [r3, #4]
 800d48e:	429a      	cmp	r2, r3
 800d490:	d002      	beq.n	800d498 <slave_validate_cmd+0x24>
    {
        return osError;
 800d492:	f04f 33ff 	mov.w	r3, #4294967295
 800d496:	e026      	b.n	800d4e6 <slave_validate_cmd+0x72>
    }
    slave->buff_len = slave->rx_len - 2;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d49e:	3b02      	subs	r3, #2
 800d4a0:	b29a      	uxth	r2, r3
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->rx_buf);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	330c      	adds	r3, #12
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	f7ff ffa5 	bl	800d3fc <slave_crc16>
    if ((slave->crc_hi != slave->rx_buf[slave->rx_len - 2]) || (slave->crc_lo != slave->rx_buf[slave->rx_len - 1]))
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	799a      	ldrb	r2, [r3, #6]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d4bc:	3b02      	subs	r3, #2
 800d4be:	6879      	ldr	r1, [r7, #4]
 800d4c0:	440b      	add	r3, r1
 800d4c2:	7b1b      	ldrb	r3, [r3, #12]
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d10a      	bne.n	800d4de <slave_validate_cmd+0x6a>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	79da      	ldrb	r2, [r3, #7]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d4d2:	3b01      	subs	r3, #1
 800d4d4:	6879      	ldr	r1, [r7, #4]
 800d4d6:	440b      	add	r3, r1
 800d4d8:	7b1b      	ldrb	r3, [r3, #12]
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	d002      	beq.n	800d4e4 <slave_validate_cmd+0x70>
    {
        return osError;
 800d4de:	f04f 33ff 	mov.w	r3, #4294967295
 800d4e2:	e000      	b.n	800d4e6 <slave_validate_cmd+0x72>
    }
    return osOK;
 800d4e4:	2300      	movs	r3, #0
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3708      	adds	r7, #8
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <slave_handle_read_discs>:

static void slave_handle_read_discs(modbus_slave *slave)
{
 800d4ee:	b480      	push	{r7}
 800d4f0:	b087      	sub	sp, #28
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	7b9b      	ldrb	r3, [r3, #14]
 800d4fa:	b29b      	uxth	r3, r3
 800d4fc:	021b      	lsls	r3, r3, #8
 800d4fe:	b29a      	uxth	r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	7bdb      	ldrb	r3, [r3, #15]
 800d504:	b29b      	uxth	r3, r3
 800d506:	4413      	add	r3, r2
 800d508:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	7c1b      	ldrb	r3, [r3, #16]
 800d50e:	b29b      	uxth	r3, r3
 800d510:	021b      	lsls	r3, r3, #8
 800d512:	b29a      	uxth	r2, r3
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	7c5b      	ldrb	r3, [r3, #17]
 800d518:	b29b      	uxth	r3, r3
 800d51a:	4413      	add	r3, r2
 800d51c:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2200      	movs	r2, #0
 800d522:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d52c:	1c5a      	adds	r2, r3, #1
 800d52e:	b291      	uxth	r1, r2
 800d530:	687a      	ldr	r2, [r7, #4]
 800d532:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d536:	4619      	mov	r1, r3
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	791a      	ldrb	r2, [r3, #4]
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	440b      	add	r3, r1
 800d540:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800d544:	8a7a      	ldrh	r2, [r7, #18]
 800d546:	8a3b      	ldrh	r3, [r7, #16]
 800d548:	4413      	add	r3, r2
 800d54a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d54e:	dd20      	ble.n	800d592 <slave_handle_read_discs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	7b5a      	ldrb	r2, [r3, #13]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d55a:	1c59      	adds	r1, r3, #1
 800d55c:	b288      	uxth	r0, r1
 800d55e:	6879      	ldr	r1, [r7, #4]
 800d560:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800d564:	4619      	mov	r1, r3
 800d566:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800d56a:	b2da      	uxtb	r2, r3
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	440b      	add	r3, r1
 800d570:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d57a:	1c5a      	adds	r2, r3, #1
 800d57c:	b291      	uxth	r1, r2
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d584:	461a      	mov	r2, r3
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	4413      	add	r3, r2
 800d58a:	2202      	movs	r2, #2
 800d58c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 800d590:	e072      	b.n	800d678 <slave_handle_read_discs+0x18a>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 800d592:	8a3b      	ldrh	r3, [r7, #16]
 800d594:	f003 0307 	and.w	r3, r3, #7
 800d598:	b29b      	uxth	r3, r3
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d103      	bne.n	800d5a6 <slave_handle_read_discs+0xb8>
 800d59e:	8a3b      	ldrh	r3, [r7, #16]
 800d5a0:	08db      	lsrs	r3, r3, #3
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	e004      	b.n	800d5b0 <slave_handle_read_discs+0xc2>
 800d5a6:	8a3b      	ldrh	r3, [r7, #16]
 800d5a8:	08db      	lsrs	r3, r3, #3
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	b29b      	uxth	r3, r3
 800d5b0:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d5bc:	1c5a      	adds	r2, r3, #1
 800d5be:	b291      	uxth	r1, r2
 800d5c0:	687a      	ldr	r2, [r7, #4]
 800d5c2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d5c6:	4619      	mov	r1, r3
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	7b5a      	ldrb	r2, [r3, #13]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	440b      	add	r3, r1
 800d5d0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d5da:	1c5a      	adds	r2, r3, #1
 800d5dc:	b291      	uxth	r1, r2
 800d5de:	687a      	ldr	r2, [r7, #4]
 800d5e0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d5e4:	4619      	mov	r1, r3
 800d5e6:	89fb      	ldrh	r3, [r7, #14]
 800d5e8:	b2da      	uxtb	r2, r3
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	440b      	add	r3, r1
 800d5ee:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	82bb      	strh	r3, [r7, #20]
 800d5f6:	e03a      	b.n	800d66e <slave_handle_read_discs+0x180>
            if (i % 8 == 0)
 800d5f8:	8abb      	ldrh	r3, [r7, #20]
 800d5fa:	f003 0307 	and.w	r3, r3, #7
 800d5fe:	b29b      	uxth	r3, r3
 800d600:	2b00      	cmp	r3, #0
 800d602:	d101      	bne.n	800d608 <slave_handle_read_discs+0x11a>
                byte_data = 0x00;
 800d604:	2300      	movs	r3, #0
 800d606:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 800d608:	8aba      	ldrh	r2, [r7, #20]
 800d60a:	8a3b      	ldrh	r3, [r7, #16]
 800d60c:	429a      	cmp	r2, r3
 800d60e:	d214      	bcs.n	800d63a <slave_handle_read_discs+0x14c>
                byte_data = (slave->regs->discs[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800d616:	8a79      	ldrh	r1, [r7, #18]
 800d618:	8abb      	ldrh	r3, [r7, #20]
 800d61a:	440b      	add	r3, r1
 800d61c:	5cd3      	ldrb	r3, [r2, r3]
 800d61e:	2b01      	cmp	r3, #1
 800d620:	d106      	bne.n	800d630 <slave_handle_read_discs+0x142>
 800d622:	7dfb      	ldrb	r3, [r7, #23]
 800d624:	085b      	lsrs	r3, r3, #1
 800d626:	b2db      	uxtb	r3, r3
 800d628:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d62c:	b2db      	uxtb	r3, r3
 800d62e:	e002      	b.n	800d636 <slave_handle_read_discs+0x148>
 800d630:	7dfb      	ldrb	r3, [r7, #23]
 800d632:	085b      	lsrs	r3, r3, #1
 800d634:	b2db      	uxtb	r3, r3
 800d636:	75fb      	strb	r3, [r7, #23]
 800d638:	e002      	b.n	800d640 <slave_handle_read_discs+0x152>
                byte_data = byte_data >> 1 & 0x7F;
 800d63a:	7dfb      	ldrb	r3, [r7, #23]
 800d63c:	085b      	lsrs	r3, r3, #1
 800d63e:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 800d640:	8abb      	ldrh	r3, [r7, #20]
 800d642:	3301      	adds	r3, #1
 800d644:	f003 0307 	and.w	r3, r3, #7
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d10d      	bne.n	800d668 <slave_handle_read_discs+0x17a>
                slave->tx_buf[slave->tx_len++] = byte_data;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d652:	1c5a      	adds	r2, r3, #1
 800d654:	b291      	uxth	r1, r2
 800d656:	687a      	ldr	r2, [r7, #4]
 800d658:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d65c:	461a      	mov	r2, r3
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	4413      	add	r3, r2
 800d662:	7dfa      	ldrb	r2, [r7, #23]
 800d664:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800d668:	8abb      	ldrh	r3, [r7, #20]
 800d66a:	3301      	adds	r3, #1
 800d66c:	82bb      	strh	r3, [r7, #20]
 800d66e:	8aba      	ldrh	r2, [r7, #20]
 800d670:	89fb      	ldrh	r3, [r7, #14]
 800d672:	00db      	lsls	r3, r3, #3
 800d674:	429a      	cmp	r2, r3
 800d676:	dbbf      	blt.n	800d5f8 <slave_handle_read_discs+0x10a>
}
 800d678:	bf00      	nop
 800d67a:	371c      	adds	r7, #28
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr

0800d684 <slave_handle_read_coils>:

static void slave_handle_read_coils(modbus_slave *slave)
{
 800d684:	b480      	push	{r7}
 800d686:	b087      	sub	sp, #28
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	7b9b      	ldrb	r3, [r3, #14]
 800d690:	b29b      	uxth	r3, r3
 800d692:	021b      	lsls	r3, r3, #8
 800d694:	b29a      	uxth	r2, r3
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	7bdb      	ldrb	r3, [r3, #15]
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	4413      	add	r3, r2
 800d69e:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	7c1b      	ldrb	r3, [r3, #16]
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	021b      	lsls	r3, r3, #8
 800d6a8:	b29a      	uxth	r2, r3
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	7c5b      	ldrb	r3, [r3, #17]
 800d6ae:	b29b      	uxth	r3, r3
 800d6b0:	4413      	add	r3, r2
 800d6b2:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d6c2:	1c5a      	adds	r2, r3, #1
 800d6c4:	b291      	uxth	r1, r2
 800d6c6:	687a      	ldr	r2, [r7, #4]
 800d6c8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d6cc:	4619      	mov	r1, r3
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	791a      	ldrb	r2, [r3, #4]
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	440b      	add	r3, r1
 800d6d6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800d6da:	8a7a      	ldrh	r2, [r7, #18]
 800d6dc:	8a3b      	ldrh	r3, [r7, #16]
 800d6de:	4413      	add	r3, r2
 800d6e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d6e4:	dd20      	ble.n	800d728 <slave_handle_read_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	7b5a      	ldrb	r2, [r3, #13]
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d6f0:	1c59      	adds	r1, r3, #1
 800d6f2:	b288      	uxth	r0, r1
 800d6f4:	6879      	ldr	r1, [r7, #4]
 800d6f6:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800d6fa:	4619      	mov	r1, r3
 800d6fc:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800d700:	b2da      	uxtb	r2, r3
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	440b      	add	r3, r1
 800d706:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d710:	1c5a      	adds	r2, r3, #1
 800d712:	b291      	uxth	r1, r2
 800d714:	687a      	ldr	r2, [r7, #4]
 800d716:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d71a:	461a      	mov	r2, r3
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	4413      	add	r3, r2
 800d720:	2202      	movs	r2, #2
 800d722:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 800d726:	e074      	b.n	800d812 <slave_handle_read_coils+0x18e>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 800d728:	8a3b      	ldrh	r3, [r7, #16]
 800d72a:	f003 0307 	and.w	r3, r3, #7
 800d72e:	b29b      	uxth	r3, r3
 800d730:	2b00      	cmp	r3, #0
 800d732:	d103      	bne.n	800d73c <slave_handle_read_coils+0xb8>
 800d734:	8a3b      	ldrh	r3, [r7, #16]
 800d736:	08db      	lsrs	r3, r3, #3
 800d738:	b29b      	uxth	r3, r3
 800d73a:	e004      	b.n	800d746 <slave_handle_read_coils+0xc2>
 800d73c:	8a3b      	ldrh	r3, [r7, #16]
 800d73e:	08db      	lsrs	r3, r3, #3
 800d740:	b29b      	uxth	r3, r3
 800d742:	3301      	adds	r3, #1
 800d744:	b29b      	uxth	r3, r3
 800d746:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 800d748:	2300      	movs	r3, #0
 800d74a:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d752:	1c5a      	adds	r2, r3, #1
 800d754:	b291      	uxth	r1, r2
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d75c:	4619      	mov	r1, r3
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	7b5a      	ldrb	r2, [r3, #13]
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	440b      	add	r3, r1
 800d766:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d770:	1c5a      	adds	r2, r3, #1
 800d772:	b291      	uxth	r1, r2
 800d774:	687a      	ldr	r2, [r7, #4]
 800d776:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d77a:	4619      	mov	r1, r3
 800d77c:	89fb      	ldrh	r3, [r7, #14]
 800d77e:	b2da      	uxtb	r2, r3
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	440b      	add	r3, r1
 800d784:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800d788:	2300      	movs	r3, #0
 800d78a:	82bb      	strh	r3, [r7, #20]
 800d78c:	e03c      	b.n	800d808 <slave_handle_read_coils+0x184>
            if (i % 8 == 0)
 800d78e:	8abb      	ldrh	r3, [r7, #20]
 800d790:	f003 0307 	and.w	r3, r3, #7
 800d794:	b29b      	uxth	r3, r3
 800d796:	2b00      	cmp	r3, #0
 800d798:	d101      	bne.n	800d79e <slave_handle_read_coils+0x11a>
                byte_data = 0x00;
 800d79a:	2300      	movs	r3, #0
 800d79c:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 800d79e:	8aba      	ldrh	r2, [r7, #20]
 800d7a0:	8a3b      	ldrh	r3, [r7, #16]
 800d7a2:	429a      	cmp	r2, r3
 800d7a4:	d216      	bcs.n	800d7d4 <slave_handle_read_coils+0x150>
                byte_data = (slave->regs->coils[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800d7ac:	8a79      	ldrh	r1, [r7, #18]
 800d7ae:	8abb      	ldrh	r3, [r7, #20]
 800d7b0:	440b      	add	r3, r1
 800d7b2:	4413      	add	r3, r2
 800d7b4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d106      	bne.n	800d7ca <slave_handle_read_coils+0x146>
 800d7bc:	7dfb      	ldrb	r3, [r7, #23]
 800d7be:	085b      	lsrs	r3, r3, #1
 800d7c0:	b2db      	uxtb	r3, r3
 800d7c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	e002      	b.n	800d7d0 <slave_handle_read_coils+0x14c>
 800d7ca:	7dfb      	ldrb	r3, [r7, #23]
 800d7cc:	085b      	lsrs	r3, r3, #1
 800d7ce:	b2db      	uxtb	r3, r3
 800d7d0:	75fb      	strb	r3, [r7, #23]
 800d7d2:	e002      	b.n	800d7da <slave_handle_read_coils+0x156>
                byte_data = byte_data >> 1 & 0x7F;
 800d7d4:	7dfb      	ldrb	r3, [r7, #23]
 800d7d6:	085b      	lsrs	r3, r3, #1
 800d7d8:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 800d7da:	8abb      	ldrh	r3, [r7, #20]
 800d7dc:	3301      	adds	r3, #1
 800d7de:	f003 0307 	and.w	r3, r3, #7
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d10d      	bne.n	800d802 <slave_handle_read_coils+0x17e>
                slave->tx_buf[slave->tx_len++] = byte_data;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	b291      	uxth	r1, r2
 800d7f0:	687a      	ldr	r2, [r7, #4]
 800d7f2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d7f6:	461a      	mov	r2, r3
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	4413      	add	r3, r2
 800d7fc:	7dfa      	ldrb	r2, [r7, #23]
 800d7fe:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800d802:	8abb      	ldrh	r3, [r7, #20]
 800d804:	3301      	adds	r3, #1
 800d806:	82bb      	strh	r3, [r7, #20]
 800d808:	8aba      	ldrh	r2, [r7, #20]
 800d80a:	89fb      	ldrh	r3, [r7, #14]
 800d80c:	00db      	lsls	r3, r3, #3
 800d80e:	429a      	cmp	r2, r3
 800d810:	dbbd      	blt.n	800d78e <slave_handle_read_coils+0x10a>
}
 800d812:	bf00      	nop
 800d814:	371c      	adds	r7, #28
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr

0800d81e <slave_handle_read_input_regs>:

static void slave_handle_read_input_regs(modbus_slave *slave)
{
 800d81e:	b480      	push	{r7}
 800d820:	b085      	sub	sp, #20
 800d822:	af00      	add	r7, sp, #0
 800d824:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	7b9b      	ldrb	r3, [r3, #14]
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	021b      	lsls	r3, r3, #8
 800d82e:	b29a      	uxth	r2, r3
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	7bdb      	ldrb	r3, [r3, #15]
 800d834:	b29b      	uxth	r3, r3
 800d836:	4413      	add	r3, r2
 800d838:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	7c1b      	ldrb	r3, [r3, #16]
 800d83e:	b29b      	uxth	r3, r3
 800d840:	021b      	lsls	r3, r3, #8
 800d842:	b29a      	uxth	r2, r3
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	7c5b      	ldrb	r3, [r3, #17]
 800d848:	b29b      	uxth	r3, r3
 800d84a:	4413      	add	r3, r2
 800d84c:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2200      	movs	r2, #0
 800d852:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d85c:	1c5a      	adds	r2, r3, #1
 800d85e:	b291      	uxth	r1, r2
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d866:	4619      	mov	r1, r3
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	791a      	ldrb	r2, [r3, #4]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	440b      	add	r3, r1
 800d870:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800d874:	89ba      	ldrh	r2, [r7, #12]
 800d876:	897b      	ldrh	r3, [r7, #10]
 800d878:	4413      	add	r3, r2
 800d87a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d87e:	dd20      	ble.n	800d8c2 <slave_handle_read_input_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	7b5a      	ldrb	r2, [r3, #13]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d88a:	1c59      	adds	r1, r3, #1
 800d88c:	b288      	uxth	r0, r1
 800d88e:	6879      	ldr	r1, [r7, #4]
 800d890:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800d894:	4619      	mov	r1, r3
 800d896:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800d89a:	b2da      	uxtb	r2, r3
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	440b      	add	r3, r1
 800d8a0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d8aa:	1c5a      	adds	r2, r3, #1
 800d8ac:	b291      	uxth	r1, r2
 800d8ae:	687a      	ldr	r2, [r7, #4]
 800d8b0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d8b4:	461a      	mov	r2, r3
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	2202      	movs	r2, #2
 800d8bc:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
        }
    }
}
 800d8c0:	e05b      	b.n	800d97a <slave_handle_read_input_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d8c8:	1c5a      	adds	r2, r3, #1
 800d8ca:	b291      	uxth	r1, r2
 800d8cc:	687a      	ldr	r2, [r7, #4]
 800d8ce:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d8d2:	4619      	mov	r1, r3
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	7b5a      	ldrb	r2, [r3, #13]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	440b      	add	r3, r1
 800d8dc:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 800d8e0:	897b      	ldrh	r3, [r7, #10]
 800d8e2:	b2da      	uxtb	r2, r3
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d8ea:	1c59      	adds	r1, r3, #1
 800d8ec:	b288      	uxth	r0, r1
 800d8ee:	6879      	ldr	r1, [r7, #4]
 800d8f0:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800d8f4:	4619      	mov	r1, r3
 800d8f6:	0053      	lsls	r3, r2, #1
 800d8f8:	b2da      	uxtb	r2, r3
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	440b      	add	r3, r1
 800d8fe:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800d902:	2300      	movs	r3, #0
 800d904:	81fb      	strh	r3, [r7, #14]
 800d906:	e034      	b.n	800d972 <slave_handle_read_input_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800d90e:	89f9      	ldrh	r1, [r7, #14]
 800d910:	89ba      	ldrh	r2, [r7, #12]
 800d912:	440a      	add	r2, r1
 800d914:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800d918:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800d91c:	121b      	asrs	r3, r3, #8
 800d91e:	b218      	sxth	r0, r3
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d926:	1c5a      	adds	r2, r3, #1
 800d928:	b291      	uxth	r1, r2
 800d92a:	687a      	ldr	r2, [r7, #4]
 800d92c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d930:	4619      	mov	r1, r3
 800d932:	b2c2      	uxtb	r2, r0
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	440b      	add	r3, r1
 800d938:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800d942:	89f9      	ldrh	r1, [r7, #14]
 800d944:	89ba      	ldrh	r2, [r7, #12]
 800d946:	440a      	add	r2, r1
 800d948:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800d94c:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d956:	1c5a      	adds	r2, r3, #1
 800d958:	b291      	uxth	r1, r2
 800d95a:	687a      	ldr	r2, [r7, #4]
 800d95c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d960:	4619      	mov	r1, r3
 800d962:	b2c2      	uxtb	r2, r0
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	440b      	add	r3, r1
 800d968:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800d96c:	89fb      	ldrh	r3, [r7, #14]
 800d96e:	3301      	adds	r3, #1
 800d970:	81fb      	strh	r3, [r7, #14]
 800d972:	89fa      	ldrh	r2, [r7, #14]
 800d974:	897b      	ldrh	r3, [r7, #10]
 800d976:	429a      	cmp	r2, r3
 800d978:	d3c6      	bcc.n	800d908 <slave_handle_read_input_regs+0xea>
}
 800d97a:	bf00      	nop
 800d97c:	3714      	adds	r7, #20
 800d97e:	46bd      	mov	sp, r7
 800d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d984:	4770      	bx	lr

0800d986 <slave_handle_read_holding_regs>:

static void slave_handle_read_holding_regs(modbus_slave *slave)
{
 800d986:	b480      	push	{r7}
 800d988:	b085      	sub	sp, #20
 800d98a:	af00      	add	r7, sp, #0
 800d98c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	7b9b      	ldrb	r3, [r3, #14]
 800d992:	b29b      	uxth	r3, r3
 800d994:	021b      	lsls	r3, r3, #8
 800d996:	b29a      	uxth	r2, r3
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	7bdb      	ldrb	r3, [r3, #15]
 800d99c:	b29b      	uxth	r3, r3
 800d99e:	4413      	add	r3, r2
 800d9a0:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	7c1b      	ldrb	r3, [r3, #16]
 800d9a6:	b29b      	uxth	r3, r3
 800d9a8:	021b      	lsls	r3, r3, #8
 800d9aa:	b29a      	uxth	r2, r3
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	7c5b      	ldrb	r3, [r3, #17]
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	4413      	add	r3, r2
 800d9b4:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d9c4:	1c5a      	adds	r2, r3, #1
 800d9c6:	b291      	uxth	r1, r2
 800d9c8:	687a      	ldr	r2, [r7, #4]
 800d9ca:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d9ce:	4619      	mov	r1, r3
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	791a      	ldrb	r2, [r3, #4]
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	440b      	add	r3, r1
 800d9d8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800d9dc:	89ba      	ldrh	r2, [r7, #12]
 800d9de:	897b      	ldrh	r3, [r7, #10]
 800d9e0:	4413      	add	r3, r2
 800d9e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d9e6:	dd20      	ble.n	800da2a <slave_handle_read_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	7b5a      	ldrb	r2, [r3, #13]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d9f2:	1c59      	adds	r1, r3, #1
 800d9f4:	b288      	uxth	r0, r1
 800d9f6:	6879      	ldr	r1, [r7, #4]
 800d9f8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800da02:	b2da      	uxtb	r2, r3
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	440b      	add	r3, r1
 800da08:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da12:	1c5a      	adds	r2, r3, #1
 800da14:	b291      	uxth	r1, r2
 800da16:	687a      	ldr	r2, [r7, #4]
 800da18:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da1c:	461a      	mov	r2, r3
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	4413      	add	r3, r2
 800da22:	2202      	movs	r2, #2
 800da24:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
        }
    }
}
 800da28:	e05b      	b.n	800dae2 <slave_handle_read_holding_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da30:	1c5a      	adds	r2, r3, #1
 800da32:	b291      	uxth	r1, r2
 800da34:	687a      	ldr	r2, [r7, #4]
 800da36:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da3a:	4619      	mov	r1, r3
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	7b5a      	ldrb	r2, [r3, #13]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	440b      	add	r3, r1
 800da44:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 800da48:	897b      	ldrh	r3, [r7, #10]
 800da4a:	b2da      	uxtb	r2, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da52:	1c59      	adds	r1, r3, #1
 800da54:	b288      	uxth	r0, r1
 800da56:	6879      	ldr	r1, [r7, #4]
 800da58:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800da5c:	4619      	mov	r1, r3
 800da5e:	0053      	lsls	r3, r2, #1
 800da60:	b2da      	uxtb	r2, r3
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	440b      	add	r3, r1
 800da66:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800da6a:	2300      	movs	r3, #0
 800da6c:	81fb      	strh	r3, [r7, #14]
 800da6e:	e034      	b.n	800dada <slave_handle_read_holding_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800da76:	89f9      	ldrh	r1, [r7, #14]
 800da78:	89ba      	ldrh	r2, [r7, #12]
 800da7a:	440a      	add	r2, r1
 800da7c:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800da80:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800da84:	121b      	asrs	r3, r3, #8
 800da86:	b218      	sxth	r0, r3
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da8e:	1c5a      	adds	r2, r3, #1
 800da90:	b291      	uxth	r1, r2
 800da92:	687a      	ldr	r2, [r7, #4]
 800da94:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da98:	4619      	mov	r1, r3
 800da9a:	b2c2      	uxtb	r2, r0
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	440b      	add	r3, r1
 800daa0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800daaa:	89f9      	ldrh	r1, [r7, #14]
 800daac:	89ba      	ldrh	r2, [r7, #12]
 800daae:	440a      	add	r2, r1
 800dab0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800dab4:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dabe:	1c5a      	adds	r2, r3, #1
 800dac0:	b291      	uxth	r1, r2
 800dac2:	687a      	ldr	r2, [r7, #4]
 800dac4:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dac8:	4619      	mov	r1, r3
 800daca:	b2c2      	uxtb	r2, r0
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	440b      	add	r3, r1
 800dad0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800dad4:	89fb      	ldrh	r3, [r7, #14]
 800dad6:	3301      	adds	r3, #1
 800dad8:	81fb      	strh	r3, [r7, #14]
 800dada:	89fa      	ldrh	r2, [r7, #14]
 800dadc:	897b      	ldrh	r3, [r7, #10]
 800dade:	429a      	cmp	r2, r3
 800dae0:	d3c6      	bcc.n	800da70 <slave_handle_read_holding_regs+0xea>
}
 800dae2:	bf00      	nop
 800dae4:	3714      	adds	r7, #20
 800dae6:	46bd      	mov	sp, r7
 800dae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daec:	4770      	bx	lr

0800daee <slave_compose_write_reply_tx_buffer>:

static void slave_compose_write_reply_tx_buffer(modbus_slave *slave)
{
 800daee:	b480      	push	{r7}
 800daf0:	b083      	sub	sp, #12
 800daf2:	af00      	add	r7, sp, #0
 800daf4:	6078      	str	r0, [r7, #4]
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dafc:	1c5a      	adds	r2, r3, #1
 800dafe:	b291      	uxth	r1, r2
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800db06:	4619      	mov	r1, r3
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	7b5a      	ldrb	r2, [r3, #13]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	440b      	add	r3, r1
 800db10:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[2];
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800db1a:	1c5a      	adds	r2, r3, #1
 800db1c:	b291      	uxth	r1, r2
 800db1e:	687a      	ldr	r2, [r7, #4]
 800db20:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800db24:	4619      	mov	r1, r3
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	7b9a      	ldrb	r2, [r3, #14]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	440b      	add	r3, r1
 800db2e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[3];
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800db38:	1c5a      	adds	r2, r3, #1
 800db3a:	b291      	uxth	r1, r2
 800db3c:	687a      	ldr	r2, [r7, #4]
 800db3e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800db42:	4619      	mov	r1, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	7bda      	ldrb	r2, [r3, #15]
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	440b      	add	r3, r1
 800db4c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[4];
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800db56:	1c5a      	adds	r2, r3, #1
 800db58:	b291      	uxth	r1, r2
 800db5a:	687a      	ldr	r2, [r7, #4]
 800db5c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800db60:	4619      	mov	r1, r3
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	7c1a      	ldrb	r2, [r3, #16]
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	440b      	add	r3, r1
 800db6a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[5];
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800db74:	1c5a      	adds	r2, r3, #1
 800db76:	b291      	uxth	r1, r2
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800db7e:	4619      	mov	r1, r3
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	7c5a      	ldrb	r2, [r3, #17]
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	440b      	add	r3, r1
 800db88:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
}
 800db8c:	bf00      	nop
 800db8e:	370c      	adds	r7, #12
 800db90:	46bd      	mov	sp, r7
 800db92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db96:	4770      	bx	lr

0800db98 <slave_handle_write_single_coil>:

static void slave_handle_write_single_coil(modbus_slave *slave)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b084      	sub	sp, #16
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	7b9b      	ldrb	r3, [r3, #14]
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	021b      	lsls	r3, r3, #8
 800dba8:	b29a      	uxth	r2, r3
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	7bdb      	ldrb	r3, [r3, #15]
 800dbae:	b29b      	uxth	r3, r3
 800dbb0:	4413      	add	r3, r2
 800dbb2:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	b291      	uxth	r1, r2
 800dbc6:	687a      	ldr	r2, [r7, #4]
 800dbc8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dbcc:	4619      	mov	r1, r3
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	791a      	ldrb	r2, [r3, #4]
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	440b      	add	r3, r1
 800dbd6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 800dbda:	89fb      	ldrh	r3, [r7, #14]
 800dbdc:	2bff      	cmp	r3, #255	; 0xff
 800dbde:	d920      	bls.n	800dc22 <slave_handle_write_single_coil+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	7b5a      	ldrb	r2, [r3, #13]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dbea:	1c59      	adds	r1, r3, #1
 800dbec:	b288      	uxth	r0, r1
 800dbee:	6879      	ldr	r1, [r7, #4]
 800dbf0:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800dbfa:	b2da      	uxtb	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	440b      	add	r3, r1
 800dc00:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dc0a:	1c5a      	adds	r2, r3, #1
 800dc0c:	b291      	uxth	r1, r2
 800dc0e:	687a      	ldr	r2, [r7, #4]
 800dc10:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dc14:	461a      	mov	r2, r3
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	4413      	add	r3, r2
 800dc1a:	2202      	movs	r2, #2
 800dc1c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
    }
}
 800dc20:	e011      	b.n	800dc46 <slave_handle_write_single_coil+0xae>
        slave_compose_write_reply_tx_buffer(slave);
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f7ff ff63 	bl	800daee <slave_compose_write_reply_tx_buffer>
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	7c1b      	ldrb	r3, [r3, #16]
 800dc2c:	2bff      	cmp	r3, #255	; 0xff
 800dc2e:	bf0c      	ite	eq
 800dc30:	2301      	moveq	r3, #1
 800dc32:	2300      	movne	r3, #0
 800dc34:	b2d9      	uxtb	r1, r3
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800dc3c:	89fb      	ldrh	r3, [r7, #14]
 800dc3e:	4413      	add	r3, r2
 800dc40:	460a      	mov	r2, r1
 800dc42:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
}
 800dc46:	bf00      	nop
 800dc48:	3710      	adds	r7, #16
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}

0800dc4e <slave_handle_write_multi_coils>:

static void slave_handle_write_multi_coils(modbus_slave *slave)
{
 800dc4e:	b580      	push	{r7, lr}
 800dc50:	b084      	sub	sp, #16
 800dc52:	af00      	add	r7, sp, #0
 800dc54:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	7b9b      	ldrb	r3, [r3, #14]
 800dc5a:	b29b      	uxth	r3, r3
 800dc5c:	021b      	lsls	r3, r3, #8
 800dc5e:	b29a      	uxth	r2, r3
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	7bdb      	ldrb	r3, [r3, #15]
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	4413      	add	r3, r2
 800dc68:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	7c1b      	ldrb	r3, [r3, #16]
 800dc6e:	b29b      	uxth	r3, r3
 800dc70:	021b      	lsls	r3, r3, #8
 800dc72:	b29a      	uxth	r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	7c5b      	ldrb	r3, [r3, #17]
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	4413      	add	r3, r2
 800dc7c:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2200      	movs	r2, #0
 800dc82:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dc8c:	1c5a      	adds	r2, r3, #1
 800dc8e:	b291      	uxth	r1, r2
 800dc90:	687a      	ldr	r2, [r7, #4]
 800dc92:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dc96:	4619      	mov	r1, r3
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	791a      	ldrb	r2, [r3, #4]
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	440b      	add	r3, r1
 800dca0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800dca4:	89ba      	ldrh	r2, [r7, #12]
 800dca6:	897b      	ldrh	r3, [r7, #10]
 800dca8:	4413      	add	r3, r2
 800dcaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dcae:	dd20      	ble.n	800dcf2 <slave_handle_write_multi_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	7b5a      	ldrb	r2, [r3, #13]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dcba:	1c59      	adds	r1, r3, #1
 800dcbc:	b288      	uxth	r0, r1
 800dcbe:	6879      	ldr	r1, [r7, #4]
 800dcc0:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800dcca:	b2da      	uxtb	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	440b      	add	r3, r1
 800dcd0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dcda:	1c5a      	adds	r2, r3, #1
 800dcdc:	b291      	uxth	r1, r2
 800dcde:	687a      	ldr	r2, [r7, #4]
 800dce0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dce4:	461a      	mov	r2, r3
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	4413      	add	r3, r2
 800dcea:	2202      	movs	r2, #2
 800dcec:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
        }
    }
}
 800dcf0:	e027      	b.n	800dd42 <slave_handle_write_multi_coils+0xf4>
        slave_compose_write_reply_tx_buffer(slave);
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f7ff fefb 	bl	800daee <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	81fb      	strh	r3, [r7, #14]
 800dcfc:	e01d      	b.n	800dd3a <slave_handle_write_multi_coils+0xec>
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
 800dcfe:	89fb      	ldrh	r3, [r7, #14]
 800dd00:	08db      	lsrs	r3, r3, #3
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	3307      	adds	r3, #7
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	4413      	add	r3, r2
 800dd0a:	7b1b      	ldrb	r3, [r3, #12]
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	89fb      	ldrh	r3, [r7, #14]
 800dd10:	f003 0307 	and.w	r3, r3, #7
 800dd14:	fa42 f303 	asr.w	r3, r2, r3
 800dd18:	b2d9      	uxtb	r1, r3
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800dd20:	89b8      	ldrh	r0, [r7, #12]
 800dd22:	89fb      	ldrh	r3, [r7, #14]
 800dd24:	4403      	add	r3, r0
 800dd26:	f001 0101 	and.w	r1, r1, #1
 800dd2a:	b2c9      	uxtb	r1, r1
 800dd2c:	4413      	add	r3, r2
 800dd2e:	460a      	mov	r2, r1
 800dd30:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
        for (uint16_t i = 0; i < qty; i++)
 800dd34:	89fb      	ldrh	r3, [r7, #14]
 800dd36:	3301      	adds	r3, #1
 800dd38:	81fb      	strh	r3, [r7, #14]
 800dd3a:	89fa      	ldrh	r2, [r7, #14]
 800dd3c:	897b      	ldrh	r3, [r7, #10]
 800dd3e:	429a      	cmp	r2, r3
 800dd40:	d3dd      	bcc.n	800dcfe <slave_handle_write_multi_coils+0xb0>
}
 800dd42:	bf00      	nop
 800dd44:	3710      	adds	r7, #16
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}

0800dd4a <slave_handle_write_single_holding_reg>:

static void slave_handle_write_single_holding_reg(modbus_slave *slave)
{
 800dd4a:	b580      	push	{r7, lr}
 800dd4c:	b084      	sub	sp, #16
 800dd4e:	af00      	add	r7, sp, #0
 800dd50:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	7b9b      	ldrb	r3, [r3, #14]
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	021b      	lsls	r3, r3, #8
 800dd5a:	b29a      	uxth	r2, r3
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	7bdb      	ldrb	r3, [r3, #15]
 800dd60:	b29b      	uxth	r3, r3
 800dd62:	4413      	add	r3, r2
 800dd64:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	2200      	movs	r2, #0
 800dd6a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dd74:	1c5a      	adds	r2, r3, #1
 800dd76:	b291      	uxth	r1, r2
 800dd78:	687a      	ldr	r2, [r7, #4]
 800dd7a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dd7e:	4619      	mov	r1, r3
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	791a      	ldrb	r2, [r3, #4]
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	440b      	add	r3, r1
 800dd88:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 800dd8c:	89fb      	ldrh	r3, [r7, #14]
 800dd8e:	2bff      	cmp	r3, #255	; 0xff
 800dd90:	d920      	bls.n	800ddd4 <slave_handle_write_single_holding_reg+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	7b5a      	ldrb	r2, [r3, #13]
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dd9c:	1c59      	adds	r1, r3, #1
 800dd9e:	b288      	uxth	r0, r1
 800dda0:	6879      	ldr	r1, [r7, #4]
 800dda2:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dda6:	4619      	mov	r1, r3
 800dda8:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800ddac:	b2da      	uxtb	r2, r3
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	440b      	add	r3, r1
 800ddb2:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800ddbc:	1c5a      	adds	r2, r3, #1
 800ddbe:	b291      	uxth	r1, r2
 800ddc0:	687a      	ldr	r2, [r7, #4]
 800ddc2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	4413      	add	r3, r2
 800ddcc:	2202      	movs	r2, #2
 800ddce:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
    }
}
 800ddd2:	e015      	b.n	800de00 <slave_handle_write_single_holding_reg+0xb6>
        slave_compose_write_reply_tx_buffer(slave);
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f7ff fe8a 	bl	800daee <slave_compose_write_reply_tx_buffer>
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	7c1b      	ldrb	r3, [r3, #16]
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	021b      	lsls	r3, r3, #8
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	7c5b      	ldrb	r3, [r3, #17]
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	4413      	add	r3, r2
 800ddec:	b299      	uxth	r1, r3
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800ddf4:	89fa      	ldrh	r2, [r7, #14]
 800ddf6:	b209      	sxth	r1, r1
 800ddf8:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800ddfc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 800de00:	bf00      	nop
 800de02:	3710      	adds	r7, #16
 800de04:	46bd      	mov	sp, r7
 800de06:	bd80      	pop	{r7, pc}

0800de08 <slave_handle_write_multi_holding_regs>:

static void slave_handle_write_multi_holding_regs(modbus_slave *slave)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	7b9b      	ldrb	r3, [r3, #14]
 800de14:	b29b      	uxth	r3, r3
 800de16:	021b      	lsls	r3, r3, #8
 800de18:	b29a      	uxth	r2, r3
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	7bdb      	ldrb	r3, [r3, #15]
 800de1e:	b29b      	uxth	r3, r3
 800de20:	4413      	add	r3, r2
 800de22:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	7c1b      	ldrb	r3, [r3, #16]
 800de28:	b29b      	uxth	r3, r3
 800de2a:	021b      	lsls	r3, r3, #8
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	7c5b      	ldrb	r3, [r3, #17]
 800de32:	b29b      	uxth	r3, r3
 800de34:	4413      	add	r3, r2
 800de36:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2200      	movs	r2, #0
 800de3c:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de46:	1c5a      	adds	r2, r3, #1
 800de48:	b291      	uxth	r1, r2
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800de50:	4619      	mov	r1, r3
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	791a      	ldrb	r2, [r3, #4]
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	440b      	add	r3, r1
 800de5a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800de5e:	89ba      	ldrh	r2, [r7, #12]
 800de60:	897b      	ldrh	r3, [r7, #10]
 800de62:	4413      	add	r3, r2
 800de64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de68:	dd20      	ble.n	800deac <slave_handle_write_multi_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	7b5a      	ldrb	r2, [r3, #13]
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de74:	1c59      	adds	r1, r3, #1
 800de76:	b288      	uxth	r0, r1
 800de78:	6879      	ldr	r1, [r7, #4]
 800de7a:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800de7e:	4619      	mov	r1, r3
 800de80:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800de84:	b2da      	uxtb	r2, r3
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	440b      	add	r3, r1
 800de8a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de94:	1c5a      	adds	r2, r3, #1
 800de96:	b291      	uxth	r1, r2
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800de9e:	461a      	mov	r2, r3
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	4413      	add	r3, r2
 800dea4:	2202      	movs	r2, #2
 800dea6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
        }
    }
}
 800deaa:	e029      	b.n	800df00 <slave_handle_write_multi_holding_regs+0xf8>
        slave_compose_write_reply_tx_buffer(slave);
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f7ff fe1e 	bl	800daee <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 800deb2:	2300      	movs	r3, #0
 800deb4:	81fb      	strh	r3, [r7, #14]
 800deb6:	e01f      	b.n	800def8 <slave_handle_write_multi_holding_regs+0xf0>
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
 800deb8:	89fb      	ldrh	r3, [r7, #14]
 800deba:	005b      	lsls	r3, r3, #1
 800debc:	3307      	adds	r3, #7
 800debe:	687a      	ldr	r2, [r7, #4]
 800dec0:	4413      	add	r3, r2
 800dec2:	7b1b      	ldrb	r3, [r3, #12]
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	021b      	lsls	r3, r3, #8
 800dec8:	b29a      	uxth	r2, r3
 800deca:	89fb      	ldrh	r3, [r7, #14]
 800decc:	3304      	adds	r3, #4
 800dece:	005b      	lsls	r3, r3, #1
 800ded0:	6879      	ldr	r1, [r7, #4]
 800ded2:	440b      	add	r3, r1
 800ded4:	7b1b      	ldrb	r3, [r3, #12]
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	4413      	add	r3, r2
 800deda:	b298      	uxth	r0, r3
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800dee2:	89b9      	ldrh	r1, [r7, #12]
 800dee4:	89fa      	ldrh	r2, [r7, #14]
 800dee6:	440a      	add	r2, r1
 800dee8:	b201      	sxth	r1, r0
 800deea:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800deee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (uint16_t i = 0; i < qty; i++)
 800def2:	89fb      	ldrh	r3, [r7, #14]
 800def4:	3301      	adds	r3, #1
 800def6:	81fb      	strh	r3, [r7, #14]
 800def8:	89fa      	ldrh	r2, [r7, #14]
 800defa:	897b      	ldrh	r3, [r7, #10]
 800defc:	429a      	cmp	r2, r3
 800defe:	d3db      	bcc.n	800deb8 <slave_handle_write_multi_holding_regs+0xb0>
}
 800df00:	bf00      	nop
 800df02:	3710      	adds	r7, #16
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}

0800df08 <slave_response>:

static void slave_response(modbus_slave *slave)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b082      	sub	sp, #8
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
    if (slave_validate_cmd(slave) != osOK)
 800df10:	6878      	ldr	r0, [r7, #4]
 800df12:	f7ff faaf 	bl	800d474 <slave_validate_cmd>
 800df16:	4603      	mov	r3, r0
 800df18:	2b00      	cmp	r3, #0
 800df1a:	f040 80b2 	bne.w	800e082 <slave_response+0x17a>
    {
        return;
    }
    slave->func_code = slave->rx_buf[1];
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	7b5a      	ldrb	r2, [r3, #13]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	715a      	strb	r2, [r3, #5]
    if (slave->func_code == MODBUS_FC_READ_DISCRETE_INPUTS)
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	795b      	ldrb	r3, [r3, #5]
 800df2a:	2b02      	cmp	r3, #2
 800df2c:	d103      	bne.n	800df36 <slave_response+0x2e>
    {
        slave_handle_read_discs(slave);
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f7ff fadd 	bl	800d4ee <slave_handle_read_discs>
 800df34:	e06a      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_COILS)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	795b      	ldrb	r3, [r3, #5]
 800df3a:	2b01      	cmp	r3, #1
 800df3c:	d103      	bne.n	800df46 <slave_response+0x3e>
    {
        slave_handle_read_coils(slave);
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7ff fba0 	bl	800d684 <slave_handle_read_coils>
 800df44:	e062      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_INPUT_REGISTERS)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	795b      	ldrb	r3, [r3, #5]
 800df4a:	2b04      	cmp	r3, #4
 800df4c:	d103      	bne.n	800df56 <slave_response+0x4e>
    {
        slave_handle_read_input_regs(slave);
 800df4e:	6878      	ldr	r0, [r7, #4]
 800df50:	f7ff fc65 	bl	800d81e <slave_handle_read_input_regs>
 800df54:	e05a      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_HOLDING_REGISTERS)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	795b      	ldrb	r3, [r3, #5]
 800df5a:	2b03      	cmp	r3, #3
 800df5c:	d103      	bne.n	800df66 <slave_response+0x5e>
    {
        slave_handle_read_holding_regs(slave);
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f7ff fd11 	bl	800d986 <slave_handle_read_holding_regs>
 800df64:	e052      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_COIL)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	795b      	ldrb	r3, [r3, #5]
 800df6a:	2b05      	cmp	r3, #5
 800df6c:	d103      	bne.n	800df76 <slave_response+0x6e>
    {
        slave_handle_write_single_coil(slave);
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f7ff fe12 	bl	800db98 <slave_handle_write_single_coil>
 800df74:	e04a      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_COILS)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	795b      	ldrb	r3, [r3, #5]
 800df7a:	2b0f      	cmp	r3, #15
 800df7c:	d103      	bne.n	800df86 <slave_response+0x7e>
    {
        slave_handle_write_multi_coils(slave);
 800df7e:	6878      	ldr	r0, [r7, #4]
 800df80:	f7ff fe65 	bl	800dc4e <slave_handle_write_multi_coils>
 800df84:	e042      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_REGISTER)
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	795b      	ldrb	r3, [r3, #5]
 800df8a:	2b06      	cmp	r3, #6
 800df8c:	d103      	bne.n	800df96 <slave_response+0x8e>
    {
        slave_handle_write_single_holding_reg(slave);
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f7ff fedb 	bl	800dd4a <slave_handle_write_single_holding_reg>
 800df94:	e03a      	b.n	800e00c <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_REGISTERS)
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	795b      	ldrb	r3, [r3, #5]
 800df9a:	2b10      	cmp	r3, #16
 800df9c:	d103      	bne.n	800dfa6 <slave_response+0x9e>
    {
        slave_handle_write_multi_holding_regs(slave);
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f7ff ff32 	bl	800de08 <slave_handle_write_multi_holding_regs>
 800dfa4:	e032      	b.n	800e00c <slave_response+0x104>
    }
    else
    {
        slave->tx_len = 0;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
        slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dfb4:	1c5a      	adds	r2, r3, #1
 800dfb6:	b291      	uxth	r1, r2
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dfbe:	4619      	mov	r1, r3
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	791a      	ldrb	r2, [r3, #4]
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	440b      	add	r3, r1
 800dfc8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	7b5a      	ldrb	r2, [r3, #13]
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dfd6:	1c59      	adds	r1, r3, #1
 800dfd8:	b288      	uxth	r0, r1
 800dfda:	6879      	ldr	r1, [r7, #4]
 800dfdc:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800dfe6:	b2da      	uxtb	r2, r3
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	440b      	add	r3, r1
 800dfec:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x01;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dff6:	1c5a      	adds	r2, r3, #1
 800dff8:	b291      	uxth	r1, r2
 800dffa:	687a      	ldr	r2, [r7, #4]
 800dffc:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e000:	461a      	mov	r2, r3
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	4413      	add	r3, r2
 800e006:	2201      	movs	r2, #1
 800e008:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    }
    slave->buff_len = slave->tx_len;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8b3 240e 	ldrh.w	r2, [r3, #1038]	; 0x40e
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->tx_buf);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f203 230e 	addw	r3, r3, #526	; 0x20e
 800e01c:	4619      	mov	r1, r3
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f7ff f9ec 	bl	800d3fc <slave_crc16>
    slave->tx_buf[slave->tx_len++] = slave->crc_hi;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e02a:	1c5a      	adds	r2, r3, #1
 800e02c:	b291      	uxth	r1, r2
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e034:	4619      	mov	r1, r3
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	799a      	ldrb	r2, [r3, #6]
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	440b      	add	r3, r1
 800e03e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->crc_lo;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e048:	1c5a      	adds	r2, r3, #1
 800e04a:	b291      	uxth	r1, r2
 800e04c:	687a      	ldr	r2, [r7, #4]
 800e04e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e052:	4619      	mov	r1, r3
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	79da      	ldrb	r2, [r3, #7]
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	440b      	add	r3, r1
 800e05c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave_set_tx_rx(slave, tx);
 800e060:	2101      	movs	r1, #1
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f000 f8ac 	bl	800e1c0 <slave_set_tx_rx>
    HAL_UART_Transmit_DMA(slave->uart_port->uart, slave->tx_buf, slave->tx_len);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	6818      	ldr	r0, [r3, #0]
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f203 210e 	addw	r1, r3, #526	; 0x20e
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e07a:	461a      	mov	r2, r3
 800e07c:	f7fa fabe 	bl	80085fc <HAL_UART_Transmit_DMA>
 800e080:	e000      	b.n	800e084 <slave_response+0x17c>
        return;
 800e082:	bf00      	nop
}
 800e084:	3708      	adds	r7, #8
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}

0800e08a <ostimer_callback>:

static void ostimer_callback(void *args)
{
 800e08a:	b580      	push	{r7, lr}
 800e08c:	b084      	sub	sp, #16
 800e08e:	af00      	add	r7, sp, #0
 800e090:	6078      	str	r0, [r7, #4]
    modbus_slave *slave = args;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	60fb      	str	r3, [r7, #12]
    if (slave->rx_len == (MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR))
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800e09c:	461a      	mov	r2, r3
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	685b      	ldr	r3, [r3, #4]
 800e0aa:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d109      	bne.n	800e0c6 <ostimer_callback+0x3c>
    {
        slave->idle_timer_flag = 1;
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fb fed9 	bl	8009e78 <osSemaphoreRelease>
    }
}
 800e0c6:	bf00      	nop
 800e0c8:	3710      	adds	r7, #16
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
	...

0800e0d0 <slave_init>:

void slave_init(modbus_slave *slave, modbus_port *port, uint16_t slave_id, modbus_regs *regs_ptr)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b084      	sub	sp, #16
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	60f8      	str	r0, [r7, #12]
 800e0d8:	60b9      	str	r1, [r7, #8]
 800e0da:	603b      	str	r3, [r7, #0]
 800e0dc:	4613      	mov	r3, r2
 800e0de:	80fb      	strh	r3, [r7, #6]
    slave->idle_sem = osSemaphoreNew(1, 0, NULL);
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	2100      	movs	r1, #0
 800e0e4:	2001      	movs	r0, #1
 800e0e6:	f7fb fdeb 	bl	8009cc0 <osSemaphoreNew>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    slave->idle_timer = osTimerNew(ostimer_callback, osTimerOnce, (void *)slave, NULL);
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	68fa      	ldr	r2, [r7, #12]
 800e0f6:	2100      	movs	r1, #0
 800e0f8:	4810      	ldr	r0, [pc, #64]	; (800e13c <slave_init+0x6c>)
 800e0fa:	f7fb fd37 	bl	8009b6c <osTimerNew>
 800e0fe:	4602      	mov	r2, r0
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    slave->uart_port = port;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	68ba      	ldr	r2, [r7, #8]
 800e10a:	601a      	str	r2, [r3, #0]
    slave->slave_id = slave_id;
 800e10c:	88fb      	ldrh	r3, [r7, #6]
 800e10e:	b2da      	uxtb	r2, r3
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	711a      	strb	r2, [r3, #4]
    slave->regs = regs_ptr;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	683a      	ldr	r2, [r7, #0]
 800e118:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    __HAL_UART_ENABLE_IT(slave->uart_port->uart, UART_IT_IDLE);
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	68da      	ldr	r2, [r3, #12]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f042 0210 	orr.w	r2, r2, #16
 800e132:	60da      	str	r2, [r3, #12]
}
 800e134:	bf00      	nop
 800e136:	3710      	adds	r7, #16
 800e138:	46bd      	mov	sp, r7
 800e13a:	bd80      	pop	{r7, pc}
 800e13c:	0800e08b 	.word	0x0800e08b

0800e140 <slave_uart_idle>:

void slave_uart_idle(modbus_slave *slave)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b084      	sub	sp, #16
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
    if (((READ_REG(slave->uart_port->uart->Instance->SR) & USART_SR_IDLE) != RESET) && ((READ_REG(slave->uart_port->uart->Instance->CR1) & USART_CR1_IDLEIE) != RESET))
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f003 0310 	and.w	r3, r3, #16
 800e156:	2b00      	cmp	r3, #0
 800e158:	d02e      	beq.n	800e1b8 <slave_uart_idle+0x78>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	68db      	ldr	r3, [r3, #12]
 800e164:	f003 0310 	and.w	r3, r3, #16
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d025      	beq.n	800e1b8 <slave_uart_idle+0x78>
    {
        __HAL_UART_CLEAR_IDLEFLAG(slave->uart_port->uart);
 800e16c:	2300      	movs	r3, #0
 800e16e:	60fb      	str	r3, [r7, #12]
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	60fb      	str	r3, [r7, #12]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	685b      	ldr	r3, [r3, #4]
 800e186:	60fb      	str	r3, [r7, #12]
 800e188:	68fb      	ldr	r3, [r7, #12]
        slave->rx_len = MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	685b      	ldr	r3, [r3, #4]
 800e196:	b29b      	uxth	r3, r3
 800e198:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e19c:	b29a      	uxth	r2, r3
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
        slave->idle_timer_flag = 0;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f7fb fe60 	bl	8009e78 <osSemaphoreRelease>
    }
}
 800e1b8:	bf00      	nop
 800e1ba:	3710      	adds	r7, #16
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <slave_set_tx_rx>:

void slave_set_tx_rx(modbus_slave *slave, uart_tx_rx_enum dir)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b082      	sub	sp, #8
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	460b      	mov	r3, r1
 800e1ca:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(slave->uart_port->gpio_port, slave->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	6858      	ldr	r0, [r3, #4]
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	8919      	ldrh	r1, [r3, #8]
 800e1d8:	78fb      	ldrb	r3, [r7, #3]
 800e1da:	2b01      	cmp	r3, #1
 800e1dc:	bf0c      	ite	eq
 800e1de:	2301      	moveq	r3, #1
 800e1e0:	2300      	movne	r3, #0
 800e1e2:	b2db      	uxtb	r3, r3
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	f7f7 f897 	bl	8005318 <HAL_GPIO_WritePin>
}
 800e1ea:	bf00      	nop
 800e1ec:	3708      	adds	r7, #8
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}

0800e1f2 <slave_wait_request>:

void slave_wait_request(modbus_slave *slave)
{
 800e1f2:	b580      	push	{r7, lr}
 800e1f4:	b082      	sub	sp, #8
 800e1f6:	af00      	add	r7, sp, #0
 800e1f8:	6078      	str	r0, [r7, #4]
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 800e1fa:	e024      	b.n	800e246 <slave_wait_request+0x54>
    {
        if (slave->idle_timer_flag == 0)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800e202:	2b00      	cmp	r3, #0
 800e204:	d107      	bne.n	800e216 <slave_wait_request+0x24>
        {
            osTimerStart(slave->idle_timer, 2);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800e20c:	2102      	movs	r1, #2
 800e20e:	4618      	mov	r0, r3
 800e210:	f7fb fd28 	bl	8009c64 <osTimerStart>
 800e214:	e017      	b.n	800e246 <slave_wait_request+0x54>
        }
        else if (slave->idle_timer_flag == 1)
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	d112      	bne.n	800e246 <slave_wait_request+0x54>
        {
            HAL_UART_DMAStop(slave->uart_port->uart);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	4618      	mov	r0, r3
 800e228:	f7fa fa96 	bl	8008758 <HAL_UART_DMAStop>
            slave_response(slave);
 800e22c:	6878      	ldr	r0, [r7, #4]
 800e22e:	f7ff fe6b 	bl	800df08 <slave_response>
            HAL_UART_Receive_DMA(slave->uart_port->uart, slave->rx_buf, MB_SLAVE_BUFFER_LENGTH);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	6818      	ldr	r0, [r3, #0]
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	330c      	adds	r3, #12
 800e23c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e240:	4619      	mov	r1, r3
 800e242:	f7fa fa59 	bl	80086f8 <HAL_UART_Receive_DMA>
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e24c:	f04f 31ff 	mov.w	r1, #4294967295
 800e250:	4618      	mov	r0, r3
 800e252:	f7fb fdbf 	bl	8009dd4 <osSemaphoreAcquire>
 800e256:	4603      	mov	r3, r0
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d0cf      	beq.n	800e1fc <slave_wait_request+0xa>
        }
    }
}
 800e25c:	bf00      	nop
 800e25e:	bf00      	nop
 800e260:	3708      	adds	r7, #8
 800e262:	46bd      	mov	sp, r7
 800e264:	bd80      	pop	{r7, pc}
	...

0800e268 <__errno>:
 800e268:	4b01      	ldr	r3, [pc, #4]	; (800e270 <__errno+0x8>)
 800e26a:	6818      	ldr	r0, [r3, #0]
 800e26c:	4770      	bx	lr
 800e26e:	bf00      	nop
 800e270:	20000114 	.word	0x20000114

0800e274 <__libc_init_array>:
 800e274:	b570      	push	{r4, r5, r6, lr}
 800e276:	4d0d      	ldr	r5, [pc, #52]	; (800e2ac <__libc_init_array+0x38>)
 800e278:	4c0d      	ldr	r4, [pc, #52]	; (800e2b0 <__libc_init_array+0x3c>)
 800e27a:	1b64      	subs	r4, r4, r5
 800e27c:	10a4      	asrs	r4, r4, #2
 800e27e:	2600      	movs	r6, #0
 800e280:	42a6      	cmp	r6, r4
 800e282:	d109      	bne.n	800e298 <__libc_init_array+0x24>
 800e284:	4d0b      	ldr	r5, [pc, #44]	; (800e2b4 <__libc_init_array+0x40>)
 800e286:	4c0c      	ldr	r4, [pc, #48]	; (800e2b8 <__libc_init_array+0x44>)
 800e288:	f000 fb02 	bl	800e890 <_init>
 800e28c:	1b64      	subs	r4, r4, r5
 800e28e:	10a4      	asrs	r4, r4, #2
 800e290:	2600      	movs	r6, #0
 800e292:	42a6      	cmp	r6, r4
 800e294:	d105      	bne.n	800e2a2 <__libc_init_array+0x2e>
 800e296:	bd70      	pop	{r4, r5, r6, pc}
 800e298:	f855 3b04 	ldr.w	r3, [r5], #4
 800e29c:	4798      	blx	r3
 800e29e:	3601      	adds	r6, #1
 800e2a0:	e7ee      	b.n	800e280 <__libc_init_array+0xc>
 800e2a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2a6:	4798      	blx	r3
 800e2a8:	3601      	adds	r6, #1
 800e2aa:	e7f2      	b.n	800e292 <__libc_init_array+0x1e>
 800e2ac:	0800ecec 	.word	0x0800ecec
 800e2b0:	0800ecec 	.word	0x0800ecec
 800e2b4:	0800ecec 	.word	0x0800ecec
 800e2b8:	0800ecf0 	.word	0x0800ecf0

0800e2bc <__retarget_lock_acquire_recursive>:
 800e2bc:	4770      	bx	lr

0800e2be <__retarget_lock_release_recursive>:
 800e2be:	4770      	bx	lr

0800e2c0 <memcpy>:
 800e2c0:	440a      	add	r2, r1
 800e2c2:	4291      	cmp	r1, r2
 800e2c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800e2c8:	d100      	bne.n	800e2cc <memcpy+0xc>
 800e2ca:	4770      	bx	lr
 800e2cc:	b510      	push	{r4, lr}
 800e2ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e2d6:	4291      	cmp	r1, r2
 800e2d8:	d1f9      	bne.n	800e2ce <memcpy+0xe>
 800e2da:	bd10      	pop	{r4, pc}

0800e2dc <memset>:
 800e2dc:	4402      	add	r2, r0
 800e2de:	4603      	mov	r3, r0
 800e2e0:	4293      	cmp	r3, r2
 800e2e2:	d100      	bne.n	800e2e6 <memset+0xa>
 800e2e4:	4770      	bx	lr
 800e2e6:	f803 1b01 	strb.w	r1, [r3], #1
 800e2ea:	e7f9      	b.n	800e2e0 <memset+0x4>

0800e2ec <cleanup_glue>:
 800e2ec:	b538      	push	{r3, r4, r5, lr}
 800e2ee:	460c      	mov	r4, r1
 800e2f0:	6809      	ldr	r1, [r1, #0]
 800e2f2:	4605      	mov	r5, r0
 800e2f4:	b109      	cbz	r1, 800e2fa <cleanup_glue+0xe>
 800e2f6:	f7ff fff9 	bl	800e2ec <cleanup_glue>
 800e2fa:	4621      	mov	r1, r4
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e302:	f000 b869 	b.w	800e3d8 <_free_r>
	...

0800e308 <_reclaim_reent>:
 800e308:	4b2c      	ldr	r3, [pc, #176]	; (800e3bc <_reclaim_reent+0xb4>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	4283      	cmp	r3, r0
 800e30e:	b570      	push	{r4, r5, r6, lr}
 800e310:	4604      	mov	r4, r0
 800e312:	d051      	beq.n	800e3b8 <_reclaim_reent+0xb0>
 800e314:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e316:	b143      	cbz	r3, 800e32a <_reclaim_reent+0x22>
 800e318:	68db      	ldr	r3, [r3, #12]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d14a      	bne.n	800e3b4 <_reclaim_reent+0xac>
 800e31e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e320:	6819      	ldr	r1, [r3, #0]
 800e322:	b111      	cbz	r1, 800e32a <_reclaim_reent+0x22>
 800e324:	4620      	mov	r0, r4
 800e326:	f000 f857 	bl	800e3d8 <_free_r>
 800e32a:	6961      	ldr	r1, [r4, #20]
 800e32c:	b111      	cbz	r1, 800e334 <_reclaim_reent+0x2c>
 800e32e:	4620      	mov	r0, r4
 800e330:	f000 f852 	bl	800e3d8 <_free_r>
 800e334:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e336:	b111      	cbz	r1, 800e33e <_reclaim_reent+0x36>
 800e338:	4620      	mov	r0, r4
 800e33a:	f000 f84d 	bl	800e3d8 <_free_r>
 800e33e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e340:	b111      	cbz	r1, 800e348 <_reclaim_reent+0x40>
 800e342:	4620      	mov	r0, r4
 800e344:	f000 f848 	bl	800e3d8 <_free_r>
 800e348:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e34a:	b111      	cbz	r1, 800e352 <_reclaim_reent+0x4a>
 800e34c:	4620      	mov	r0, r4
 800e34e:	f000 f843 	bl	800e3d8 <_free_r>
 800e352:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e354:	b111      	cbz	r1, 800e35c <_reclaim_reent+0x54>
 800e356:	4620      	mov	r0, r4
 800e358:	f000 f83e 	bl	800e3d8 <_free_r>
 800e35c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e35e:	b111      	cbz	r1, 800e366 <_reclaim_reent+0x5e>
 800e360:	4620      	mov	r0, r4
 800e362:	f000 f839 	bl	800e3d8 <_free_r>
 800e366:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e368:	b111      	cbz	r1, 800e370 <_reclaim_reent+0x68>
 800e36a:	4620      	mov	r0, r4
 800e36c:	f000 f834 	bl	800e3d8 <_free_r>
 800e370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e372:	b111      	cbz	r1, 800e37a <_reclaim_reent+0x72>
 800e374:	4620      	mov	r0, r4
 800e376:	f000 f82f 	bl	800e3d8 <_free_r>
 800e37a:	69a3      	ldr	r3, [r4, #24]
 800e37c:	b1e3      	cbz	r3, 800e3b8 <_reclaim_reent+0xb0>
 800e37e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e380:	4620      	mov	r0, r4
 800e382:	4798      	blx	r3
 800e384:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e386:	b1b9      	cbz	r1, 800e3b8 <_reclaim_reent+0xb0>
 800e388:	4620      	mov	r0, r4
 800e38a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e38e:	f7ff bfad 	b.w	800e2ec <cleanup_glue>
 800e392:	5949      	ldr	r1, [r1, r5]
 800e394:	b941      	cbnz	r1, 800e3a8 <_reclaim_reent+0xa0>
 800e396:	3504      	adds	r5, #4
 800e398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e39a:	2d80      	cmp	r5, #128	; 0x80
 800e39c:	68d9      	ldr	r1, [r3, #12]
 800e39e:	d1f8      	bne.n	800e392 <_reclaim_reent+0x8a>
 800e3a0:	4620      	mov	r0, r4
 800e3a2:	f000 f819 	bl	800e3d8 <_free_r>
 800e3a6:	e7ba      	b.n	800e31e <_reclaim_reent+0x16>
 800e3a8:	680e      	ldr	r6, [r1, #0]
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	f000 f814 	bl	800e3d8 <_free_r>
 800e3b0:	4631      	mov	r1, r6
 800e3b2:	e7ef      	b.n	800e394 <_reclaim_reent+0x8c>
 800e3b4:	2500      	movs	r5, #0
 800e3b6:	e7ef      	b.n	800e398 <_reclaim_reent+0x90>
 800e3b8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ba:	bf00      	nop
 800e3bc:	20000114 	.word	0x20000114

0800e3c0 <__malloc_lock>:
 800e3c0:	4801      	ldr	r0, [pc, #4]	; (800e3c8 <__malloc_lock+0x8>)
 800e3c2:	f7ff bf7b 	b.w	800e2bc <__retarget_lock_acquire_recursive>
 800e3c6:	bf00      	nop
 800e3c8:	20006bac 	.word	0x20006bac

0800e3cc <__malloc_unlock>:
 800e3cc:	4801      	ldr	r0, [pc, #4]	; (800e3d4 <__malloc_unlock+0x8>)
 800e3ce:	f7ff bf76 	b.w	800e2be <__retarget_lock_release_recursive>
 800e3d2:	bf00      	nop
 800e3d4:	20006bac 	.word	0x20006bac

0800e3d8 <_free_r>:
 800e3d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e3da:	2900      	cmp	r1, #0
 800e3dc:	d048      	beq.n	800e470 <_free_r+0x98>
 800e3de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3e2:	9001      	str	r0, [sp, #4]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	f1a1 0404 	sub.w	r4, r1, #4
 800e3ea:	bfb8      	it	lt
 800e3ec:	18e4      	addlt	r4, r4, r3
 800e3ee:	f7ff ffe7 	bl	800e3c0 <__malloc_lock>
 800e3f2:	4a20      	ldr	r2, [pc, #128]	; (800e474 <_free_r+0x9c>)
 800e3f4:	9801      	ldr	r0, [sp, #4]
 800e3f6:	6813      	ldr	r3, [r2, #0]
 800e3f8:	4615      	mov	r5, r2
 800e3fa:	b933      	cbnz	r3, 800e40a <_free_r+0x32>
 800e3fc:	6063      	str	r3, [r4, #4]
 800e3fe:	6014      	str	r4, [r2, #0]
 800e400:	b003      	add	sp, #12
 800e402:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e406:	f7ff bfe1 	b.w	800e3cc <__malloc_unlock>
 800e40a:	42a3      	cmp	r3, r4
 800e40c:	d90b      	bls.n	800e426 <_free_r+0x4e>
 800e40e:	6821      	ldr	r1, [r4, #0]
 800e410:	1862      	adds	r2, r4, r1
 800e412:	4293      	cmp	r3, r2
 800e414:	bf04      	itt	eq
 800e416:	681a      	ldreq	r2, [r3, #0]
 800e418:	685b      	ldreq	r3, [r3, #4]
 800e41a:	6063      	str	r3, [r4, #4]
 800e41c:	bf04      	itt	eq
 800e41e:	1852      	addeq	r2, r2, r1
 800e420:	6022      	streq	r2, [r4, #0]
 800e422:	602c      	str	r4, [r5, #0]
 800e424:	e7ec      	b.n	800e400 <_free_r+0x28>
 800e426:	461a      	mov	r2, r3
 800e428:	685b      	ldr	r3, [r3, #4]
 800e42a:	b10b      	cbz	r3, 800e430 <_free_r+0x58>
 800e42c:	42a3      	cmp	r3, r4
 800e42e:	d9fa      	bls.n	800e426 <_free_r+0x4e>
 800e430:	6811      	ldr	r1, [r2, #0]
 800e432:	1855      	adds	r5, r2, r1
 800e434:	42a5      	cmp	r5, r4
 800e436:	d10b      	bne.n	800e450 <_free_r+0x78>
 800e438:	6824      	ldr	r4, [r4, #0]
 800e43a:	4421      	add	r1, r4
 800e43c:	1854      	adds	r4, r2, r1
 800e43e:	42a3      	cmp	r3, r4
 800e440:	6011      	str	r1, [r2, #0]
 800e442:	d1dd      	bne.n	800e400 <_free_r+0x28>
 800e444:	681c      	ldr	r4, [r3, #0]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	6053      	str	r3, [r2, #4]
 800e44a:	4421      	add	r1, r4
 800e44c:	6011      	str	r1, [r2, #0]
 800e44e:	e7d7      	b.n	800e400 <_free_r+0x28>
 800e450:	d902      	bls.n	800e458 <_free_r+0x80>
 800e452:	230c      	movs	r3, #12
 800e454:	6003      	str	r3, [r0, #0]
 800e456:	e7d3      	b.n	800e400 <_free_r+0x28>
 800e458:	6825      	ldr	r5, [r4, #0]
 800e45a:	1961      	adds	r1, r4, r5
 800e45c:	428b      	cmp	r3, r1
 800e45e:	bf04      	itt	eq
 800e460:	6819      	ldreq	r1, [r3, #0]
 800e462:	685b      	ldreq	r3, [r3, #4]
 800e464:	6063      	str	r3, [r4, #4]
 800e466:	bf04      	itt	eq
 800e468:	1949      	addeq	r1, r1, r5
 800e46a:	6021      	streq	r1, [r4, #0]
 800e46c:	6054      	str	r4, [r2, #4]
 800e46e:	e7c7      	b.n	800e400 <_free_r+0x28>
 800e470:	b003      	add	sp, #12
 800e472:	bd30      	pop	{r4, r5, pc}
 800e474:	20004b6c 	.word	0x20004b6c

0800e478 <log>:
 800e478:	b538      	push	{r3, r4, r5, lr}
 800e47a:	ed2d 8b02 	vpush	{d8}
 800e47e:	ec55 4b10 	vmov	r4, r5, d0
 800e482:	f000 f841 	bl	800e508 <__ieee754_log>
 800e486:	4b1e      	ldr	r3, [pc, #120]	; (800e500 <log+0x88>)
 800e488:	eeb0 8a40 	vmov.f32	s16, s0
 800e48c:	eef0 8a60 	vmov.f32	s17, s1
 800e490:	f993 3000 	ldrsb.w	r3, [r3]
 800e494:	3301      	adds	r3, #1
 800e496:	d01a      	beq.n	800e4ce <log+0x56>
 800e498:	4622      	mov	r2, r4
 800e49a:	462b      	mov	r3, r5
 800e49c:	4620      	mov	r0, r4
 800e49e:	4629      	mov	r1, r5
 800e4a0:	f7f2 faec 	bl	8000a7c <__aeabi_dcmpun>
 800e4a4:	b998      	cbnz	r0, 800e4ce <log+0x56>
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	4620      	mov	r0, r4
 800e4ac:	4629      	mov	r1, r5
 800e4ae:	f7f2 fadb 	bl	8000a68 <__aeabi_dcmpgt>
 800e4b2:	b960      	cbnz	r0, 800e4ce <log+0x56>
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	4620      	mov	r0, r4
 800e4ba:	4629      	mov	r1, r5
 800e4bc:	f7f2 faac 	bl	8000a18 <__aeabi_dcmpeq>
 800e4c0:	b160      	cbz	r0, 800e4dc <log+0x64>
 800e4c2:	f7ff fed1 	bl	800e268 <__errno>
 800e4c6:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800e4f8 <log+0x80>
 800e4ca:	2322      	movs	r3, #34	; 0x22
 800e4cc:	6003      	str	r3, [r0, #0]
 800e4ce:	eeb0 0a48 	vmov.f32	s0, s16
 800e4d2:	eef0 0a68 	vmov.f32	s1, s17
 800e4d6:	ecbd 8b02 	vpop	{d8}
 800e4da:	bd38      	pop	{r3, r4, r5, pc}
 800e4dc:	f7ff fec4 	bl	800e268 <__errno>
 800e4e0:	ecbd 8b02 	vpop	{d8}
 800e4e4:	2321      	movs	r3, #33	; 0x21
 800e4e6:	6003      	str	r3, [r0, #0]
 800e4e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4ec:	4805      	ldr	r0, [pc, #20]	; (800e504 <log+0x8c>)
 800e4ee:	f000 b9c7 	b.w	800e880 <nan>
 800e4f2:	bf00      	nop
 800e4f4:	f3af 8000 	nop.w
 800e4f8:	00000000 	.word	0x00000000
 800e4fc:	fff00000 	.word	0xfff00000
 800e500:	20000178 	.word	0x20000178
 800e504:	0800ece0 	.word	0x0800ece0

0800e508 <__ieee754_log>:
 800e508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50c:	ec51 0b10 	vmov	r0, r1, d0
 800e510:	ed2d 8b04 	vpush	{d8-d9}
 800e514:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800e518:	b083      	sub	sp, #12
 800e51a:	460d      	mov	r5, r1
 800e51c:	da29      	bge.n	800e572 <__ieee754_log+0x6a>
 800e51e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e522:	4303      	orrs	r3, r0
 800e524:	ee10 2a10 	vmov	r2, s0
 800e528:	d10c      	bne.n	800e544 <__ieee754_log+0x3c>
 800e52a:	49cf      	ldr	r1, [pc, #828]	; (800e868 <__ieee754_log+0x360>)
 800e52c:	2200      	movs	r2, #0
 800e52e:	2300      	movs	r3, #0
 800e530:	2000      	movs	r0, #0
 800e532:	f7f2 f933 	bl	800079c <__aeabi_ddiv>
 800e536:	ec41 0b10 	vmov	d0, r0, r1
 800e53a:	b003      	add	sp, #12
 800e53c:	ecbd 8b04 	vpop	{d8-d9}
 800e540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e544:	2900      	cmp	r1, #0
 800e546:	da05      	bge.n	800e554 <__ieee754_log+0x4c>
 800e548:	460b      	mov	r3, r1
 800e54a:	f7f1 fe45 	bl	80001d8 <__aeabi_dsub>
 800e54e:	2200      	movs	r2, #0
 800e550:	2300      	movs	r3, #0
 800e552:	e7ee      	b.n	800e532 <__ieee754_log+0x2a>
 800e554:	4bc5      	ldr	r3, [pc, #788]	; (800e86c <__ieee754_log+0x364>)
 800e556:	2200      	movs	r2, #0
 800e558:	f7f1 fff6 	bl	8000548 <__aeabi_dmul>
 800e55c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800e560:	460d      	mov	r5, r1
 800e562:	4ac3      	ldr	r2, [pc, #780]	; (800e870 <__ieee754_log+0x368>)
 800e564:	4295      	cmp	r5, r2
 800e566:	dd06      	ble.n	800e576 <__ieee754_log+0x6e>
 800e568:	4602      	mov	r2, r0
 800e56a:	460b      	mov	r3, r1
 800e56c:	f7f1 fe36 	bl	80001dc <__adddf3>
 800e570:	e7e1      	b.n	800e536 <__ieee754_log+0x2e>
 800e572:	2300      	movs	r3, #0
 800e574:	e7f5      	b.n	800e562 <__ieee754_log+0x5a>
 800e576:	152c      	asrs	r4, r5, #20
 800e578:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800e57c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e580:	441c      	add	r4, r3
 800e582:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800e586:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800e58a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e58e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800e592:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800e596:	ea42 0105 	orr.w	r1, r2, r5
 800e59a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e59e:	2200      	movs	r2, #0
 800e5a0:	4bb4      	ldr	r3, [pc, #720]	; (800e874 <__ieee754_log+0x36c>)
 800e5a2:	f7f1 fe19 	bl	80001d8 <__aeabi_dsub>
 800e5a6:	1cab      	adds	r3, r5, #2
 800e5a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5ac:	2b02      	cmp	r3, #2
 800e5ae:	4682      	mov	sl, r0
 800e5b0:	468b      	mov	fp, r1
 800e5b2:	f04f 0200 	mov.w	r2, #0
 800e5b6:	dc53      	bgt.n	800e660 <__ieee754_log+0x158>
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	f7f2 fa2d 	bl	8000a18 <__aeabi_dcmpeq>
 800e5be:	b1d0      	cbz	r0, 800e5f6 <__ieee754_log+0xee>
 800e5c0:	2c00      	cmp	r4, #0
 800e5c2:	f000 8122 	beq.w	800e80a <__ieee754_log+0x302>
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	f7f1 ff54 	bl	8000474 <__aeabi_i2d>
 800e5cc:	a390      	add	r3, pc, #576	; (adr r3, 800e810 <__ieee754_log+0x308>)
 800e5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d2:	4606      	mov	r6, r0
 800e5d4:	460f      	mov	r7, r1
 800e5d6:	f7f1 ffb7 	bl	8000548 <__aeabi_dmul>
 800e5da:	a38f      	add	r3, pc, #572	; (adr r3, 800e818 <__ieee754_log+0x310>)
 800e5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e0:	4604      	mov	r4, r0
 800e5e2:	460d      	mov	r5, r1
 800e5e4:	4630      	mov	r0, r6
 800e5e6:	4639      	mov	r1, r7
 800e5e8:	f7f1 ffae 	bl	8000548 <__aeabi_dmul>
 800e5ec:	4602      	mov	r2, r0
 800e5ee:	460b      	mov	r3, r1
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	4629      	mov	r1, r5
 800e5f4:	e7ba      	b.n	800e56c <__ieee754_log+0x64>
 800e5f6:	a38a      	add	r3, pc, #552	; (adr r3, 800e820 <__ieee754_log+0x318>)
 800e5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5fc:	4650      	mov	r0, sl
 800e5fe:	4659      	mov	r1, fp
 800e600:	f7f1 ffa2 	bl	8000548 <__aeabi_dmul>
 800e604:	4602      	mov	r2, r0
 800e606:	460b      	mov	r3, r1
 800e608:	2000      	movs	r0, #0
 800e60a:	499b      	ldr	r1, [pc, #620]	; (800e878 <__ieee754_log+0x370>)
 800e60c:	f7f1 fde4 	bl	80001d8 <__aeabi_dsub>
 800e610:	4652      	mov	r2, sl
 800e612:	4606      	mov	r6, r0
 800e614:	460f      	mov	r7, r1
 800e616:	465b      	mov	r3, fp
 800e618:	4650      	mov	r0, sl
 800e61a:	4659      	mov	r1, fp
 800e61c:	f7f1 ff94 	bl	8000548 <__aeabi_dmul>
 800e620:	4602      	mov	r2, r0
 800e622:	460b      	mov	r3, r1
 800e624:	4630      	mov	r0, r6
 800e626:	4639      	mov	r1, r7
 800e628:	f7f1 ff8e 	bl	8000548 <__aeabi_dmul>
 800e62c:	4606      	mov	r6, r0
 800e62e:	460f      	mov	r7, r1
 800e630:	b914      	cbnz	r4, 800e638 <__ieee754_log+0x130>
 800e632:	4632      	mov	r2, r6
 800e634:	463b      	mov	r3, r7
 800e636:	e0a2      	b.n	800e77e <__ieee754_log+0x276>
 800e638:	4620      	mov	r0, r4
 800e63a:	f7f1 ff1b 	bl	8000474 <__aeabi_i2d>
 800e63e:	a374      	add	r3, pc, #464	; (adr r3, 800e810 <__ieee754_log+0x308>)
 800e640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e644:	4680      	mov	r8, r0
 800e646:	4689      	mov	r9, r1
 800e648:	f7f1 ff7e 	bl	8000548 <__aeabi_dmul>
 800e64c:	a372      	add	r3, pc, #456	; (adr r3, 800e818 <__ieee754_log+0x310>)
 800e64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e652:	4604      	mov	r4, r0
 800e654:	460d      	mov	r5, r1
 800e656:	4640      	mov	r0, r8
 800e658:	4649      	mov	r1, r9
 800e65a:	f7f1 ff75 	bl	8000548 <__aeabi_dmul>
 800e65e:	e0a7      	b.n	800e7b0 <__ieee754_log+0x2a8>
 800e660:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e664:	f7f1 fdba 	bl	80001dc <__adddf3>
 800e668:	4602      	mov	r2, r0
 800e66a:	460b      	mov	r3, r1
 800e66c:	4650      	mov	r0, sl
 800e66e:	4659      	mov	r1, fp
 800e670:	f7f2 f894 	bl	800079c <__aeabi_ddiv>
 800e674:	ec41 0b18 	vmov	d8, r0, r1
 800e678:	4620      	mov	r0, r4
 800e67a:	f7f1 fefb 	bl	8000474 <__aeabi_i2d>
 800e67e:	ec53 2b18 	vmov	r2, r3, d8
 800e682:	ec41 0b19 	vmov	d9, r0, r1
 800e686:	ec51 0b18 	vmov	r0, r1, d8
 800e68a:	f7f1 ff5d 	bl	8000548 <__aeabi_dmul>
 800e68e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800e692:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800e696:	9301      	str	r3, [sp, #4]
 800e698:	4602      	mov	r2, r0
 800e69a:	460b      	mov	r3, r1
 800e69c:	4680      	mov	r8, r0
 800e69e:	4689      	mov	r9, r1
 800e6a0:	f7f1 ff52 	bl	8000548 <__aeabi_dmul>
 800e6a4:	a360      	add	r3, pc, #384	; (adr r3, 800e828 <__ieee754_log+0x320>)
 800e6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6aa:	4606      	mov	r6, r0
 800e6ac:	460f      	mov	r7, r1
 800e6ae:	f7f1 ff4b 	bl	8000548 <__aeabi_dmul>
 800e6b2:	a35f      	add	r3, pc, #380	; (adr r3, 800e830 <__ieee754_log+0x328>)
 800e6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b8:	f7f1 fd90 	bl	80001dc <__adddf3>
 800e6bc:	4632      	mov	r2, r6
 800e6be:	463b      	mov	r3, r7
 800e6c0:	f7f1 ff42 	bl	8000548 <__aeabi_dmul>
 800e6c4:	a35c      	add	r3, pc, #368	; (adr r3, 800e838 <__ieee754_log+0x330>)
 800e6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ca:	f7f1 fd87 	bl	80001dc <__adddf3>
 800e6ce:	4632      	mov	r2, r6
 800e6d0:	463b      	mov	r3, r7
 800e6d2:	f7f1 ff39 	bl	8000548 <__aeabi_dmul>
 800e6d6:	a35a      	add	r3, pc, #360	; (adr r3, 800e840 <__ieee754_log+0x338>)
 800e6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6dc:	f7f1 fd7e 	bl	80001dc <__adddf3>
 800e6e0:	4642      	mov	r2, r8
 800e6e2:	464b      	mov	r3, r9
 800e6e4:	f7f1 ff30 	bl	8000548 <__aeabi_dmul>
 800e6e8:	a357      	add	r3, pc, #348	; (adr r3, 800e848 <__ieee754_log+0x340>)
 800e6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ee:	4680      	mov	r8, r0
 800e6f0:	4689      	mov	r9, r1
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	4639      	mov	r1, r7
 800e6f6:	f7f1 ff27 	bl	8000548 <__aeabi_dmul>
 800e6fa:	a355      	add	r3, pc, #340	; (adr r3, 800e850 <__ieee754_log+0x348>)
 800e6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e700:	f7f1 fd6c 	bl	80001dc <__adddf3>
 800e704:	4632      	mov	r2, r6
 800e706:	463b      	mov	r3, r7
 800e708:	f7f1 ff1e 	bl	8000548 <__aeabi_dmul>
 800e70c:	a352      	add	r3, pc, #328	; (adr r3, 800e858 <__ieee754_log+0x350>)
 800e70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e712:	f7f1 fd63 	bl	80001dc <__adddf3>
 800e716:	4632      	mov	r2, r6
 800e718:	463b      	mov	r3, r7
 800e71a:	f7f1 ff15 	bl	8000548 <__aeabi_dmul>
 800e71e:	460b      	mov	r3, r1
 800e720:	4602      	mov	r2, r0
 800e722:	4649      	mov	r1, r9
 800e724:	4640      	mov	r0, r8
 800e726:	f7f1 fd59 	bl	80001dc <__adddf3>
 800e72a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800e72e:	9b01      	ldr	r3, [sp, #4]
 800e730:	3551      	adds	r5, #81	; 0x51
 800e732:	431d      	orrs	r5, r3
 800e734:	2d00      	cmp	r5, #0
 800e736:	4680      	mov	r8, r0
 800e738:	4689      	mov	r9, r1
 800e73a:	dd48      	ble.n	800e7ce <__ieee754_log+0x2c6>
 800e73c:	4b4e      	ldr	r3, [pc, #312]	; (800e878 <__ieee754_log+0x370>)
 800e73e:	2200      	movs	r2, #0
 800e740:	4650      	mov	r0, sl
 800e742:	4659      	mov	r1, fp
 800e744:	f7f1 ff00 	bl	8000548 <__aeabi_dmul>
 800e748:	4652      	mov	r2, sl
 800e74a:	465b      	mov	r3, fp
 800e74c:	f7f1 fefc 	bl	8000548 <__aeabi_dmul>
 800e750:	4602      	mov	r2, r0
 800e752:	460b      	mov	r3, r1
 800e754:	4606      	mov	r6, r0
 800e756:	460f      	mov	r7, r1
 800e758:	4640      	mov	r0, r8
 800e75a:	4649      	mov	r1, r9
 800e75c:	f7f1 fd3e 	bl	80001dc <__adddf3>
 800e760:	ec53 2b18 	vmov	r2, r3, d8
 800e764:	f7f1 fef0 	bl	8000548 <__aeabi_dmul>
 800e768:	4680      	mov	r8, r0
 800e76a:	4689      	mov	r9, r1
 800e76c:	b964      	cbnz	r4, 800e788 <__ieee754_log+0x280>
 800e76e:	4602      	mov	r2, r0
 800e770:	460b      	mov	r3, r1
 800e772:	4630      	mov	r0, r6
 800e774:	4639      	mov	r1, r7
 800e776:	f7f1 fd2f 	bl	80001d8 <__aeabi_dsub>
 800e77a:	4602      	mov	r2, r0
 800e77c:	460b      	mov	r3, r1
 800e77e:	4650      	mov	r0, sl
 800e780:	4659      	mov	r1, fp
 800e782:	f7f1 fd29 	bl	80001d8 <__aeabi_dsub>
 800e786:	e6d6      	b.n	800e536 <__ieee754_log+0x2e>
 800e788:	a321      	add	r3, pc, #132	; (adr r3, 800e810 <__ieee754_log+0x308>)
 800e78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78e:	ec51 0b19 	vmov	r0, r1, d9
 800e792:	f7f1 fed9 	bl	8000548 <__aeabi_dmul>
 800e796:	a320      	add	r3, pc, #128	; (adr r3, 800e818 <__ieee754_log+0x310>)
 800e798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e79c:	4604      	mov	r4, r0
 800e79e:	460d      	mov	r5, r1
 800e7a0:	ec51 0b19 	vmov	r0, r1, d9
 800e7a4:	f7f1 fed0 	bl	8000548 <__aeabi_dmul>
 800e7a8:	4642      	mov	r2, r8
 800e7aa:	464b      	mov	r3, r9
 800e7ac:	f7f1 fd16 	bl	80001dc <__adddf3>
 800e7b0:	4602      	mov	r2, r0
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	4630      	mov	r0, r6
 800e7b6:	4639      	mov	r1, r7
 800e7b8:	f7f1 fd0e 	bl	80001d8 <__aeabi_dsub>
 800e7bc:	4652      	mov	r2, sl
 800e7be:	465b      	mov	r3, fp
 800e7c0:	f7f1 fd0a 	bl	80001d8 <__aeabi_dsub>
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	460b      	mov	r3, r1
 800e7c8:	4620      	mov	r0, r4
 800e7ca:	4629      	mov	r1, r5
 800e7cc:	e7d9      	b.n	800e782 <__ieee754_log+0x27a>
 800e7ce:	4602      	mov	r2, r0
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	4650      	mov	r0, sl
 800e7d4:	4659      	mov	r1, fp
 800e7d6:	f7f1 fcff 	bl	80001d8 <__aeabi_dsub>
 800e7da:	ec53 2b18 	vmov	r2, r3, d8
 800e7de:	f7f1 feb3 	bl	8000548 <__aeabi_dmul>
 800e7e2:	4606      	mov	r6, r0
 800e7e4:	460f      	mov	r7, r1
 800e7e6:	2c00      	cmp	r4, #0
 800e7e8:	f43f af23 	beq.w	800e632 <__ieee754_log+0x12a>
 800e7ec:	a308      	add	r3, pc, #32	; (adr r3, 800e810 <__ieee754_log+0x308>)
 800e7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f2:	ec51 0b19 	vmov	r0, r1, d9
 800e7f6:	f7f1 fea7 	bl	8000548 <__aeabi_dmul>
 800e7fa:	a307      	add	r3, pc, #28	; (adr r3, 800e818 <__ieee754_log+0x310>)
 800e7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e800:	4604      	mov	r4, r0
 800e802:	460d      	mov	r5, r1
 800e804:	ec51 0b19 	vmov	r0, r1, d9
 800e808:	e727      	b.n	800e65a <__ieee754_log+0x152>
 800e80a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800e860 <__ieee754_log+0x358>
 800e80e:	e694      	b.n	800e53a <__ieee754_log+0x32>
 800e810:	fee00000 	.word	0xfee00000
 800e814:	3fe62e42 	.word	0x3fe62e42
 800e818:	35793c76 	.word	0x35793c76
 800e81c:	3dea39ef 	.word	0x3dea39ef
 800e820:	55555555 	.word	0x55555555
 800e824:	3fd55555 	.word	0x3fd55555
 800e828:	df3e5244 	.word	0xdf3e5244
 800e82c:	3fc2f112 	.word	0x3fc2f112
 800e830:	96cb03de 	.word	0x96cb03de
 800e834:	3fc74664 	.word	0x3fc74664
 800e838:	94229359 	.word	0x94229359
 800e83c:	3fd24924 	.word	0x3fd24924
 800e840:	55555593 	.word	0x55555593
 800e844:	3fe55555 	.word	0x3fe55555
 800e848:	d078c69f 	.word	0xd078c69f
 800e84c:	3fc39a09 	.word	0x3fc39a09
 800e850:	1d8e78af 	.word	0x1d8e78af
 800e854:	3fcc71c5 	.word	0x3fcc71c5
 800e858:	9997fa04 	.word	0x9997fa04
 800e85c:	3fd99999 	.word	0x3fd99999
	...
 800e868:	c3500000 	.word	0xc3500000
 800e86c:	43500000 	.word	0x43500000
 800e870:	7fefffff 	.word	0x7fefffff
 800e874:	3ff00000 	.word	0x3ff00000
 800e878:	3fe00000 	.word	0x3fe00000
 800e87c:	00000000 	.word	0x00000000

0800e880 <nan>:
 800e880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e888 <nan+0x8>
 800e884:	4770      	bx	lr
 800e886:	bf00      	nop
 800e888:	00000000 	.word	0x00000000
 800e88c:	7ff80000 	.word	0x7ff80000

0800e890 <_init>:
 800e890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e892:	bf00      	nop
 800e894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e896:	bc08      	pop	{r3}
 800e898:	469e      	mov	lr, r3
 800e89a:	4770      	bx	lr

0800e89c <_fini>:
 800e89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e89e:	bf00      	nop
 800e8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8a2:	bc08      	pop	{r3}
 800e8a4:	469e      	mov	lr, r3
 800e8a6:	4770      	bx	lr
