

================================================================
== Vitis HLS Report for 'average_float_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Tue Jan  9 10:50:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        average_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.464 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      389|  20.000 ns|  3.890 us|    2|  389|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_16_2  |        0|      387|        10|          6|          1|  0 ~ 64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     630|   1147|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     766|   1324|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U6  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1147|    0|
    |fpext_32ns_64_2_no_dsp_1_U5        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|     0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   3|  630|  1147|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_81_p2                 |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |icmp_ln16_fu_75_p2                |      icmp|   0|  0|  32|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add5_i_out_o                      |   9|          2|   64|        128|
    |ap_NS_fsm                         |  29|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_add5_i_out_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_j_load           |   9|          2|   31|         62|
    |cachebuff_blk_n                   |   9|          2|    1|          2|
    |j_fu_40                           |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 110|         25|  196|        397|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln16_reg_118             |  31|   0|   31|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |conv7_i_reg_128              |  64|   0|   64|          0|
    |icmp_ln16_reg_114            |   1|   0|    1|          0|
    |j_fu_40                      |  31|   0|   31|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 136|   0|  136|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_VITIS_LOOP_16_2|  return value|
|len                  |   in|   32|     ap_none|                                     len|        scalar|
|cachebuff_dout       |   in|   32|     ap_fifo|                               cachebuff|       pointer|
|cachebuff_empty_n    |   in|    1|     ap_fifo|                               cachebuff|       pointer|
|cachebuff_read       |  out|    1|     ap_fifo|                               cachebuff|       pointer|
|add5_i_out_i         |   in|   64|     ap_ovld|                              add5_i_out|       pointer|
|add5_i_out_o         |  out|   64|     ap_ovld|                              add5_i_out|       pointer|
|add5_i_out_o_ap_vld  |  out|    1|     ap_ovld|                              add5_i_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

