--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml res.twx res.ncd -o res.twr res.pcf -ucf res.ucf

Design file:              res.ncd
Physical constraint file: res.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Button to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        10.335(R)|      SLOW  |         5.918(R)|      FAST  |XLXN_1            |   0.000|
B           |        10.411(R)|      SLOW  |         5.812(R)|      FAST  |XLXN_1            |   0.000|
C           |        10.404(R)|      SLOW  |         5.878(R)|      FAST  |XLXN_1            |   0.000|
D           |        10.385(R)|      SLOW  |         5.755(R)|      FAST  |XLXN_1            |   0.000|
E           |        10.276(R)|      SLOW  |         5.714(R)|      FAST  |XLXN_1            |   0.000|
F           |         9.315(R)|      SLOW  |         5.223(R)|      FAST  |XLXN_1            |   0.000|
G           |         9.224(R)|      SLOW  |         5.145(R)|      FAST  |XLXN_1            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        11.934(R)|      SLOW  |         6.912(R)|      FAST  |XLXN_1            |   0.000|
B           |        12.010(R)|      SLOW  |         6.806(R)|      FAST  |XLXN_1            |   0.000|
C           |        12.003(R)|      SLOW  |         6.872(R)|      FAST  |XLXN_1            |   0.000|
D           |        11.984(R)|      SLOW  |         6.749(R)|      FAST  |XLXN_1            |   0.000|
E           |        11.875(R)|      SLOW  |         6.708(R)|      FAST  |XLXN_1            |   0.000|
F           |        10.914(R)|      SLOW  |         6.217(R)|      FAST  |XLXN_1            |   0.000|
G           |        10.823(R)|      SLOW  |         6.139(R)|      FAST  |XLXN_1            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button         |    1.994|         |         |         |
Clk            |    1.994|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button         |    1.994|         |         |         |
Clk            |    1.994|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 25 15:40:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



