--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Hardware\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf JS.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s4000,fg676,-4 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ADV7180_LLC
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ADV7180_P<0>  |    2.306(R)|   -0.558(R)|clk27M_DCMed      |   0.000|
ADV7180_P<1>  |    2.368(R)|   -0.608(R)|clk27M_DCMed      |   0.000|
ADV7180_P<2>  |    1.247(R)|    0.353(R)|clk27M_DCMed      |   0.000|
ADV7180_P<3>  |    1.228(R)|    0.368(R)|clk27M_DCMed      |   0.000|
ADV7180_P<4>  |    3.514(R)|   -1.162(R)|clk27M_DCMed      |   0.000|
ADV7180_P<5>  |    4.322(R)|   -1.395(R)|clk27M_DCMed      |   0.000|
ADV7180_P<6>  |    3.994(R)|   -1.421(R)|clk27M_DCMed      |   0.000|
ADV7180_P<7>  |    3.406(R)|   -1.420(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<0>   |    8.802(R)|   -4.017(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<1>   |    9.336(R)|   -4.718(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<2>   |    8.207(R)|   -4.177(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<3>   |    9.861(R)|   -4.049(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<4>   |    8.523(R)|   -4.011(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<5>   |    8.201(R)|   -3.835(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<6>   |    8.909(R)|   -2.786(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<7>   |    7.986(R)|   -5.004(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<8>   |   11.577(R)|   -5.415(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<9>   |   10.825(R)|   -5.504(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<10>  |   12.166(R)|   -4.747(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<11>  |   12.499(R)|   -5.692(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<12>  |   10.542(R)|   -3.644(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<13>  |   11.522(R)|   -3.705(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<14>  |    9.303(R)|   -3.627(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<15>  |    9.606(R)|   -4.928(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<0>   |    9.501(R)|   -4.576(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<1>   |    9.896(R)|   -5.166(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<2>   |    8.528(R)|   -4.433(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<3>   |   10.448(R)|   -4.519(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<4>   |   10.838(R)|   -5.863(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<5>   |   10.311(R)|   -5.522(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<6>   |   11.736(R)|   -5.048(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<7>   |    9.304(R)|   -6.001(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<8>   |   10.367(R)|   -4.447(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<9>   |    9.114(R)|   -4.135(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<10>  |   10.638(R)|   -3.524(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<11>  |   10.858(R)|   -4.380(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<12>  |   12.776(R)|   -5.430(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<13>  |   12.454(R)|   -4.450(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<14>  |   10.590(R)|   -4.656(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<15>  |   11.618(R)|   -5.607(R)|clk27M_DCMed      |   0.000|
cross_output  |   14.706(R)|   -7.628(R)|clk27M_DCMed      |   0.000|
enhance_enable|   14.504(R)|   -2.156(R)|clk27M_DCMed      |   0.000|
rst           |   13.126(R)|   -3.146(R)|clk27M_DCMed      |   0.000|
video_zoom    |    5.440(R)|   -3.018(R)|clk27M_DCMed      |   0.000|
--------------+------------+------------+------------------+--------+

Clock ADV7180_LLC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADV7179_P<0>|   14.116(R)|clk27M_DCMed      |   0.000|
ADV7179_P<1>|   14.087(R)|clk27M_DCMed      |   0.000|
ADV7179_P<2>|   14.749(R)|clk27M_DCMed      |   0.000|
ADV7179_P<3>|   15.022(R)|clk27M_DCMed      |   0.000|
ADV7179_P<4>|   14.747(R)|clk27M_DCMed      |   0.000|
ADV7179_P<5>|   16.967(R)|clk27M_DCMed      |   0.000|
ADV7179_P<6>|   14.679(R)|clk27M_DCMed      |   0.000|
ADV7179_P<7>|   15.900(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<0> |   23.259(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<1> |   23.834(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<2> |   23.921(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<3> |   24.912(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<4> |   25.568(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<5> |   26.447(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<6> |   26.808(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<7> |   26.478(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<8> |   26.560(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<9> |   26.815(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<10>|   29.216(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<11>|   27.168(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<12>|   28.741(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<13>|   28.115(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<14>|   27.644(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<15>|   26.530(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<16>|   26.976(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<17>|   27.272(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<18>|   27.901(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<19>|   28.564(R)|clk27M_DCMed      |   0.000|
SRAM_A_CE   |   18.056(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<0> |   16.186(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<1> |   16.998(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<2> |   17.207(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<3> |   17.203(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<4> |   15.263(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<5> |   15.490(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<6> |   15.580(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<7> |   15.584(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<8> |   17.703(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<9> |   18.109(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<10>|   17.377(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<11>|   18.311(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<12>|   15.472(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<13>|   15.978(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<14>|   16.020(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<15>|   16.344(R)|clk27M_DCMed      |   0.000|
SRAM_A_OE   |   22.474(R)|clk27M_DCMed      |   0.000|
SRAM_A_WE   |   16.007(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<0> |   24.374(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<1> |   25.024(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<2> |   26.814(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<3> |   26.533(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<4> |   27.741(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<5> |   24.486(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<6> |   25.174(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<7> |   25.773(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<8> |   26.822(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<9> |   25.581(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<10>|   29.410(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<11>|   27.200(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<12>|   27.924(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<13>|   28.039(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<14>|   27.926(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<15>|   29.259(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<16>|   29.322(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<17>|   30.097(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<18>|   28.389(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<19>|   30.122(R)|clk27M_DCMed      |   0.000|
SRAM_B_CE   |   19.477(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<0> |   15.325(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<1> |   16.328(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<2> |   16.998(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<3> |   16.662(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<4> |   17.762(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<5> |   17.826(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<6> |   18.164(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<7> |   17.665(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<8> |   19.246(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<9> |   19.032(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<10>|   19.017(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<11>|   18.557(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<12>|   19.303(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<13>|   18.915(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<14>|   19.339(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<15>|   19.190(R)|clk27M_DCMed      |   0.000|
SRAM_B_OE   |   16.398(R)|clk27M_DCMed      |   0.000|
SRAM_B_WE   |   16.333(R)|clk27M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock clk_59m to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDA_DONE   |   15.776(R)|clk59M_DCMed      |   0.000|
ADV7179_CLK |   11.756(R)|clk59M_DCMed      |   0.000|
ADV7179_P<0>|   14.436(R)|clk59M_DCMed      |   0.000|
ADV7179_P<1>|   12.990(R)|clk59M_DCMed      |   0.000|
ADV7179_P<2>|   14.003(R)|clk59M_DCMed      |   0.000|
ADV7179_P<3>|   14.254(R)|clk59M_DCMed      |   0.000|
ADV7179_P<4>|   14.080(R)|clk59M_DCMed      |   0.000|
ADV7179_P<5>|   14.429(R)|clk59M_DCMed      |   0.000|
ADV7179_P<6>|   15.136(R)|clk59M_DCMed      |   0.000|
ADV7179_P<7>|   12.801(R)|clk59M_DCMed      |   0.000|
ADV7179_RST |   11.180(R)|clk59M_DCMed      |   0.000|
ADV7179_SCL |   14.749(R)|clk59M_DCMed      |   0.000|
ADV7179_SDA |   17.174(R)|clk59M_DCMed      |   0.000|
ADV7180_SCL |   15.815(R)|clk59M_DCMed      |   0.000|
ADV7180_SDA |   15.976(R)|clk59M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ADV7180_LLC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADV7180_LLC    |   12.866|         |         |         |
clk_59m        |   11.749|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_59m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADV7180_LLC    |    2.650|         |         |         |
clk_59m        |    9.129|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADV7180_LLC    |ADV7179_CLK    |    9.090|
---------------+---------------+---------+


Analysis completed Sun Mar 19 23:24:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



