module midi(
	input CLK,
	input nBTN,
	output SPKR
);

reg [31:0] cnt;
always @(posedge CLK) begin
	if (cnt == 32'd113636)
		cnt <= 32'd0;
	else
		cnt <= cnt + 1;
end
assign SPKR = !nBTN && (cnt < 56818);

endmodule
