#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5604152114a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5604152dcd60 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f543c39f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604152da5d0_0 .net "clk", 0 0, o0x7f543c39f018;  0 drivers
o0x7f543c39f048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604152ddae0_0 .net "data_address", 31 0, o0x7f543c39f048;  0 drivers
o0x7f543c39f078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604152e0230_0 .net "data_read", 0 0, o0x7f543c39f078;  0 drivers
v0x5604152e0560_0 .var "data_readdata", 31 0;
o0x7f543c39f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604152e1670_0 .net "data_write", 0 0, o0x7f543c39f0d8;  0 drivers
o0x7f543c39f108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604152e3690_0 .net "data_writedata", 31 0, o0x7f543c39f108;  0 drivers
S_0x5604152b7b80 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f543c39f258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604152faad0_0 .net "instr_address", 31 0, o0x7f543c39f258;  0 drivers
v0x5604152fabd0_0 .var "instr_readdata", 31 0;
S_0x5604152ca400 .scope module, "subu" "subu" 5 1;
 .timescale 0 0;
v0x5604153091a0_0 .net "active", 0 0, L_0x5604153233f0;  1 drivers
v0x560415309260_0 .var "clk", 0 0;
v0x560415309300_0 .var "clk_enable", 0 0;
v0x5604153093f0_0 .net "data_address", 31 0, L_0x5604153214d0;  1 drivers
v0x560415309490_0 .net "data_read", 0 0, L_0x56041531f0c0;  1 drivers
v0x560415309580_0 .var "data_readdata", 31 0;
v0x560415309650_0 .net "data_write", 0 0, L_0x56041531eee0;  1 drivers
v0x560415309720_0 .net "data_writedata", 31 0, L_0x5604153211d0;  1 drivers
v0x5604153097f0_0 .net "instr_address", 31 0, L_0x560415322a60;  1 drivers
v0x560415309950_0 .var "instr_readdata", 31 0;
v0x5604153099f0_0 .net "register_v0", 31 0, L_0x560415321160;  1 drivers
v0x560415309ae0_0 .var "reset", 0 0;
S_0x5604152ca7d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5604152ca400;
 .timescale 0 0;
v0x5604152fada0_0 .var "expected", 31 0;
v0x5604152faea0_0 .var "funct", 5 0;
v0x5604152faf80_0 .var "i", 4 0;
v0x5604152fb040_0 .var "imm", 15 0;
v0x5604152fb120_0 .var "imm_instr", 31 0;
v0x5604152fb250_0 .var "opcode", 5 0;
v0x5604152fb330_0 .var "r_instr", 31 0;
v0x5604152fb410_0 .var "rd", 4 0;
v0x5604152fb4f0_0 .var "rs", 4 0;
v0x5604152fb5d0_0 .var "rt", 4 0;
v0x5604152fb6b0_0 .var "shamt", 4 0;
v0x5604152fb790_0 .var "test", 31 0;
E_0x5604152595f0 .event posedge, v0x5604152fd850_0;
S_0x5604152cac00 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x5604152ca400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5604152da4b0 .functor OR 1, L_0x56041531a450, L_0x56041531a6d0, C4<0>, C4<0>;
L_0x5604152467b0 .functor BUFZ 1, L_0x560415319eb0, C4<0>, C4<0>, C4<0>;
L_0x5604152e0440 .functor BUFZ 1, L_0x56041531a050, C4<0>, C4<0>, C4<0>;
L_0x5604152e14d0 .functor BUFZ 1, L_0x56041531a050, C4<0>, C4<0>, C4<0>;
L_0x56041531ac10 .functor AND 1, L_0x560415319eb0, L_0x56041531af10, C4<1>, C4<1>;
L_0x5604152e3570 .functor OR 1, L_0x56041531ac10, L_0x56041531aaf0, C4<0>, C4<0>;
L_0x560415289f10 .functor OR 1, L_0x5604152e3570, L_0x56041531ad20, C4<0>, C4<0>;
L_0x56041531b1b0 .functor OR 1, L_0x560415289f10, L_0x56041531c810, C4<0>, C4<0>;
L_0x56041531b2c0 .functor OR 1, L_0x56041531b1b0, L_0x56041531bf70, C4<0>, C4<0>;
L_0x56041531b380 .functor BUFZ 1, L_0x56041531a170, C4<0>, C4<0>, C4<0>;
L_0x56041531be60 .functor AND 1, L_0x56041531b8d0, L_0x56041531bc30, C4<1>, C4<1>;
L_0x56041531bf70 .functor OR 1, L_0x56041531b5d0, L_0x56041531be60, C4<0>, C4<0>;
L_0x56041531c810 .functor AND 1, L_0x56041531c340, L_0x56041531c5f0, C4<1>, C4<1>;
L_0x56041531cfc0 .functor OR 1, L_0x56041531ca60, L_0x56041531cd80, C4<0>, C4<0>;
L_0x56041531c0d0 .functor OR 1, L_0x56041531d530, L_0x56041531d830, C4<0>, C4<0>;
L_0x56041531d710 .functor AND 1, L_0x56041531d240, L_0x56041531c0d0, C4<1>, C4<1>;
L_0x56041531e030 .functor OR 1, L_0x56041531dcc0, L_0x56041531df40, C4<0>, C4<0>;
L_0x56041531e330 .functor OR 1, L_0x56041531e030, L_0x56041531e140, C4<0>, C4<0>;
L_0x56041531e4e0 .functor AND 1, L_0x560415319eb0, L_0x56041531e330, C4<1>, C4<1>;
L_0x56041531f0c0 .functor BUFZ 1, L_0x5604152e0440, C4<0>, C4<0>, C4<0>;
L_0x56041531fcd0 .functor AND 1, L_0x5604153233f0, L_0x56041531b2c0, C4<1>, C4<1>;
L_0x56041531fde0 .functor OR 1, L_0x56041531bf70, L_0x56041531c810, C4<0>, C4<0>;
L_0x5604153211d0 .functor BUFZ 32, L_0x560415321050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560415321290 .functor BUFZ 32, L_0x56041531ffb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604153213d0 .functor BUFZ 32, L_0x560415321050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604153214d0 .functor BUFZ 32, v0x5604152fc9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604153226c0 .functor AND 1, v0x560415309300_0, L_0x56041531e4e0, C4<1>, C4<1>;
L_0x560415322730 .functor AND 1, L_0x5604153226c0, v0x560415306270_0, C4<1>, C4<1>;
L_0x560415322a60 .functor BUFZ 32, v0x5604152fd910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604153233f0 .functor BUFZ 1, v0x560415306270_0, C4<0>, C4<0>, C4<0>;
L_0x560415323560 .functor AND 1, v0x560415309300_0, v0x560415306270_0, C4<1>, C4<1>;
v0x560415300680_0 .net *"_ivl_100", 31 0, L_0x56041531c140;  1 drivers
L_0x7f543c356498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415300780_0 .net *"_ivl_103", 25 0, L_0x7f543c356498;  1 drivers
L_0x7f543c3564e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415300860_0 .net/2u *"_ivl_104", 31 0, L_0x7f543c3564e0;  1 drivers
v0x560415300920_0 .net *"_ivl_106", 0 0, L_0x56041531c340;  1 drivers
v0x5604153009e0_0 .net *"_ivl_109", 5 0, L_0x56041531c550;  1 drivers
L_0x7f543c356528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560415300ac0_0 .net/2u *"_ivl_110", 5 0, L_0x7f543c356528;  1 drivers
v0x560415300ba0_0 .net *"_ivl_112", 0 0, L_0x56041531c5f0;  1 drivers
v0x560415300c60_0 .net *"_ivl_116", 31 0, L_0x56041531c970;  1 drivers
L_0x7f543c356570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415300d40_0 .net *"_ivl_119", 25 0, L_0x7f543c356570;  1 drivers
L_0x7f543c3560a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560415300e20_0 .net/2u *"_ivl_12", 5 0, L_0x7f543c3560a8;  1 drivers
L_0x7f543c3565b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560415300f00_0 .net/2u *"_ivl_120", 31 0, L_0x7f543c3565b8;  1 drivers
v0x560415300fe0_0 .net *"_ivl_122", 0 0, L_0x56041531ca60;  1 drivers
v0x5604153010a0_0 .net *"_ivl_124", 31 0, L_0x56041531cc90;  1 drivers
L_0x7f543c356600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415301180_0 .net *"_ivl_127", 25 0, L_0x7f543c356600;  1 drivers
L_0x7f543c356648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560415301260_0 .net/2u *"_ivl_128", 31 0, L_0x7f543c356648;  1 drivers
v0x560415301340_0 .net *"_ivl_130", 0 0, L_0x56041531cd80;  1 drivers
v0x560415301400_0 .net *"_ivl_134", 31 0, L_0x56041531d150;  1 drivers
L_0x7f543c356690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604153015f0_0 .net *"_ivl_137", 25 0, L_0x7f543c356690;  1 drivers
L_0x7f543c3566d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604153016d0_0 .net/2u *"_ivl_138", 31 0, L_0x7f543c3566d8;  1 drivers
v0x5604153017b0_0 .net *"_ivl_140", 0 0, L_0x56041531d240;  1 drivers
v0x560415301870_0 .net *"_ivl_143", 5 0, L_0x56041531d490;  1 drivers
L_0x7f543c356720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560415301950_0 .net/2u *"_ivl_144", 5 0, L_0x7f543c356720;  1 drivers
v0x560415301a30_0 .net *"_ivl_146", 0 0, L_0x56041531d530;  1 drivers
v0x560415301af0_0 .net *"_ivl_149", 5 0, L_0x56041531d790;  1 drivers
L_0x7f543c356768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560415301bd0_0 .net/2u *"_ivl_150", 5 0, L_0x7f543c356768;  1 drivers
v0x560415301cb0_0 .net *"_ivl_152", 0 0, L_0x56041531d830;  1 drivers
v0x560415301d70_0 .net *"_ivl_155", 0 0, L_0x56041531c0d0;  1 drivers
v0x560415301e30_0 .net *"_ivl_159", 1 0, L_0x56041531dbd0;  1 drivers
L_0x7f543c3560f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560415301f10_0 .net/2u *"_ivl_16", 5 0, L_0x7f543c3560f0;  1 drivers
L_0x7f543c3567b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560415301ff0_0 .net/2u *"_ivl_160", 1 0, L_0x7f543c3567b0;  1 drivers
v0x5604153020d0_0 .net *"_ivl_162", 0 0, L_0x56041531dcc0;  1 drivers
L_0x7f543c3567f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560415302190_0 .net/2u *"_ivl_164", 5 0, L_0x7f543c3567f8;  1 drivers
v0x560415302270_0 .net *"_ivl_166", 0 0, L_0x56041531df40;  1 drivers
v0x560415302540_0 .net *"_ivl_169", 0 0, L_0x56041531e030;  1 drivers
L_0x7f543c356840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560415302600_0 .net/2u *"_ivl_170", 5 0, L_0x7f543c356840;  1 drivers
v0x5604153026e0_0 .net *"_ivl_172", 0 0, L_0x56041531e140;  1 drivers
v0x5604153027a0_0 .net *"_ivl_175", 0 0, L_0x56041531e330;  1 drivers
v0x560415302860_0 .net *"_ivl_178", 31 0, L_0x56041531e5a0;  1 drivers
L_0x7f543c356888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415302940_0 .net *"_ivl_181", 25 0, L_0x7f543c356888;  1 drivers
L_0x7f543c3568d0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x560415302a20_0 .net/2u *"_ivl_182", 31 0, L_0x7f543c3568d0;  1 drivers
v0x560415302b00_0 .net *"_ivl_186", 31 0, L_0x56041531e930;  1 drivers
L_0x7f543c356918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415302be0_0 .net *"_ivl_189", 25 0, L_0x7f543c356918;  1 drivers
L_0x7f543c356960 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0x560415302cc0_0 .net/2u *"_ivl_190", 31 0, L_0x7f543c356960;  1 drivers
L_0x7f543c3569a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560415302da0_0 .net/2u *"_ivl_194", 0 0, L_0x7f543c3569a8;  1 drivers
v0x560415302e80_0 .net *"_ivl_20", 31 0, L_0x56041531a310;  1 drivers
L_0x7f543c3569f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560415302f60_0 .net/2u *"_ivl_204", 4 0, L_0x7f543c3569f0;  1 drivers
v0x560415303040_0 .net *"_ivl_207", 4 0, L_0x56041531f540;  1 drivers
v0x560415303120_0 .net *"_ivl_209", 4 0, L_0x56041531f770;  1 drivers
v0x560415303200_0 .net *"_ivl_210", 4 0, L_0x56041531f810;  1 drivers
v0x5604153032e0_0 .net *"_ivl_217", 0 0, L_0x56041531fde0;  1 drivers
L_0x7f543c356a38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5604153033a0_0 .net/2u *"_ivl_218", 31 0, L_0x7f543c356a38;  1 drivers
v0x560415303480_0 .net *"_ivl_220", 31 0, L_0x56041531ff10;  1 drivers
v0x560415303560_0 .net *"_ivl_222", 31 0, L_0x5604153201d0;  1 drivers
v0x560415303640_0 .net *"_ivl_224", 31 0, L_0x560415320360;  1 drivers
v0x560415303720_0 .net *"_ivl_226", 31 0, L_0x5604153206b0;  1 drivers
L_0x7f543c356138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415303800_0 .net *"_ivl_23", 25 0, L_0x7f543c356138;  1 drivers
v0x5604153038e0_0 .net *"_ivl_239", 0 0, L_0x5604153226c0;  1 drivers
L_0x7f543c356180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5604153039a0_0 .net/2u *"_ivl_24", 31 0, L_0x7f543c356180;  1 drivers
L_0x7f543c356ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560415303a80_0 .net/2u *"_ivl_242", 31 0, L_0x7f543c356ba0;  1 drivers
v0x560415303b60_0 .net *"_ivl_247", 0 0, L_0x560415322bc0;  1 drivers
L_0x7f543c356be8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560415303c40_0 .net/2u *"_ivl_248", 15 0, L_0x7f543c356be8;  1 drivers
L_0x7f543c356c30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415303d20_0 .net/2u *"_ivl_250", 15 0, L_0x7f543c356c30;  1 drivers
v0x560415303e00_0 .net *"_ivl_252", 15 0, L_0x560415322e40;  1 drivers
v0x560415303ee0_0 .net *"_ivl_255", 15 0, L_0x560415322fd0;  1 drivers
v0x560415303fc0_0 .net *"_ivl_26", 0 0, L_0x56041531a450;  1 drivers
v0x560415304490_0 .net *"_ivl_28", 31 0, L_0x56041531a5e0;  1 drivers
L_0x7f543c3561c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415304570_0 .net *"_ivl_31", 25 0, L_0x7f543c3561c8;  1 drivers
L_0x7f543c356210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560415304650_0 .net/2u *"_ivl_32", 31 0, L_0x7f543c356210;  1 drivers
v0x560415304730_0 .net *"_ivl_34", 0 0, L_0x56041531a6d0;  1 drivers
v0x5604153047f0_0 .net *"_ivl_4", 31 0, L_0x560415309d50;  1 drivers
v0x5604153048d0_0 .net *"_ivl_45", 2 0, L_0x56041531a9c0;  1 drivers
L_0x7f543c356258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604153049b0_0 .net/2u *"_ivl_46", 2 0, L_0x7f543c356258;  1 drivers
v0x560415304a90_0 .net *"_ivl_51", 2 0, L_0x56041531ac80;  1 drivers
L_0x7f543c3562a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560415304b70_0 .net/2u *"_ivl_52", 2 0, L_0x7f543c3562a0;  1 drivers
v0x560415304c50_0 .net *"_ivl_57", 0 0, L_0x56041531af10;  1 drivers
v0x560415304d10_0 .net *"_ivl_59", 0 0, L_0x56041531ac10;  1 drivers
v0x560415304dd0_0 .net *"_ivl_61", 0 0, L_0x5604152e3570;  1 drivers
v0x560415304e90_0 .net *"_ivl_63", 0 0, L_0x560415289f10;  1 drivers
v0x560415304f50_0 .net *"_ivl_65", 0 0, L_0x56041531b1b0;  1 drivers
L_0x7f543c356018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415305010_0 .net *"_ivl_7", 25 0, L_0x7f543c356018;  1 drivers
v0x5604153050f0_0 .net *"_ivl_70", 31 0, L_0x56041531b4a0;  1 drivers
L_0x7f543c3562e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604153051d0_0 .net *"_ivl_73", 25 0, L_0x7f543c3562e8;  1 drivers
L_0x7f543c356330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5604153052b0_0 .net/2u *"_ivl_74", 31 0, L_0x7f543c356330;  1 drivers
v0x560415305390_0 .net *"_ivl_76", 0 0, L_0x56041531b5d0;  1 drivers
v0x560415305450_0 .net *"_ivl_78", 31 0, L_0x56041531b740;  1 drivers
L_0x7f543c356060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415305530_0 .net/2u *"_ivl_8", 31 0, L_0x7f543c356060;  1 drivers
L_0x7f543c356378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415305610_0 .net *"_ivl_81", 25 0, L_0x7f543c356378;  1 drivers
L_0x7f543c3563c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5604153056f0_0 .net/2u *"_ivl_82", 31 0, L_0x7f543c3563c0;  1 drivers
v0x5604153057d0_0 .net *"_ivl_84", 0 0, L_0x56041531b8d0;  1 drivers
v0x560415305890_0 .net *"_ivl_87", 0 0, L_0x56041531ba40;  1 drivers
v0x560415305970_0 .net *"_ivl_88", 31 0, L_0x56041531b7e0;  1 drivers
L_0x7f543c356408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560415305a50_0 .net *"_ivl_91", 30 0, L_0x7f543c356408;  1 drivers
L_0x7f543c356450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560415305b30_0 .net/2u *"_ivl_92", 31 0, L_0x7f543c356450;  1 drivers
v0x560415305c10_0 .net *"_ivl_94", 0 0, L_0x56041531bc30;  1 drivers
v0x560415305cd0_0 .net *"_ivl_97", 0 0, L_0x56041531be60;  1 drivers
v0x560415305d90_0 .net "active", 0 0, L_0x5604153233f0;  alias, 1 drivers
v0x560415305e50_0 .net "alu_op1", 31 0, L_0x560415321290;  1 drivers
v0x560415305f10_0 .net "alu_op2", 31 0, L_0x5604153213d0;  1 drivers
v0x560415305fd0_0 .net "alui_instr", 0 0, L_0x56041531aaf0;  1 drivers
v0x560415306090_0 .net "b_flag", 0 0, v0x5604152fc5a0_0;  1 drivers
v0x560415306130_0 .net "clk", 0 0, v0x560415309260_0;  1 drivers
v0x5604153061d0_0 .net "clk_enable", 0 0, v0x560415309300_0;  1 drivers
v0x560415306270_0 .var "cpu_active", 0 0;
v0x560415306310_0 .net "curr_addr", 31 0, v0x5604152fd910_0;  1 drivers
v0x5604153063e0_0 .net "curr_addr_p4", 31 0, L_0x5604153229c0;  1 drivers
v0x5604153064a0_0 .net "data_address", 31 0, L_0x5604153214d0;  alias, 1 drivers
v0x560415306580_0 .net "data_read", 0 0, L_0x56041531f0c0;  alias, 1 drivers
v0x560415306640_0 .net "data_readdata", 31 0, v0x560415309580_0;  1 drivers
v0x560415306720_0 .net "data_write", 0 0, L_0x56041531eee0;  alias, 1 drivers
v0x5604153067e0_0 .net "data_writedata", 31 0, L_0x5604153211d0;  alias, 1 drivers
v0x5604153068c0_0 .net "funct_code", 5 0, L_0x560415309c20;  1 drivers
v0x5604153069a0_0 .net "hi_out", 31 0, v0x5604152fe020_0;  1 drivers
v0x560415306a90_0 .net "hl_reg_enable", 0 0, L_0x560415322730;  1 drivers
v0x560415306b30_0 .net "instr_address", 31 0, L_0x560415322a60;  alias, 1 drivers
v0x560415306bf0_0 .net "instr_opcode", 5 0, L_0x560415309b80;  1 drivers
v0x560415306cd0_0 .net "instr_readdata", 31 0, v0x560415309950_0;  1 drivers
v0x560415306d90_0 .net "j_imm", 0 0, L_0x56041531cfc0;  1 drivers
v0x560415306e30_0 .net "j_reg", 0 0, L_0x56041531d710;  1 drivers
v0x560415306ef0_0 .net "l_type", 0 0, L_0x56041531ad20;  1 drivers
v0x560415306fb0_0 .net "link_const", 0 0, L_0x56041531bf70;  1 drivers
v0x560415307070_0 .net "link_reg", 0 0, L_0x56041531c810;  1 drivers
v0x560415307130_0 .net "lo_out", 31 0, v0x5604152fe870_0;  1 drivers
v0x560415307220_0 .net "lw", 0 0, L_0x56041531a050;  1 drivers
v0x5604153072c0_0 .net "mem_read", 0 0, L_0x5604152e0440;  1 drivers
v0x560415307380_0 .net "mem_to_reg", 0 0, L_0x5604152e14d0;  1 drivers
v0x560415307440_0 .net "mem_write", 0 0, L_0x56041531b380;  1 drivers
v0x560415307500_0 .net "memaddroffset", 31 0, v0x5604152fc9e0_0;  1 drivers
v0x5604153075f0_0 .net "mfhi", 0 0, L_0x56041531e690;  1 drivers
v0x560415307690_0 .net "mflo", 0 0, L_0x56041531ec30;  1 drivers
v0x560415307f60_0 .net "movefrom", 0 0, L_0x5604152da4b0;  1 drivers
v0x560415308020_0 .net "muldiv", 0 0, L_0x56041531e4e0;  1 drivers
v0x5604153080e0_0 .var "next_instr_addr", 31 0;
v0x5604153081d0_0 .net "offset", 31 0, L_0x560415323260;  1 drivers
v0x560415308290_0 .net "pc_enable", 0 0, L_0x560415323560;  1 drivers
v0x560415308360_0 .net "r_format", 0 0, L_0x560415319eb0;  1 drivers
v0x560415308400_0 .net "reg_a_read_data", 31 0, L_0x56041531ffb0;  1 drivers
v0x5604153084f0_0 .net "reg_a_read_index", 4 0, L_0x56041531e440;  1 drivers
v0x5604153085c0_0 .net "reg_b_read_data", 31 0, L_0x560415321050;  1 drivers
v0x560415308690_0 .net "reg_b_read_index", 4 0, L_0x56041531f450;  1 drivers
v0x560415308760_0 .net "reg_dst", 0 0, L_0x5604152467b0;  1 drivers
v0x560415308800_0 .net "reg_write", 0 0, L_0x56041531b2c0;  1 drivers
v0x5604153088c0_0 .net "reg_write_data", 31 0, L_0x560415320840;  1 drivers
v0x5604153089b0_0 .net "reg_write_enable", 0 0, L_0x56041531fcd0;  1 drivers
v0x560415308a80_0 .net "reg_write_index", 4 0, L_0x56041531fb40;  1 drivers
v0x560415308b50_0 .net "register_v0", 31 0, L_0x560415321160;  alias, 1 drivers
v0x560415308c20_0 .net "reset", 0 0, v0x560415309ae0_0;  1 drivers
v0x560415308d50_0 .net "result", 31 0, v0x5604152fce40_0;  1 drivers
v0x560415308e20_0 .net "result_hi", 31 0, v0x5604152fc740_0;  1 drivers
v0x560415308ec0_0 .net "result_lo", 31 0, v0x5604152fc900_0;  1 drivers
v0x560415308f60_0 .net "sw", 0 0, L_0x56041531a170;  1 drivers
E_0x56041525c240/0 .event anyedge, v0x5604152fc5a0_0, v0x5604153063e0_0, v0x5604153081d0_0, v0x560415306d90_0;
E_0x56041525c240/1 .event anyedge, v0x5604152fc820_0, v0x560415306e30_0, v0x5604152ff660_0;
E_0x56041525c240 .event/or E_0x56041525c240/0, E_0x56041525c240/1;
L_0x560415309b80 .part v0x560415309950_0, 26, 6;
L_0x560415309c20 .part v0x560415309950_0, 0, 6;
L_0x560415309d50 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356018;
L_0x560415319eb0 .cmp/eq 32, L_0x560415309d50, L_0x7f543c356060;
L_0x56041531a050 .cmp/eq 6, L_0x560415309b80, L_0x7f543c3560a8;
L_0x56041531a170 .cmp/eq 6, L_0x560415309b80, L_0x7f543c3560f0;
L_0x56041531a310 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356138;
L_0x56041531a450 .cmp/eq 32, L_0x56041531a310, L_0x7f543c356180;
L_0x56041531a5e0 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c3561c8;
L_0x56041531a6d0 .cmp/eq 32, L_0x56041531a5e0, L_0x7f543c356210;
L_0x56041531a9c0 .part L_0x560415309b80, 3, 3;
L_0x56041531aaf0 .cmp/eq 3, L_0x56041531a9c0, L_0x7f543c356258;
L_0x56041531ac80 .part L_0x560415309b80, 3, 3;
L_0x56041531ad20 .cmp/eq 3, L_0x56041531ac80, L_0x7f543c3562a0;
L_0x56041531af10 .reduce/nor L_0x56041531e4e0;
L_0x56041531b4a0 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c3562e8;
L_0x56041531b5d0 .cmp/eq 32, L_0x56041531b4a0, L_0x7f543c356330;
L_0x56041531b740 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356378;
L_0x56041531b8d0 .cmp/eq 32, L_0x56041531b740, L_0x7f543c3563c0;
L_0x56041531ba40 .part v0x560415309950_0, 20, 1;
L_0x56041531b7e0 .concat [ 1 31 0 0], L_0x56041531ba40, L_0x7f543c356408;
L_0x56041531bc30 .cmp/eq 32, L_0x56041531b7e0, L_0x7f543c356450;
L_0x56041531c140 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356498;
L_0x56041531c340 .cmp/eq 32, L_0x56041531c140, L_0x7f543c3564e0;
L_0x56041531c550 .part v0x560415309950_0, 0, 6;
L_0x56041531c5f0 .cmp/eq 6, L_0x56041531c550, L_0x7f543c356528;
L_0x56041531c970 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356570;
L_0x56041531ca60 .cmp/eq 32, L_0x56041531c970, L_0x7f543c3565b8;
L_0x56041531cc90 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356600;
L_0x56041531cd80 .cmp/eq 32, L_0x56041531cc90, L_0x7f543c356648;
L_0x56041531d150 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356690;
L_0x56041531d240 .cmp/eq 32, L_0x56041531d150, L_0x7f543c3566d8;
L_0x56041531d490 .part v0x560415309950_0, 0, 6;
L_0x56041531d530 .cmp/eq 6, L_0x56041531d490, L_0x7f543c356720;
L_0x56041531d790 .part v0x560415309950_0, 0, 6;
L_0x56041531d830 .cmp/eq 6, L_0x56041531d790, L_0x7f543c356768;
L_0x56041531dbd0 .part L_0x560415309c20, 3, 2;
L_0x56041531dcc0 .cmp/eq 2, L_0x56041531dbd0, L_0x7f543c3567b0;
L_0x56041531df40 .cmp/eq 6, L_0x560415309c20, L_0x7f543c3567f8;
L_0x56041531e140 .cmp/eq 6, L_0x560415309c20, L_0x7f543c356840;
L_0x56041531e5a0 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356888;
L_0x56041531e690 .cmp/eq 32, L_0x56041531e5a0, L_0x7f543c3568d0;
L_0x56041531e930 .concat [ 6 26 0 0], L_0x560415309b80, L_0x7f543c356918;
L_0x56041531ec30 .cmp/eq 32, L_0x56041531e930, L_0x7f543c356960;
L_0x56041531eee0 .functor MUXZ 1, L_0x7f543c3569a8, L_0x56041531b380, L_0x5604153233f0, C4<>;
L_0x56041531e440 .part v0x560415309950_0, 21, 5;
L_0x56041531f450 .part v0x560415309950_0, 16, 5;
L_0x56041531f540 .part v0x560415309950_0, 11, 5;
L_0x56041531f770 .part v0x560415309950_0, 16, 5;
L_0x56041531f810 .functor MUXZ 5, L_0x56041531f770, L_0x56041531f540, L_0x5604152467b0, C4<>;
L_0x56041531fb40 .functor MUXZ 5, L_0x56041531f810, L_0x7f543c3569f0, L_0x56041531bf70, C4<>;
L_0x56041531ff10 .arith/sum 32, L_0x5604153229c0, L_0x7f543c356a38;
L_0x5604153201d0 .functor MUXZ 32, v0x5604152fce40_0, v0x560415309580_0, L_0x5604152e14d0, C4<>;
L_0x560415320360 .functor MUXZ 32, L_0x5604153201d0, v0x5604152fe870_0, L_0x56041531ec30, C4<>;
L_0x5604153206b0 .functor MUXZ 32, L_0x560415320360, v0x5604152fe020_0, L_0x56041531e690, C4<>;
L_0x560415320840 .functor MUXZ 32, L_0x5604153206b0, L_0x56041531ff10, L_0x56041531fde0, C4<>;
L_0x5604153229c0 .arith/sum 32, v0x5604152fd910_0, L_0x7f543c356ba0;
L_0x560415322bc0 .part v0x560415309950_0, 15, 1;
L_0x560415322e40 .functor MUXZ 16, L_0x7f543c356c30, L_0x7f543c356be8, L_0x560415322bc0, C4<>;
L_0x560415322fd0 .part v0x560415309950_0, 0, 16;
L_0x560415323260 .concat [ 16 16 0 0], L_0x560415322fd0, L_0x560415322e40;
S_0x5604152dc990 .scope module, "cpu_alu" "alu" 6 155, 7 1 0, S_0x5604152cac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5604152fbc00_0 .net *"_ivl_10", 31 0, L_0x560415321e80;  1 drivers
L_0x7f543c356b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604152fbd00_0 .net/2u *"_ivl_14", 15 0, L_0x7f543c356b10;  1 drivers
v0x5604152fbde0_0 .net *"_ivl_17", 15 0, L_0x5604153220a0;  1 drivers
v0x5604152fbea0_0 .net *"_ivl_18", 31 0, L_0x560415322190;  1 drivers
v0x5604152fbf80_0 .net *"_ivl_23", 4 0, L_0x560415322420;  1 drivers
L_0x7f543c356b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5604152fc0b0_0 .net *"_ivl_27", 0 0, L_0x7f543c356b58;  1 drivers
v0x5604152fc190_0 .net *"_ivl_5", 0 0, L_0x560415321760;  1 drivers
v0x5604152fc270_0 .net *"_ivl_6", 15 0, L_0x560415321800;  1 drivers
v0x5604152fc350_0 .net *"_ivl_9", 15 0, L_0x560415321bd0;  1 drivers
v0x5604152fc4c0_0 .net "addr_rt", 4 0, L_0x560415322620;  1 drivers
v0x5604152fc5a0_0 .var "b_flag", 0 0;
v0x5604152fc660_0 .net "funct", 5 0, L_0x5604153216c0;  1 drivers
v0x5604152fc740_0 .var "hi", 31 0;
v0x5604152fc820_0 .net "instructionword", 31 0, v0x560415309950_0;  alias, 1 drivers
v0x5604152fc900_0 .var "lo", 31 0;
v0x5604152fc9e0_0 .var "memaddroffset", 31 0;
v0x5604152fcac0_0 .var "multresult", 63 0;
v0x5604152fcba0_0 .net "op1", 31 0, L_0x560415321290;  alias, 1 drivers
v0x5604152fcc80_0 .net "op2", 31 0, L_0x5604153213d0;  alias, 1 drivers
v0x5604152fcd60_0 .net "opcode", 5 0, L_0x560415321620;  1 drivers
v0x5604152fce40_0 .var "result", 31 0;
v0x5604152fcf20_0 .net "shamt", 5 0, L_0x5604153224c0;  1 drivers
v0x5604152fd000_0 .net/s "sign_op1", 31 0, L_0x560415321290;  alias, 1 drivers
v0x5604152fd0c0_0 .net/s "sign_op2", 31 0, L_0x5604153213d0;  alias, 1 drivers
v0x5604152fd160_0 .net "simmediatedata", 15 0, L_0x560415321fb0;  1 drivers
v0x5604152fd220_0 .net "uimmediatedata", 15 0, L_0x5604153222d0;  1 drivers
v0x5604152fd300_0 .net "unsign_op1", 31 0, L_0x560415321290;  alias, 1 drivers
v0x5604152fd3c0_0 .net "unsign_op2", 31 0, L_0x5604153213d0;  alias, 1 drivers
E_0x560415233790/0 .event anyedge, v0x5604152fcd60_0, v0x5604152fc660_0, v0x5604152fcc80_0, v0x5604152fcf20_0;
E_0x560415233790/1 .event anyedge, v0x5604152fcba0_0, v0x5604152fcac0_0, v0x5604152fc4c0_0, v0x5604152fd160_0;
E_0x560415233790/2 .event anyedge, v0x5604152fd220_0;
E_0x560415233790 .event/or E_0x560415233790/0, E_0x560415233790/1, E_0x560415233790/2;
L_0x560415321620 .part v0x560415309950_0, 26, 6;
L_0x5604153216c0 .part v0x560415309950_0, 0, 6;
L_0x560415321760 .part v0x560415309950_0, 15, 1;
LS_0x560415321800_0_0 .concat [ 1 1 1 1], L_0x560415321760, L_0x560415321760, L_0x560415321760, L_0x560415321760;
LS_0x560415321800_0_4 .concat [ 1 1 1 1], L_0x560415321760, L_0x560415321760, L_0x560415321760, L_0x560415321760;
LS_0x560415321800_0_8 .concat [ 1 1 1 1], L_0x560415321760, L_0x560415321760, L_0x560415321760, L_0x560415321760;
LS_0x560415321800_0_12 .concat [ 1 1 1 1], L_0x560415321760, L_0x560415321760, L_0x560415321760, L_0x560415321760;
L_0x560415321800 .concat [ 4 4 4 4], LS_0x560415321800_0_0, LS_0x560415321800_0_4, LS_0x560415321800_0_8, LS_0x560415321800_0_12;
L_0x560415321bd0 .part v0x560415309950_0, 0, 16;
L_0x560415321e80 .concat [ 16 16 0 0], L_0x560415321bd0, L_0x560415321800;
L_0x560415321fb0 .part L_0x560415321e80, 0, 16;
L_0x5604153220a0 .part v0x560415309950_0, 0, 16;
L_0x560415322190 .concat [ 16 16 0 0], L_0x5604153220a0, L_0x7f543c356b10;
L_0x5604153222d0 .part L_0x560415322190, 0, 16;
L_0x560415322420 .part v0x560415309950_0, 6, 5;
L_0x5604153224c0 .concat [ 5 1 0 0], L_0x560415322420, L_0x7f543c356b58;
L_0x560415322620 .part v0x560415309950_0, 16, 5;
S_0x5604152fd620 .scope module, "cpu_pc" "pc" 6 229, 8 1 0, S_0x5604152cac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5604152fd850_0 .net "clk", 0 0, v0x560415309260_0;  alias, 1 drivers
v0x5604152fd910_0 .var "curr_addr", 31 0;
v0x5604152fd9f0_0 .net "enable", 0 0, L_0x560415323560;  alias, 1 drivers
v0x5604152fda90_0 .net "next_addr", 31 0, v0x5604153080e0_0;  1 drivers
v0x5604152fdb70_0 .net "reset", 0 0, v0x560415309ae0_0;  alias, 1 drivers
S_0x5604152fdd20 .scope module, "hi" "hl_reg" 6 182, 9 1 0, S_0x5604152cac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5604152fdf80_0 .net "clk", 0 0, v0x560415309260_0;  alias, 1 drivers
v0x5604152fe020_0 .var "data", 31 0;
v0x5604152fe0e0_0 .net "data_in", 31 0, v0x5604152fc740_0;  alias, 1 drivers
v0x5604152fe1e0_0 .net "data_out", 31 0, v0x5604152fe020_0;  alias, 1 drivers
v0x5604152fe2a0_0 .net "enable", 0 0, L_0x560415322730;  alias, 1 drivers
v0x5604152fe3b0_0 .net "reset", 0 0, v0x560415309ae0_0;  alias, 1 drivers
S_0x5604152fe500 .scope module, "lo" "hl_reg" 6 174, 9 1 0, S_0x5604152cac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5604152fe760_0 .net "clk", 0 0, v0x560415309260_0;  alias, 1 drivers
v0x5604152fe870_0 .var "data", 31 0;
v0x5604152fe950_0 .net "data_in", 31 0, v0x5604152fc900_0;  alias, 1 drivers
v0x5604152fea20_0 .net "data_out", 31 0, v0x5604152fe870_0;  alias, 1 drivers
v0x5604152feae0_0 .net "enable", 0 0, L_0x560415322730;  alias, 1 drivers
v0x5604152febd0_0 .net "reset", 0 0, v0x560415309ae0_0;  alias, 1 drivers
S_0x5604152fed40 .scope module, "register" "regfile" 6 121, 10 1 0, S_0x5604152cac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56041531ffb0 .functor BUFZ 32, L_0x560415320bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560415321050 .functor BUFZ 32, L_0x560415320e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5604152ffac0_2 .array/port v0x5604152ffac0, 2;
L_0x560415321160 .functor BUFZ 32, v0x5604152ffac0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5604152fef70_0 .net *"_ivl_0", 31 0, L_0x560415320bf0;  1 drivers
v0x5604152ff070_0 .net *"_ivl_10", 6 0, L_0x560415320f10;  1 drivers
L_0x7f543c356ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604152ff150_0 .net *"_ivl_13", 1 0, L_0x7f543c356ac8;  1 drivers
v0x5604152ff210_0 .net *"_ivl_2", 6 0, L_0x560415320c90;  1 drivers
L_0x7f543c356a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604152ff2f0_0 .net *"_ivl_5", 1 0, L_0x7f543c356a80;  1 drivers
v0x5604152ff420_0 .net *"_ivl_8", 31 0, L_0x560415320e70;  1 drivers
v0x5604152ff500_0 .net "r_clk", 0 0, v0x560415309260_0;  alias, 1 drivers
v0x5604152ff5a0_0 .net "r_clk_enable", 0 0, v0x560415309300_0;  alias, 1 drivers
v0x5604152ff660_0 .net "read_data1", 31 0, L_0x56041531ffb0;  alias, 1 drivers
v0x5604152ff740_0 .net "read_data2", 31 0, L_0x560415321050;  alias, 1 drivers
v0x5604152ff820_0 .net "read_reg1", 4 0, L_0x56041531e440;  alias, 1 drivers
v0x5604152ff900_0 .net "read_reg2", 4 0, L_0x56041531f450;  alias, 1 drivers
v0x5604152ff9e0_0 .net "register_v0", 31 0, L_0x560415321160;  alias, 1 drivers
v0x5604152ffac0 .array "registers", 0 31, 31 0;
v0x560415300090_0 .net "reset", 0 0, v0x560415309ae0_0;  alias, 1 drivers
v0x560415300130_0 .net "write_control", 0 0, L_0x56041531fcd0;  alias, 1 drivers
v0x5604153001f0_0 .net "write_data", 31 0, L_0x560415320840;  alias, 1 drivers
v0x5604153003e0_0 .net "write_reg", 4 0, L_0x56041531fb40;  alias, 1 drivers
L_0x560415320bf0 .array/port v0x5604152ffac0, L_0x560415320c90;
L_0x560415320c90 .concat [ 5 2 0 0], L_0x56041531e440, L_0x7f543c356a80;
L_0x560415320e70 .array/port v0x5604152ffac0, L_0x560415320f10;
L_0x560415320f10 .concat [ 5 2 0 0], L_0x56041531f450, L_0x7f543c356ac8;
    .scope S_0x5604152fed40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604152ffac0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5604152fed40;
T_1 ;
    %wait E_0x5604152595f0;
    %load/vec4 v0x560415300090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5604152ff5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560415300130_0;
    %load/vec4 v0x5604153003e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5604153001f0_0;
    %load/vec4 v0x5604153003e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604152ffac0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5604152dc990;
T_2 ;
    %wait E_0x560415233790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %load/vec4 v0x5604152fcd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5604152fc660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fcf20_0;
    %shiftl 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fcf20_0;
    %shiftr 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fcf20_0;
    %shiftr 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fd300_0;
    %shiftl 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fd300_0;
    %shiftr 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x5604152fd3c0_0;
    %ix/getv 4, v0x5604152fd300_0;
    %shiftr 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x5604152fd000_0;
    %pad/s 64;
    %load/vec4 v0x5604152fd0c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5604152fcac0_0, 0, 64;
    %load/vec4 v0x5604152fcac0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604152fc740_0, 0, 32;
    %load/vec4 v0x5604152fcac0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604152fc900_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x5604152fd300_0;
    %pad/u 64;
    %load/vec4 v0x5604152fd3c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5604152fcac0_0, 0, 64;
    %load/vec4 v0x5604152fcac0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604152fc740_0, 0, 32;
    %load/vec4 v0x5604152fcac0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604152fc900_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd0c0_0;
    %mod/s;
    %store/vec4 v0x5604152fc740_0, 0, 32;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd0c0_0;
    %div/s;
    %store/vec4 v0x5604152fc900_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %mod;
    %store/vec4 v0x5604152fc740_0, 0, 32;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %div;
    %store/vec4 v0x5604152fc900_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x5604152fcba0_0;
    %store/vec4 v0x5604152fc740_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x5604152fcba0_0;
    %store/vec4 v0x5604152fc900_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd0c0_0;
    %add;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %add;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd0c0_0;
    %sub;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %sub;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %and;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %or;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %xor;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %or;
    %inv;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd0c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd3c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5604152fc4c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5604152fcba0_0;
    %load/vec4 v0x5604152fcc80_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5604152fcba0_0;
    %load/vec4 v0x5604152fcc80_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5604152fcba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604152fc5a0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5604152fd000_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd220_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd220_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd220_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5604152fd220_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5604152fce40_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5604152fd300_0;
    %load/vec4 v0x5604152fd160_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5604152fc9e0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5604152fe500;
T_3 ;
    %wait E_0x5604152595f0;
    %load/vec4 v0x5604152febd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5604152fe870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5604152feae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5604152fe950_0;
    %assign/vec4 v0x5604152fe870_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5604152fdd20;
T_4 ;
    %wait E_0x5604152595f0;
    %load/vec4 v0x5604152fe3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5604152fe020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5604152fe2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5604152fe0e0_0;
    %assign/vec4 v0x5604152fe020_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5604152fd620;
T_5 ;
    %wait E_0x5604152595f0;
    %load/vec4 v0x5604152fdb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5604152fd910_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5604152fd9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5604152fda90_0;
    %assign/vec4 v0x5604152fd910_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5604152cac00;
T_6 ;
    %wait E_0x56041525c240;
    %load/vec4 v0x560415306090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5604153063e0_0;
    %load/vec4 v0x5604153081d0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5604153080e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560415306d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5604153063e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560415306cd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5604153080e0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x560415306e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x560415308400_0;
    %store/vec4 v0x5604153080e0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5604153063e0_0;
    %store/vec4 v0x5604153080e0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5604152cac00;
T_7 ;
    %wait E_0x5604152595f0;
    %load/vec4 v0x560415308c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560415306270_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560415306310_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560415306270_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5604152ca400;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560415309260_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560415309260_0;
    %inv;
    %store/vec4 v0x560415309260_0, 0, 1;
    %delay 4, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x5604152ca400;
T_9 ;
    %fork t_1, S_0x5604152ca7d0;
    %jmp t_0;
    .scope S_0x5604152ca7d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560415309ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560415309300_0, 0, 1;
    %wait E_0x5604152595f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560415309ae0_0, 0, 1;
    %wait E_0x5604152595f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560415309580_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x5604152fb250_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5604152fb4f0_0, 0, 5;
    %load/vec4 v0x5604152faf80_0;
    %store/vec4 v0x5604152fb5d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604152fb040_0, 0, 16;
    %load/vec4 v0x5604152fb250_0;
    %load/vec4 v0x5604152fb4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604152fb120_0, 0, 32;
    %load/vec4 v0x5604152fb120_0;
    %store/vec4 v0x560415309950_0, 0, 32;
    %load/vec4 v0x560415309580_0;
    %load/vec4 v0x5604152faf80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560415309580_0, 0, 32;
    %wait E_0x5604152595f0;
    %delay 2, 0;
    %load/vec4 v0x560415309650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_9.3 ;
    %load/vec4 v0x560415309490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_9.5 ;
    %load/vec4 v0x5604152faf80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5604152fb250_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5604152faea0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5604152fb6b0_0, 0, 5;
    %load/vec4 v0x5604152faf80_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5604152fb4f0_0, 0, 5;
    %load/vec4 v0x5604152faf80_0;
    %store/vec4 v0x5604152fb5d0_0, 0, 5;
    %load/vec4 v0x5604152faf80_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5604152fb410_0, 0, 5;
    %load/vec4 v0x5604152fb250_0;
    %load/vec4 v0x5604152fb4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152faea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604152fb330_0, 0, 32;
    %load/vec4 v0x5604152fb330_0;
    %store/vec4 v0x560415309950_0, 0, 32;
    %wait E_0x5604152595f0;
    %delay 2, 0;
    %load/vec4 v0x5604152faf80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5604152fb790_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5604152fb250_0, 0, 6;
    %load/vec4 v0x5604152faf80_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5604152fb4f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604152fb5d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604152fb040_0, 0, 16;
    %load/vec4 v0x5604152fb250_0;
    %load/vec4 v0x5604152fb4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604152fb040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604152fb120_0, 0, 32;
    %load/vec4 v0x5604152fb120_0;
    %store/vec4 v0x560415309950_0, 0, 32;
    %wait E_0x5604152595f0;
    %delay 2, 0;
    %load/vec4 v0x5604152faf80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x5604152fb790_0;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %load/vec4 v0x5604152fb790_0;
    %load/vec4 v0x5604152faf80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %add;
    %store/vec4 v0x5604152fada0_0, 0, 32;
    %load/vec4 v0x5604152fb790_0;
    %load/vec4 v0x5604152faf80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5604152fb790_0, 0, 32;
    %load/vec4 v0x5604153099f0_0;
    %load/vec4 v0x5604152fada0_0;
    %cmp/e;
    %jmp/0xz  T_9.12, 4;
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5604152fada0_0, v0x5604153099f0_0 {0 0 0};
T_9.13 ;
    %load/vec4 v0x5604152faf80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604152faf80_0, 0, 5;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5604152ca400;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/xor_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
