================================================================================ 
Commit: ff8a91597f89c0207889d083957e4026f6bd25b4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:08:40 2025 +0530 
-------------------------------------------------------------------------------- 
"GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.86

Hsd-es-id: N/A"
Original commit date: Thu Nov 27 21:58:29 2025 -0800
Original commit hash: 74d2e4b189006cf88412c471f50e72a7cb9311b0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b1861bbbd14f7eb78e793a6dbac8ac260e3a15fd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:08:28 2025 +0530 
-------------------------------------------------------------------------------- 
"GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.85

Hsd-es-id: N/A"
Original commit date: Wed Nov 26 21:51:49 2025 -0800
Original commit hash: 20bdf2eec812897d7d6247d7c97cbfcefa9fcb6a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5b24cc1dbdfe6f6ff70d9d4b7a045a342185ddc8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:08:15 2025 +0530 
-------------------------------------------------------------------------------- 
"GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.84

Hsd-es-id: N/A"
Original commit date: Wed Nov 26 07:21:20 2025 -0800
Original commit hash: 352e8d9f9b0e6a4576ba24e158ffeefba9e4199a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 94d085c39bcfd71abba3581eba4048525b4ad37d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:08:02 2025 +0530 
-------------------------------------------------------------------------------- 
Include HID Driver in Granite Rapids Workstation

[Feature Description]
Add HID Event Filter driver integration and enable five-button HID
support across ACPI, platform initialization, and build-time
configuration.
The change introduces ACPI methods and SSDT includes for a HID Event
 Filter device, adds HID platform event device and HID method
tables, and exposes new PCDs and setup options to control HEBC value and
HID event filter behavior. Platform code and PEI/PEIM hooks propagate
VPD and PCD values into runtime PCDs, update ACPI parameter structures,
and set up browser callback logic so Low Power S0 Idle can enable the
HID event filter automatically. EC SSDT and related ACPI methods are
extended to route button events through the consolidated H_EC scope,
provide button enable/disable and update helpers
(UPBT/CBTS/ERBT/CBTS/etc.), and notify OS components when virtual HID
events occur. Build and board files add the VPD/PCD tokens, PCD
initializers, and calls during board init to set PCDs based on VPD so
the HID driver sees the correct capabilities at boot. These changes
together enable the OS-visible HID Event Filter interface, implement
button state handling and notifications, and expose a setup UI to
configure HEBC and HID event filter enablement for the platform.

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
OneSiliconPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS WORKSTATION

Hsd-es-id: 15018676568

Original commit date: Thu Nov 20 12:07:36 2025 +0800
Change-Id: I41d1e39412b9ac63a4c361b79f2ae535417720a8
Original commit hash: 1b6e9bc7f3c7a6cc625f1adde3d209e05af729af

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/ButtonIndicator.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/HID/HidMethod.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/HIDWakeDSM.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBDevices/Pg3d.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBMethod/PowerButtonMethod.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Tool/BoardInfo/GNRWS/EPRPPlatform.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/HID/HidPlatformEventDev.asl
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitPostMemLib.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: fb669524099ba07e4a7c2f13543b661499d52d1f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:07:48 2025 +0530 
-------------------------------------------------------------------------------- 
Change Power button Override Period value related register in the PCH side.

Ignore the register at S3M side as hardware usage.

[Impacted Platform]
GNRWS

Hsd-es-id: 15018665959

Original commit date: Mon Nov 24 09:46:57 2025 +0800
Change-Id: Ibfca8ad2a7a2bcdb788d2ddcad7d0a3d42efe164
Original commit hash: 3ea561e5783c189edc503c30647ba50146f2a335

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/IblSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateGnrWs.c

================================================================================ 
Commit: 3c9a053e30c7f928f714d583d093157d02615aeb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:07:35 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.83

Hsd-es-id: N/A"
Original commit date: Sun Nov 16 19:39:15 2025 -0800
Original commit hash: 06f815f68b76a3cb036cced64b591cf927f28eb6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7c3360d3a64cfa274c51e7dfe1f75c53631bc61b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:07:23 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.82

Hsd-es-id: N/A"
Original commit date: Sat Nov 15 04:54:44 2025 -0800
Original commit hash: 6b9c0b33a22ed4c6e1580b92d491a9589220e9c9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 31be012624917049e211ce93aa2dd0b09744f395 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:07:10 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.81

Hsd-es-id: N/A"
Original commit date: Fri Nov 14 07:05:57 2025 -0800
Original commit hash: b7d4bbc48f7c5a473fb8528ead1d03a972a00715

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1f3632b1561e4a320466c23c510998cffc36888c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:07:03 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.80

Hsd-es-id: N/A"
Original commit date: Thu Nov 13 21:31:14 2025 -0800
Original commit hash: ea520d1387f06f5b273ff4a8164d87e486d65365

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: eb8097398b79c0fde0b09a6f52ae601c365aaba8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:06:52 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS] Introduce legacy IO min size

[Issue Description]
During PCI resource rebalance IO port resource gets reduced below
size required.

[Resolution]
Introduce min size of IO in socket 0 stack 0 (S3M) and PE1 (RCIL).

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18043865400

Original commit date: Wed Nov 5 22:58:04 2025 +0100
Change-Id: Icd45cb3214ca831562f265c99591d0c390975925
Original commit hash: 6a94f672d7c8ecbe4a2cfb4c4b62a4ab0101e81d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatLibGnrD.c
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatLibGnrSrf.c
ServerSiliconPkg/Iio/Library/PeiIioInitLib/IioPublishUdsHob.c
ServerSiliconPkg/Include/IioUniversalData.h

================================================================================ 
Commit: ba596c9755dbdab9be1dd648e66744bbf339c5ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:06:39 2025 +0530 
-------------------------------------------------------------------------------- 
Preserve minimum size of NAC resources

[Issue Description]
Rebalance of resources in NAC stack cause assert when its size is
reduced with SR-IOV disabled and later SR-IOV enabled cause NAC is
triggering rebalance.

[Resolution]
NAC is one of stacks with built-in devices. Its resources should be fixed.
Its resources should not be removed even though SR-IOV is disabled.

Package/Module:
ServerSiliconPkg
ServerPlatformPkg

[Impacted Platform]
GRANITERAPIDS D

Hsd-es-id: 18043416587

Original commit date: Wed Sep 17 21:58:08 2025 +0200
Change-Id: Ia7f837a0349e64e8c1729186c04e03a7b481101e
Original commit hash: 7b5b5ca5219092d6716e25f19e5c0e3f4b9731af

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Pci/Dxe/PciHostBridge/PciRebalance.c
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatLibGnrD.c
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatLibGnrSrf.c
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/Gen3/IioMs2IosfInitGen3.c
ServerSiliconPkg/Iio/Library/PeiIioInitLib/IioPublishUdsHob.c
ServerSiliconPkg/Include/IioUniversalData.h

================================================================================ 
Commit: a4d06a8818df4993bdd2eef250894125d4da713b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:06:27 2025 +0530 
-------------------------------------------------------------------------------- 
Save the General Protected Range registers for S3 Usage.

[Impacted Platform]
GNRWS

Hsd-es-id: 15018624805

Original commit date: Mon Nov 10 14:31:19 2025 +0800
Change-Id: I3feb4cc0d7f00b7ccd8e9a3ae0e8f9cd4fe60fcc
Original commit hash: b23252ec85f9282a97cedb4cfa546867706f507b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/BoardInitLib/BoardInitDxeLib.c

================================================================================ 
Commit: a131bfbb06d16c420088b8a05d61679d0124ad64 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:06:14 2025 +0530 
-------------------------------------------------------------------------------- 
Invoke SPI restore protocol before entering S3

[Issue Description]
The SPI controller restore path is not invoked before entering S3, which
causes the saved SPI register-backup flag to be retained and leads to
incorrect values being restored for R_SPI_MEM_BIOS_HSFSTS_CTL on resume.

[Resolution]
This change locates and invokes the SPI restore protocol from SMM
(gSmst->SmmLocateProtocol and RestoreSpiController()) to reset the
backed-up flag before S3 and prevents improper SPI register
restoration on wake from S3.

Package/Module: OneSiliconPkg

[Impacted Platform]
GNR WS

Hsd-es-id: 16029066097

Original commit date: Mon Nov 10 10:47:20 2025 +0800
Change-Id: I2776de07d453f742f0dac04aa160be863beee05d
Original commit hash: c0add044488e7059709a7f6022c60d1624c0abf3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/GnrWsSmmSx.c
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/SmiDispatcher.inf

================================================================================ 
Commit: 3789d4b1224f185d12924a3a66ade31b7680e74a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:06:02 2025 +0530 
-------------------------------------------------------------------------------- 
GnrWs - MCTP registers not cleared after disabling MCTP knob

[Issue Description]
PSF MCTP configuration is not cleared after disabling MCTP support

[Resolution]
Some of the PSF MCTP registers keep values after reset and should
be directly cleared to restore defaults.
Such code currently exists, but depends on values from registers
that are programmed in later phase.
Modified the code to clear registers for all target unconditionally.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16028108719

Original commit date: Mon Aug 4 13:17:33 2025 +0200
Change-Id: Ie0649db67f051e761fb093bc6ed5f9f3bdbfde0f
Original commit hash: aa8e8c607f46d011ff101716f239920ba1ca8c39

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: 889e9c6fe6df3efb51cd4f89882aab52a92fa900 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:05:50 2025 +0530 
-------------------------------------------------------------------------------- 
SUT hang with CXL 1.1 card

[Issue Description]
RCRB bar miss for CXL 1.1 devices.

[Resolution]
Only take RCRB bar from KTI for RCIL stack

Package/Module: ServerRasPkg/IioTopologyLib

[Impacted Platform]
GNRWS

Hsd-es-id: 16028992608

Original commit date: Wed Oct 29 13:34:59 2025 +0800
Change-Id: I1fd2d6c5b602a2508111766b373ca5743a68ed59
Original commit hash: ae29dea16ee27fd10070f7e7ff0e8465f485cf2d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/IioTopologyLib/IioTopologyLib.c

================================================================================ 
Commit: 5bfe80358c85f16880bf7218457d5df6f8ea7ca1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:05:37 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS]"PTU opt-in" knob is visible in BIOS

[Issue Description]
PTU Opt in bios knob should not be visible for GNRWS.

[Resolution]
Remove PTU Opt bios knob and PtuLoader driver.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16028849080

Original commit date: Sat Oct 11 11:14:06 2025 +0800
Change-Id: Ib6979a3eea92d63f15cc728376e52abae1ba9394
Original commit hash: 4e9dd3b76eb248fca0ab7f7cfcf178150a06c40b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 4a6684008c59a0b0b8f5b071a3b8b5f23681c255 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:05:25 2025 +0530 
-------------------------------------------------------------------------------- 
Adjust Tx Vref offset for DRAM Write DQ-DQS Pre DFE 2D Centering training.

[Feature Description]
The DRAM Write DQ-DQS Pre DFE 2D Centering process occasionally fails
during training due to insufficient offset adjustments. This issue is
observed in configurations using DRAMs in 2DPC setups.

[Package/Module]
CpRcPkg

[Impacted Platform]
GRANITE RAPIDS D
GRANITE RAPIDS SP
GRANITE RAPIDS WORKSTATION
SIERRA FOREST SP

Hsd-es-id: 22021598169

Original commit date: Sun Sep 21 16:27:42 2025 -0700
Change-Id: Id18b7fd6ea030af071bd703ac2e857363ee8cc0a
Original commit hash: aba275d12a349dfdf93ed966b4209860a2ae63a0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryCoreLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemMargins.c

================================================================================ 
Commit: baaea1a6d8e045018ed29aedf89f2148165da9ff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:05:12 2025 +0530 
-------------------------------------------------------------------------------- 
Move reporting PCIe link trained below capability to pre-mem

[Issue Description]
PCIe links are checked for training below capability to report
Enhanced Warning Log entry for such case. It is legacy feature
implemented post-mem. Changes in system init flow cause EWL
is copied to HOB earlier and link status is checked too late,
post coping EWL entries to HOB.

[Resolution]
After CXL.mem support was added the link status is checked pre-mem.
Also EWL reporting should be moved to pre-mem so that it is
definitely before EWL is copied to HOB.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS AP

Hsd-es-id: 18043400853

Original commit date: Tue Sep 16 21:39:36 2025 +0200
Change-Id: Icb22d2797f58276f16f629829cd71d9c12d9addd
Original commit hash: a95f715a14c2041e7cd1978c64ad43746ff92496

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioPcieLib.h
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlInitSocGen3.c
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/IioPcieEwl.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/IioPcieLibGnrD.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/IioPcieLibGnrSrf.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Null/IioPcieLib.c

================================================================================ 
Commit: fdfcdbccfe7de3055db35ecb4dea37f183e6e076 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:05:00 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS] Remove PWRB object when POWER_BUTTON flag is set to 0

[Issue Description]
The ACPI specification (Table 4.8) states that the PWRB
object should be absent if the POWER_BUTTON flag is set to 0.
In the current implementation, the POWER_BUTTON flag in GNRWS
is fixed to 0, which necessitates the removal of the PWRB object
to maintain compliance with the specification.

[Resolution]
Implement conditional compilation based on the PcdGnrwsSupport
flag to ensure the PWRB object is only included when the
POWER_BUTTON flag is set to 1. This change removes the PWRB
object in scenarios where the POWER_BUTTON flag is fixed to 0,
aligning the implementation with the ACPI specification.

Use \_SB.ACPI_RCIL_DEVNAME to detect whether it is GNRWS.

[Package/Module]
ServerPlatformPkg

[Impacted Platform]
GRANITE RAPIDS WORKSTATION

Hsd-es-id: 15018374329

Original commit date: Fri Sep 5 15:28:46 2025 +0800
Change-Id: Id35f2b126d6dad95afdc75bc63575a25e98d6149
Original commit hash: 740fdb3133acf896a012e7efcbbfa28dfe8ffdf9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/CommonPlatform.asi

================================================================================ 
Commit: c79a00670c9e5b561a34f137730fdf02405ed6a0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:04:47 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS]Hide soc smbus for GNRWS

[Feature Description]
There is some abnormal Call Trace behavior can be found in dmesg log under Ubuntu OS.
Hide soc smbus for this issue.

Package/Module:
OneSiliconPkg/Fru/Ibl
OneSiliconPkg/Fru/MtlPch

[Impacted Platform]
GNRWS

Hsd-es-id: 15018407635

Original commit date: Wed Sep 24 10:21:44 2025 +0800
Change-Id: Id0b681ce319f346908c841d528a20fac2f76fc06
Original commit hash: b49d03d13f4e30ccd41632679f9310a4e3c4081e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/Library/PeiDxeSmmCycleDecodingLib/CycleDecodingLib.c
OneSiliconPkg/Fru/Ibl/Library/PeiDxeSmmCycleDecodingLib/PeiDxeSmmCycleDecodingLib.inf
OneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
OneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf

================================================================================ 
Commit: f5056dbbe5caa895bfeb19424aff2a72016d6d86 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:04:34 2025 +0530 
-------------------------------------------------------------------------------- 
Fix periodic SMI trigger issue by disabling, clearing, and re-enabling the timer during SMM runtime.

[Issue Description]
The periodic SMI cannot be triggered after resuming the timer during SMM runtime. This occurs because the timer is not properly restarted, which requires disabling, clearing, and re-enabling the timer to ensure proper functionality.

[Resolution]
Periodic timer needs to be disabled, cleared and re-enabled to allow timer resume.

[Package/Module]
OneSiliconPkg

[Impacted Platform]
GRANITE RAPIDS AP

Hsd-es-id: 15018402010

Original commit date: Tue Sep 23 08:48:24 2025 +0800
Change-Id: Ie843c8709a79db894641ee207c99e8e6744bdf06
Original commit hash: 153f3fa1fa81f161ebcb69d6d209c0cdaa8d7c3a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/Smm/SmiDispatcher/IblSmmPeriodicTimer.c

================================================================================ 
Commit: 56c7ab062bfbd146393ece30e676eac1405d6fae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:04:20 2025 +0530 
-------------------------------------------------------------------------------- 
Hide Overclocking Feature in Non-OC SKU's.

[Issue Description]
The overclocking feature is currently visible in non-OC SKUs, which may
lead to user confusion and misconfiguration. Non-OC SKUs are not
designed to support overclocking, and the presence of this feature could
create an inconsistent user experience.

[Resolution]
Update the platform setup logic to conditionally enable the overclocking
feature only when the 'CpuGetOcEnable' function confirms that
overclocking is supported. This ensures the feature is hidden in non-OC
SKUs, aligning the functionality with the intended platform
capabilities.

Package/Module:
GnrwsRpPkg/Platform

[Impacted Platform]
GRANITE RAPIDS WORKSTATION

Hsd-es-id: 16028611074

Original commit date: Thu Sep 18 15:03:27 2025 +0800
Change-Id: Ibc6a15120c60bfe19f745ba814f7b4b0c709b489
Original commit hash: 16de1f3404be159d25cb75d584989b3fcc051122

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c

================================================================================ 
Commit: 6d8f06a4c99209aeb863603ed0d4dbc58463c7af 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:04:07 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS] Update EC SCI GPE_EN configuration and modify GPE0_EN settings.

[Issue Description]
The EC SCI GPE_EN configuration required updates to ensure
proper handling of the GPE0_EN register. The vGPIO PAD CFG
was locked, preventing the operating system from updating
the GPE0_EN settings. This issue could lead to improper behavior
of the EC SCI functionality, as the BIOS was inadvertently
modifying reserved bits.

[Resolution]
Update EC SCI GPE_EN configuration to unlock vGPIO PAD CFG
and modify GPE0_EN settings.

Package/Module:
GnrwsRpPkg
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15018374330

Original commit date: Tue Sep 2 18:42:09 2025 +0800
Change-Id: I23db4728b0e91338467b48fe04c581e698aec627
Original commit hash: 373211bd34091b24015b23ff19f657a0236433b2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
OneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 52f62098ea729dea1e5cca6c7bdd95d3d37db82e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:58 2025 +0530 
-------------------------------------------------------------------------------- 
Update default pseudo channel for error injection

[Issue Description
CPGC timeout is triggered with PseudoChannel default to 1 on non-MRDIMM configs.

[Resolution]
Update default pseudo channel to default 0 on non-MRDIMM configs.

Package/Module: CpRcPkg

[Impacted Platform]
GRANITE RAPIDS AP, GRANITE RAPIDS SP, SIERRA FOREST, CLEAR WATER FOREST

Hsd-es-id: 14025821146

Original commit date: Wed Aug 27 10:33:44 2025 -0600
Change-Id: I4b23f6cab0f34080d62b442dc6c9d0f47551181e
Original commit hash: c9528563c65d0a6b1be24765ce366344cc5c4fc6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/AdvMemTestLib/MemTestErrInj.c

================================================================================ 
Commit: df766f661d067403055983a84e83cea3d32cbee8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:46 2025 +0530 
-------------------------------------------------------------------------------- 
Skip DRAM_ODTLON_NT_RD and DRAM_ODTLOFF_NT_RD calculations and programming

[Feature Description]
Non-target Read ODT is unused and RTT_NOM_RD is programmed to 0. Therefore, the calculations and programming related to DRAM Read ODT timings can be skipped.

[Resolution]
Always skip DRAM_ODTLON_NT_RD and DRAM_ODTLOFF_NT_RD calculations and programming for all platforms.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS AP
GRANITE RAPIDS SP
GRANITE RAPIDS WORKSTATION
SIERRA FOREST AP
SIERRA FOREST SP
CLEARWATER FOREST AP
GRANITE RAPIDS D
GRAND RIDGES

Hsd-es-id: 22021512077

Original commit date: Thu Aug 21 13:18:38 2025 -0700
Change-Id: I96608ef7aa0c9997586b9629981f8e349aeb3817
Original commit hash: 3bd81f789d01649c67488df951225bd5f3a075fd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: 0713a513d76b54010d146efa2498e86769875a9f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:41 2025 +0530 
-------------------------------------------------------------------------------- 
[GNRWS] Add FvVpd to IBB for ACM verification

[Issue Description]
FvVpd is not part of IBB verification, then system will successfully
enter TXT ENV after run GENSEC instead of reboot if Vpd been currupted.

[Resolution]
Add FvVpd to IBB for ACM verification

[Package/Module]
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16028291861

Original commit date: Wed Aug 27 11:18:16 2025 +0800
Change-Id: I92179f8376da422b74c61ee4e0605593781c3583
Original commit hash: 71154c5666e5af53d24db98243b69e3af5495b25

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Pei/PlatformInfo/BiosInfoStruct.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf

================================================================================ 
Commit: 060db2fd4cb27b3d9d6fddfc4a6ed5f65a247057 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:28 2025 +0530 
-------------------------------------------------------------------------------- 
Ensure SPD Lock Enable knob triggers a slow boot when changed

[Issue Description]
The DIMM SPD Lock check is only executed in the slow boot flow and skipped in the fast boot flows.
The SPD Lock Enable knob is set to disable by default, but changing it to be enabled does not trigger a slow boot.
As a result, the SPD Lock check will be skipped, even after enabling the knob, until a slow boot is triggered by some other input.

[Resolution]
Add a condition to convert a fast boot to a slow boot when reseting the system after changing the SPD Lock Enable knob.

[Package/Module]
CpRcPkg

[Impacted Platform]
GRANITE RAPIDS D
CLEAR WATER FOREST AP
GRANITE RAPIDS WORKSTATION
GRANITE RAPIDS SP
SIERRA FOREST AP
GRANITE RAPIDS AP
GRAND RIDGE
SIERRA FOREST SP

Hsd-es-id: 22021479967

Original commit date: Mon Aug 11 16:46:15 2025 -0700
Change-Id: Ic0646d9b76a988de12ec5c68469c17e50581e5a1
Original commit hash: e6bc8280b557372e02c7c75d7229f1ff057c3033

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: 406d715bb201ba4aff7ea6ffa1c7a1b3228686fe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:15 2025 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Cpu: Fix CPU Freq doesn't update after AVX P1 Level back to normal

[Issue Description]
CPU Freq doesn't update after AVX P1 Level back to normal

[Resolution]
Introduce a check to compare the current and target flex ratios,
ensuring that ratio changes are only performed when necessary. Update
the 'CpuGetFlexRatio' function to return a BOOLEAN value, allowing the
system to verify the success of retrieving the current flex ratio.
Modify related logic to handle cases where the flex ratio retrieval
fails, improving overall reliability.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GRANITE RAPIDS SP
GRANITE RAPIDS AP

Hsd-es-id: 15018240222

Original commit date: Fri Aug 22 15:02:32 2025 +0800
Change-Id: I997998ba0be7a92b99a9cf3ee39ade990a3f796d
Original commit hash: 605d783c4c958f3438868457c0035d1ecac2d7ec

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Include/Library/CpuIpLib.h
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitCommon.c
ServerSiliconPkg/Cpu/Library/CpuIpLib/GnrSrf/CpuIpLib.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c

================================================================================ 
Commit: 55e7dc7c53afb5ecdb06d9aaa96b131063f3f6f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:06 2025 +0530 
-------------------------------------------------------------------------------- 
Workaround DXE_ASSERT in Link Active SMI handler at end of S3 resume

[Issue Description]
When hotplug is enabled for a non-empty PCH PCIe RP, system will
hit DXE_ASSERT in Link Active SMI handler at end of S3 resume.

[Resolution]
Clear SLSTS.DLLSC(Bit8) before enabling MPC.HPME in S3 bootscript
register restoration at end of S3 resume

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 15018291539

Original commit date: Mon Aug 25 13:56:17 2025 +0800
Change-Id: I794e449a85063153d7fbad246043b4349435b34f
Original commit hash: 62653f73fb34ab38c0cd9d2ce56720e01ce13899

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c

================================================================================ 
Commit: 2ede9b62a4b75380cc29ac21f6a2815c51c8b473 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:03:00 2025 +0530 
-------------------------------------------------------------------------------- 
Update memory timing tables for high-speed JEDEC configurations.

[Issue Description]
Memory speeds exceeding 6400 MT/s require updated timing formulas for
tWTR_S, tRRD_L, tFAW, and t_WRSR. The existing JEDEC tables lack entries
for these higher speeds, which may lead to lookup failures and improper
memory initialization.

[Resolution]
Revise and expand the memory timing tables to include accurate entries
for tWTR_S, tRRD_L, tFAW, and t_WRSR at speeds above 6400 MT/s.
Implement an assertion to ensure that the tables contain valid entries
for the current speed.

[Package/Module]
CpRcPkg
ServerSiliconPkg

[Impacted Platform]
CLEAR WATER FOREST AP

Hsd-es-id: 22021391819

Original commit date: Wed Jul 30 17:54:12 2025 -0700
Change-Id: I06d83fb621b9c9758bce4b54c7a4c76e7cd38dd3
Original commit hash: 5070225f3cf3e058dcf17511f59cc7a7f0643567

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemMcIpLib.h
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemJedec.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemProjectSpecific.c

================================================================================ 
Commit: 42e4edf0c163f4b9a0db4c37433d304901c6b5b3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:02:53 2025 +0530 
-------------------------------------------------------------------------------- 
Add tCCD_WR relaxation WA for Vendor Specific downbinned frequencies

[Feature Description]
Vendor requires tCCD_WR_DLR Relaxation W/A for downbinned frequencies

Package/Module:

[Impacted Platform]
GRANITE RAPIDS AP, GRANITE RAPIDS SP

Hsd-es-id: 14025263487

Original commit date: Mon Jun 2 12:49:54 2025 -0600
Change-Id: I5b64e63d9bcc59174276c3d717c2a9aead5519a6
Original commit hash: 213b8c54fa71cf3beda823602079cbc1b48c28fd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingLib/Soc/MemTurnaroundTimingSoc.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingTableLib/MemTurnaroundTimingTable.c

================================================================================ 
Commit: c44d2311699ae26c4d68dd208117990001a0a7a7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Dec 17 21:02:47 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] GNRWS GnrwsRp_PV_milestone_rel_Daily Daily Updating Version/ID: GNRSPWS.0.RPB.3663.P.79

Hsd-es-id: N/A"
Original commit date: Wed Nov 5 22:23:23 2025 -0800
Original commit hash: be1608a042bd9a0dc3aeecaaceade79de7d9ef24

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env
