Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.606291364228324,catapult,CLB,91,catapult_fpga_area
Throughput,0.606291364228324,catapult,LUT,382,catapult_fpga_area
Throughput,0.606291364228324,catapult,FF,255,catapult_fpga_area
Throughput,0.606291364228324,catapult,DSP,1,catapult_fpga_area
Throughput,0.606291364228324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.616614048934491,catapult,CLB,112,catapult_fpga_area
Throughput,0.616614048934491,catapult,LUT,414,catapult_fpga_area
Throughput,0.616614048934491,catapult,FF,257,catapult_fpga_area
Throughput,0.616614048934491,catapult,DSP,1,catapult_fpga_area
Throughput,0.616614048934491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606725430046985,catapult,CLB,189,catapult_fpga_area
Throughput,0.606725430046985,catapult,LUT,575,catapult_fpga_area
Throughput,0.606725430046985,catapult,FF,264,catapult_fpga_area
Throughput,0.606725430046985,catapult,DSP,1,catapult_fpga_area
Throughput,0.606725430046985,catapult,BRAM,0,catapult_fpga_area
Throughput,0.648204085759993,catapult,CLB,76,catapult_fpga_area
Throughput,0.648204085759993,catapult,LUT,357,catapult_fpga_area
Throughput,0.648204085759993,catapult,FF,292,catapult_fpga_area
Throughput,0.648204085759993,catapult,DSP,1,catapult_fpga_area
Throughput,0.648204085759993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.614731675770843,catapult,CLB,119,catapult_fpga_area
Throughput,0.614731675770843,catapult,LUT,442,catapult_fpga_area
Throughput,0.614731675770843,catapult,FF,294,catapult_fpga_area
Throughput,0.614731675770843,catapult,DSP,1,catapult_fpga_area
Throughput,0.614731675770843,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64387105580688,catapult,CLB,132,catapult_fpga_area
Throughput,0.64387105580688,catapult,LUT,567,catapult_fpga_area
Throughput,0.64387105580688,catapult,FF,303,catapult_fpga_area
Throughput,0.64387105580688,catapult,DSP,1,catapult_fpga_area
Throughput,0.64387105580688,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490652096262016,catapult,CLB,129,catapult_fpga_area
Throughput,0.490652096262016,catapult,LUT,570,catapult_fpga_area
Throughput,0.490652096262016,catapult,FF,333,catapult_fpga_area
Throughput,0.490652096262016,catapult,DSP,1,catapult_fpga_area
Throughput,0.490652096262016,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511064025078934,catapult,CLB,166,catapult_fpga_area
Throughput,0.511064025078934,catapult,LUT,840,catapult_fpga_area
Throughput,0.511064025078934,catapult,FF,340,catapult_fpga_area
Throughput,0.511064025078934,catapult,DSP,1,catapult_fpga_area
Throughput,0.511064025078934,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546185739199587,catapult,CLB,115,catapult_fpga_area
Throughput,0.546185739199587,catapult,LUT,548,catapult_fpga_area
Throughput,0.546185739199587,catapult,FF,263,catapult_fpga_area
Throughput,0.546185739199587,catapult,DSP,1,catapult_fpga_area
Throughput,0.546185739199587,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533803649935837,catapult,CLB,161,catapult_fpga_area
Throughput,0.533803649935837,catapult,LUT,638,catapult_fpga_area
Throughput,0.533803649935837,catapult,FF,265,catapult_fpga_area
Throughput,0.533803649935837,catapult,DSP,1,catapult_fpga_area
Throughput,0.533803649935837,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518268712998853,catapult,CLB,234,catapult_fpga_area
Throughput,0.518268712998853,catapult,LUT,959,catapult_fpga_area
Throughput,0.518268712998853,catapult,FF,272,catapult_fpga_area
Throughput,0.518268712998853,catapult,DSP,1,catapult_fpga_area
Throughput,0.518268712998853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64339092754453,catapult,CLB,77,catapult_fpga_area
Throughput,0.64339092754453,catapult,LUT,359,catapult_fpga_area
Throughput,0.64339092754453,catapult,FF,293,catapult_fpga_area
Throughput,0.64339092754453,catapult,DSP,1,catapult_fpga_area
Throughput,0.64339092754453,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611012771999973,catapult,CLB,102,catapult_fpga_area
Throughput,0.611012771999973,catapult,LUT,452,catapult_fpga_area
Throughput,0.611012771999973,catapult,FF,295,catapult_fpga_area
Throughput,0.611012771999973,catapult,DSP,1,catapult_fpga_area
Throughput,0.611012771999973,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560647480562352,catapult,CLB,141,catapult_fpga_area
Throughput,0.560647480562352,catapult,LUT,595,catapult_fpga_area
Throughput,0.560647480562352,catapult,FF,304,catapult_fpga_area
Throughput,0.560647480562352,catapult,DSP,1,catapult_fpga_area
Throughput,0.560647480562352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473674138718314,catapult,CLB,118,catapult_fpga_area
Throughput,0.473674138718314,catapult,LUT,543,catapult_fpga_area
Throughput,0.473674138718314,catapult,FF,332,catapult_fpga_area
Throughput,0.473674138718314,catapult,DSP,1,catapult_fpga_area
Throughput,0.473674138718314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538838103397644,catapult,CLB,138,catapult_fpga_area
Throughput,0.538838103397644,catapult,LUT,654,catapult_fpga_area
Throughput,0.538838103397644,catapult,FF,334,catapult_fpga_area
Throughput,0.538838103397644,catapult,DSP,1,catapult_fpga_area
Throughput,0.538838103397644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468127974953281,catapult,CLB,216,catapult_fpga_area
Throughput,0.468127974953281,catapult,LUT,827,catapult_fpga_area
Throughput,0.468127974953281,catapult,FF,341,catapult_fpga_area
Throughput,0.468127974953281,catapult,DSP,1,catapult_fpga_area
Throughput,0.468127974953281,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553080520227537,catapult,CLB,136,catapult_fpga_area
Throughput,0.553080520227537,catapult,LUT,637,catapult_fpga_area
Throughput,0.553080520227537,catapult,FF,263,catapult_fpga_area
Throughput,0.553080520227537,catapult,DSP,1,catapult_fpga_area
Throughput,0.553080520227537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487604127861505,catapult,CLB,176,catapult_fpga_area
Throughput,0.487604127861505,catapult,LUT,803,catapult_fpga_area
Throughput,0.487604127861505,catapult,FF,265,catapult_fpga_area
Throughput,0.487604127861505,catapult,DSP,1,catapult_fpga_area
Throughput,0.487604127861505,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547649024883529,catapult,CLB,230,catapult_fpga_area
Throughput,0.547649024883529,catapult,LUT,1090,catapult_fpga_area
Throughput,0.547649024883529,catapult,FF,272,catapult_fpga_area
Throughput,0.547649024883529,catapult,DSP,1,catapult_fpga_area
Throughput,0.547649024883529,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505715597685036,catapult,CLB,207,catapult_fpga_area
Throughput,0.505715597685036,catapult,LUT,957,catapult_fpga_area
Throughput,0.505715597685036,catapult,FF,266,catapult_fpga_area
Throughput,0.505715597685036,catapult,DSP,1,catapult_fpga_area
Throughput,0.505715597685036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484112164915714,catapult,CLB,342,catapult_fpga_area
Throughput,0.484112164915714,catapult,LUT,1392,catapult_fpga_area
Throughput,0.484112164915714,catapult,FF,273,catapult_fpga_area
Throughput,0.484112164915714,catapult,DSP,1,catapult_fpga_area
Throughput,0.484112164915714,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489473864543003,catapult,CLB,106,catapult_fpga_area
Throughput,0.489473864543003,catapult,LUT,562,catapult_fpga_area
Throughput,0.489473864543003,catapult,FF,334,catapult_fpga_area
Throughput,0.489473864543003,catapult,DSP,1,catapult_fpga_area
Throughput,0.489473864543003,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507166259243105,catapult,CLB,142,catapult_fpga_area
Throughput,0.507166259243105,catapult,LUT,694,catapult_fpga_area
Throughput,0.507166259243105,catapult,FF,336,catapult_fpga_area
Throughput,0.507166259243105,catapult,DSP,1,catapult_fpga_area
Throughput,0.507166259243105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532734965420173,catapult,CLB,181,catapult_fpga_area
Throughput,0.532734965420173,catapult,LUT,874,catapult_fpga_area
Throughput,0.532734965420173,catapult,FF,343,catapult_fpga_area
Throughput,0.532734965420173,catapult,DSP,1,catapult_fpga_area
Throughput,0.532734965420173,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56710335515358,catapult,CLB,140,catapult_fpga_area
Throughput,0.56710335515358,catapult,LUT,699,catapult_fpga_area
Throughput,0.56710335515358,catapult,FF,263,catapult_fpga_area
Throughput,0.56710335515358,catapult,DSP,1,catapult_fpga_area
Throughput,0.56710335515358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515065936165818,catapult,CLB,186,catapult_fpga_area
Throughput,0.515065936165818,catapult,LUT,833,catapult_fpga_area
Throughput,0.515065936165818,catapult,FF,265,catapult_fpga_area
Throughput,0.515065936165818,catapult,DSP,1,catapult_fpga_area
Throughput,0.515065936165818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551028853523857,catapult,CLB,299,catapult_fpga_area
Throughput,0.551028853523857,catapult,LUT,1155,catapult_fpga_area
Throughput,0.551028853523857,catapult,FF,272,catapult_fpga_area
Throughput,0.551028853523857,catapult,DSP,1,catapult_fpga_area
Throughput,0.551028853523857,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523629569780709,catapult,CLB,172,catapult_fpga_area
Throughput,0.523629569780709,catapult,LUT,902,catapult_fpga_area
Throughput,0.523629569780709,catapult,FF,264,catapult_fpga_area
Throughput,0.523629569780709,catapult,DSP,1,catapult_fpga_area
Throughput,0.523629569780709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.46712840752656,catapult,CLB,250,catapult_fpga_area
Throughput,0.46712840752656,catapult,LUT,1141,catapult_fpga_area
Throughput,0.46712840752656,catapult,FF,266,catapult_fpga_area
Throughput,0.46712840752656,catapult,DSP,1,catapult_fpga_area
Throughput,0.46712840752656,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525121552511368,catapult,CLB,318,catapult_fpga_area
Throughput,0.525121552511368,catapult,LUT,1473,catapult_fpga_area
Throughput,0.525121552511368,catapult,FF,275,catapult_fpga_area
Throughput,0.525121552511368,catapult,DSP,1,catapult_fpga_area
Throughput,0.525121552511368,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514119785797132,catapult,CLB,218,catapult_fpga_area
Throughput,0.514119785797132,catapult,LUT,1116,catapult_fpga_area
Throughput,0.514119785797132,catapult,FF,265,catapult_fpga_area
Throughput,0.514119785797132,catapult,DSP,1,catapult_fpga_area
Throughput,0.514119785797132,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515370141412413,catapult,CLB,293,catapult_fpga_area
Throughput,0.515370141412413,catapult,LUT,1492,catapult_fpga_area
Throughput,0.515370141412413,catapult,FF,269,catapult_fpga_area
Throughput,0.515370141412413,catapult,DSP,1,catapult_fpga_area
Throughput,0.515370141412413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483670556506506,catapult,CLB,472,catapult_fpga_area
Throughput,0.483670556506506,catapult,LUT,2254,catapult_fpga_area
Throughput,0.483670556506506,catapult,FF,279,catapult_fpga_area
Throughput,0.483670556506506,catapult,DSP,1,catapult_fpga_area
Throughput,0.483670556506506,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506741691463227,catapult,CLB,143,catapult_fpga_area
Throughput,0.506741691463227,catapult,LUT,677,catapult_fpga_area
Throughput,0.506741691463227,catapult,FF,263,catapult_fpga_area
Throughput,0.506741691463227,catapult,DSP,1,catapult_fpga_area
Throughput,0.506741691463227,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543950670201621,catapult,CLB,156,catapult_fpga_area
Throughput,0.543950670201621,catapult,LUT,829,catapult_fpga_area
Throughput,0.543950670201621,catapult,FF,265,catapult_fpga_area
Throughput,0.543950670201621,catapult,DSP,1,catapult_fpga_area
Throughput,0.543950670201621,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500044253916472,catapult,CLB,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,LUT,1076,catapult_fpga_area
Throughput,0.500044253916472,catapult,FF,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,DSP,1,catapult_fpga_area
Throughput,0.500044253916472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503859564262249,catapult,CLB,183,catapult_fpga_area
Throughput,0.503859564262249,catapult,LUT,972,catapult_fpga_area
Throughput,0.503859564262249,catapult,FF,264,catapult_fpga_area
Throughput,0.503859564262249,catapult,DSP,1,catapult_fpga_area
Throughput,0.503859564262249,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482408957369521,catapult,CLB,252,catapult_fpga_area
Throughput,0.482408957369521,catapult,LUT,1216,catapult_fpga_area
Throughput,0.482408957369521,catapult,FF,266,catapult_fpga_area
Throughput,0.482408957369521,catapult,DSP,1,catapult_fpga_area
Throughput,0.482408957369521,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492328536740509,catapult,CLB,391,catapult_fpga_area
Throughput,0.492328536740509,catapult,LUT,1852,catapult_fpga_area
Throughput,0.492328536740509,catapult,FF,278,catapult_fpga_area
Throughput,0.492328536740509,catapult,DSP,1,catapult_fpga_area
Throughput,0.492328536740509,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492877914140667,catapult,CLB,253,catapult_fpga_area
Throughput,0.492877914140667,catapult,LUT,1369,catapult_fpga_area
Throughput,0.492877914140667,catapult,FF,265,catapult_fpga_area
Throughput,0.492877914140667,catapult,DSP,1,catapult_fpga_area
Throughput,0.492877914140667,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523435516670113,catapult,CLB,368,catapult_fpga_area
Throughput,0.523435516670113,catapult,LUT,1895,catapult_fpga_area
Throughput,0.523435516670113,catapult,FF,270,catapult_fpga_area
Throughput,0.523435516670113,catapult,DSP,1,catapult_fpga_area
Throughput,0.523435516670113,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473230979782153,catapult,CLB,501,catapult_fpga_area
Throughput,0.473230979782153,catapult,LUT,2545,catapult_fpga_area
Throughput,0.473230979782153,catapult,FF,280,catapult_fpga_area
Throughput,0.473230979782153,catapult,DSP,1,catapult_fpga_area
Throughput,0.473230979782153,catapult,BRAM,0,catapult_fpga_area
Throughput,0.60594933172878,catapult,CLB,88,catapult_fpga_area
Throughput,0.60594933172878,catapult,LUT,418,catapult_fpga_area
Throughput,0.60594933172878,catapult,FF,304,catapult_fpga_area
Throughput,0.60594933172878,catapult,DSP,1,catapult_fpga_area
Throughput,0.60594933172878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.622230684559532,catapult,CLB,115,catapult_fpga_area
Throughput,0.622230684559532,catapult,LUT,486,catapult_fpga_area
Throughput,0.622230684559532,catapult,FF,306,catapult_fpga_area
Throughput,0.622230684559532,catapult,DSP,1,catapult_fpga_area
Throughput,0.622230684559532,catapult,BRAM,0,catapult_fpga_area
Throughput,0.59820812737526,catapult,CLB,192,catapult_fpga_area
Throughput,0.59820812737526,catapult,LUT,726,catapult_fpga_area
Throughput,0.59820812737526,catapult,FF,298,catapult_fpga_area
Throughput,0.59820812737526,catapult,DSP,1,catapult_fpga_area
Throughput,0.59820812737526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.57542961575112,catapult,CLB,104,catapult_fpga_area
Throughput,0.57542961575112,catapult,LUT,490,catapult_fpga_area
Throughput,0.57542961575112,catapult,FF,295,catapult_fpga_area
Throughput,0.57542961575112,catapult,DSP,1,catapult_fpga_area
Throughput,0.57542961575112,catapult,BRAM,0,catapult_fpga_area
Throughput,0.619783360924023,catapult,CLB,162,catapult_fpga_area
Throughput,0.619783360924023,catapult,LUT,615,catapult_fpga_area
Throughput,0.619783360924023,catapult,FF,297,catapult_fpga_area
Throughput,0.619783360924023,catapult,DSP,1,catapult_fpga_area
Throughput,0.619783360924023,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621138459837498,catapult,CLB,189,catapult_fpga_area
Throughput,0.621138459837498,catapult,LUT,864,catapult_fpga_area
Throughput,0.621138459837498,catapult,FF,266,catapult_fpga_area
Throughput,0.621138459837498,catapult,DSP,1,catapult_fpga_area
Throughput,0.621138459837498,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506468104158204,catapult,CLB,136,catapult_fpga_area
Throughput,0.506468104158204,catapult,LUT,697,catapult_fpga_area
Throughput,0.506468104158204,catapult,FF,449,catapult_fpga_area
Throughput,0.506468104158204,catapult,DSP,1,catapult_fpga_area
Throughput,0.506468104158204,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478868491219467,catapult,CLB,235,catapult_fpga_area
Throughput,0.478868491219467,catapult,LUT,1114,catapult_fpga_area
Throughput,0.478868491219467,catapult,FF,451,catapult_fpga_area
Throughput,0.478868491219467,catapult,DSP,1,catapult_fpga_area
Throughput,0.478868491219467,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483705415662575,catapult,CLB,295,catapult_fpga_area
Throughput,0.483705415662575,catapult,LUT,1196,catapult_fpga_area
Throughput,0.483705415662575,catapult,FF,382,catapult_fpga_area
Throughput,0.483705415662575,catapult,DSP,1,catapult_fpga_area
Throughput,0.483705415662575,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492668841306932,catapult,CLB,193,catapult_fpga_area
Throughput,0.492668841306932,catapult,LUT,958,catapult_fpga_area
Throughput,0.492668841306932,catapult,FF,420,catapult_fpga_area
Throughput,0.492668841306932,catapult,DSP,1,catapult_fpga_area
Throughput,0.492668841306932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513379701787999,catapult,CLB,315,catapult_fpga_area
Throughput,0.513379701787999,catapult,LUT,1548,catapult_fpga_area
Throughput,0.513379701787999,catapult,FF,423,catapult_fpga_area
Throughput,0.513379701787999,catapult,DSP,1,catapult_fpga_area
Throughput,0.513379701787999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566853577186184,catapult,CLB,108,catapult_fpga_area
Throughput,0.566853577186184,catapult,LUT,529,catapult_fpga_area
Throughput,0.566853577186184,catapult,FF,296,catapult_fpga_area
Throughput,0.566853577186184,catapult,DSP,1,catapult_fpga_area
Throughput,0.566853577186184,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513687723068894,catapult,CLB,145,catapult_fpga_area
Throughput,0.513687723068894,catapult,LUT,642,catapult_fpga_area
Throughput,0.513687723068894,catapult,FF,298,catapult_fpga_area
Throughput,0.513687723068894,catapult,DSP,1,catapult_fpga_area
Throughput,0.513687723068894,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55151935308986,catapult,CLB,196,catapult_fpga_area
Throughput,0.55151935308986,catapult,LUT,888,catapult_fpga_area
Throughput,0.55151935308986,catapult,FF,267,catapult_fpga_area
Throughput,0.55151935308986,catapult,DSP,1,catapult_fpga_area
Throughput,0.55151935308986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479643682301292,catapult,CLB,135,catapult_fpga_area
Throughput,0.479643682301292,catapult,LUT,726,catapult_fpga_area
Throughput,0.479643682301292,catapult,FF,450,catapult_fpga_area
Throughput,0.479643682301292,catapult,DSP,1,catapult_fpga_area
Throughput,0.479643682301292,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465548914758925,catapult,CLB,193,catapult_fpga_area
Throughput,0.465548914758925,catapult,LUT,912,catapult_fpga_area
Throughput,0.465548914758925,catapult,FF,452,catapult_fpga_area
Throughput,0.465548914758925,catapult,DSP,1,catapult_fpga_area
Throughput,0.465548914758925,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50679433829637,catapult,CLB,210,catapult_fpga_area
Throughput,0.50679433829637,catapult,LUT,1135,catapult_fpga_area
Throughput,0.50679433829637,catapult,FF,387,catapult_fpga_area
Throughput,0.50679433829637,catapult,DSP,1,catapult_fpga_area
Throughput,0.50679433829637,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498821534125628,catapult,CLB,186,catapult_fpga_area
Throughput,0.498821534125628,catapult,LUT,956,catapult_fpga_area
Throughput,0.498821534125628,catapult,FF,421,catapult_fpga_area
Throughput,0.498821534125628,catapult,DSP,1,catapult_fpga_area
Throughput,0.498821534125628,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538462656807056,catapult,CLB,298,catapult_fpga_area
Throughput,0.538462656807056,catapult,LUT,1449,catapult_fpga_area
Throughput,0.538462656807056,catapult,FF,421,catapult_fpga_area
Throughput,0.538462656807056,catapult,DSP,1,catapult_fpga_area
Throughput,0.538462656807056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53921203866366,catapult,CLB,358,catapult_fpga_area
Throughput,0.53921203866366,catapult,LUT,1628,catapult_fpga_area
Throughput,0.53921203866366,catapult,FF,278,catapult_fpga_area
Throughput,0.53921203866366,catapult,DSP,1,catapult_fpga_area
Throughput,0.53921203866366,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499072722880887,catapult,CLB,321,catapult_fpga_area
Throughput,0.499072722880887,catapult,LUT,1585,catapult_fpga_area
Throughput,0.499072722880887,catapult,FF,588,catapult_fpga_area
Throughput,0.499072722880887,catapult,DSP,1,catapult_fpga_area
Throughput,0.499072722880887,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47931630322508,catapult,CLB,651,catapult_fpga_area
Throughput,0.47931630322508,catapult,LUT,3882,catapult_fpga_area
Throughput,0.47931630322508,catapult,FF,658,catapult_fpga_area
Throughput,0.47931630322508,catapult,DSP,1,catapult_fpga_area
Throughput,0.47931630322508,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502841051943481,catapult,CLB,463,catapult_fpga_area
Throughput,0.502841051943481,catapult,LUT,2297,catapult_fpga_area
Throughput,0.502841051943481,catapult,FF,295,catapult_fpga_area
Throughput,0.502841051943481,catapult,DSP,1,catapult_fpga_area
Throughput,0.502841051943481,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501357927947847,catapult,CLB,141,catapult_fpga_area
Throughput,0.501357927947847,catapult,LUT,705,catapult_fpga_area
Throughput,0.501357927947847,catapult,FF,452,catapult_fpga_area
Throughput,0.501357927947847,catapult,DSP,1,catapult_fpga_area
Throughput,0.501357927947847,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501239816686574,catapult,CLB,206,catapult_fpga_area
Throughput,0.501239816686574,catapult,LUT,960,catapult_fpga_area
Throughput,0.501239816686574,catapult,FF,454,catapult_fpga_area
Throughput,0.501239816686574,catapult,DSP,1,catapult_fpga_area
Throughput,0.501239816686574,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524896634730206,catapult,CLB,218,catapult_fpga_area
Throughput,0.524896634730206,catapult,LUT,1071,catapult_fpga_area
Throughput,0.524896634730206,catapult,FF,423,catapult_fpga_area
Throughput,0.524896634730206,catapult,DSP,1,catapult_fpga_area
Throughput,0.524896634730206,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485269404588999,catapult,CLB,304,catapult_fpga_area
Throughput,0.485269404588999,catapult,LUT,1501,catapult_fpga_area
Throughput,0.485269404588999,catapult,FF,424,catapult_fpga_area
Throughput,0.485269404588999,catapult,DSP,1,catapult_fpga_area
Throughput,0.485269404588999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528018231413494,catapult,CLB,384,catapult_fpga_area
Throughput,0.528018231413494,catapult,LUT,1670,catapult_fpga_area
Throughput,0.528018231413494,catapult,FF,284,catapult_fpga_area
Throughput,0.528018231413494,catapult,DSP,1,catapult_fpga_area
Throughput,0.528018231413494,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477206699218526,catapult,CLB,329,catapult_fpga_area
Throughput,0.477206699218526,catapult,LUT,1624,catapult_fpga_area
Throughput,0.477206699218526,catapult,FF,583,catapult_fpga_area
Throughput,0.477206699218526,catapult,DSP,1,catapult_fpga_area
Throughput,0.477206699218526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486466501916678,catapult,CLB,589,catapult_fpga_area
Throughput,0.486466501916678,catapult,LUT,3267,catapult_fpga_area
Throughput,0.486466501916678,catapult,FF,660,catapult_fpga_area
Throughput,0.486466501916678,catapult,DSP,1,catapult_fpga_area
Throughput,0.486466501916678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471087921023052,catapult,CLB,502,catapult_fpga_area
Throughput,0.471087921023052,catapult,LUT,2366,catapult_fpga_area
Throughput,0.471087921023052,catapult,FF,291,catapult_fpga_area
Throughput,0.471087921023052,catapult,DSP,1,catapult_fpga_area
Throughput,0.471087921023052,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488826883914369,catapult,CLB,549,catapult_fpga_area
Throughput,0.488826883914369,catapult,LUT,2586,catapult_fpga_area
Throughput,0.488826883914369,catapult,FF,895,catapult_fpga_area
Throughput,0.488826883914369,catapult,DSP,1,catapult_fpga_area
Throughput,0.488826883914369,catapult,BRAM,0,catapult_fpga_area
Throughput,0.470584249168713,catapult,CLB,728,catapult_fpga_area
Throughput,0.470584249168713,catapult,LUT,4367,catapult_fpga_area
Throughput,0.470584249168713,catapult,FF,903,catapult_fpga_area
Throughput,0.470584249168713,catapult,DSP,1,catapult_fpga_area
Throughput,0.470584249168713,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459821065230676,catapult,CLB,756,catapult_fpga_area
Throughput,0.459821065230676,catapult,LUT,3846,catapult_fpga_area
Throughput,0.459821065230676,catapult,FF,307,catapult_fpga_area
Throughput,0.459821065230676,catapult,DSP,1,catapult_fpga_area
Throughput,0.459821065230676,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509267393391237,catapult,CLB,192,catapult_fpga_area
Throughput,0.509267393391237,catapult,LUT,957,catapult_fpga_area
Throughput,0.509267393391237,catapult,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,DSP,1,catapult_fpga_area
Throughput,0.509267393391237,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5196392456501,catapult,CLB,245,catapult_fpga_area
Throughput,0.5196392456501,catapult,LUT,1270,catapult_fpga_area
Throughput,0.5196392456501,catapult,FF,421,catapult_fpga_area
Throughput,0.5196392456501,catapult,DSP,1,catapult_fpga_area
Throughput,0.5196392456501,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530244060736276,catapult,CLB,342,catapult_fpga_area
Throughput,0.530244060736276,catapult,LUT,1587,catapult_fpga_area
Throughput,0.530244060736276,catapult,FF,281,catapult_fpga_area
Throughput,0.530244060736276,catapult,DSP,1,catapult_fpga_area
Throughput,0.530244060736276,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514069570063056,catapult,CLB,346,catapult_fpga_area
Throughput,0.514069570063056,catapult,LUT,1730,catapult_fpga_area
Throughput,0.514069570063056,catapult,FF,589,catapult_fpga_area
Throughput,0.514069570063056,catapult,DSP,1,catapult_fpga_area
Throughput,0.514069570063056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489224583926722,catapult,CLB,526,catapult_fpga_area
Throughput,0.489224583926722,catapult,LUT,2893,catapult_fpga_area
Throughput,0.489224583926722,catapult,FF,603,catapult_fpga_area
Throughput,0.489224583926722,catapult,DSP,1,catapult_fpga_area
Throughput,0.489224583926722,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47220350459997,catapult,CLB,550,catapult_fpga_area
Throughput,0.47220350459997,catapult,LUT,2747,catapult_fpga_area
Throughput,0.47220350459997,catapult,FF,301,catapult_fpga_area
Throughput,0.47220350459997,catapult,DSP,1,catapult_fpga_area
Throughput,0.47220350459997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497250453616726,catapult,CLB,507,catapult_fpga_area
Throughput,0.497250453616726,catapult,LUT,2777,catapult_fpga_area
Throughput,0.497250453616726,catapult,FF,903,catapult_fpga_area
Throughput,0.497250453616726,catapult,DSP,1,catapult_fpga_area
Throughput,0.497250453616726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473916803905075,catapult,CLB,880,catapult_fpga_area
Throughput,0.473916803905075,catapult,LUT,5207,catapult_fpga_area
Throughput,0.473916803905075,catapult,FF,975,catapult_fpga_area
Throughput,0.473916803905075,catapult,DSP,1,catapult_fpga_area
Throughput,0.473916803905075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.463606431519303,catapult,CLB,719,catapult_fpga_area
Throughput,0.463606431519303,catapult,LUT,3896,catapult_fpga_area
Throughput,0.463606431519303,catapult,FF,313,catapult_fpga_area
Throughput,0.463606431519303,catapult,DSP,1,catapult_fpga_area
Throughput,0.463606431519303,catapult,BRAM,0,catapult_fpga_area
Throughput,0.624539792240593,catapult,CLB,87,catapult_fpga_area
Throughput,0.624539792240593,catapult,LUT,476,catapult_fpga_area
Throughput,0.624539792240593,catapult,FF,303,catapult_fpga_area
Throughput,0.624539792240593,catapult,DSP,1,catapult_fpga_area
Throughput,0.624539792240593,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563737580156437,catapult,CLB,145,catapult_fpga_area
Throughput,0.563737580156437,catapult,LUT,620,catapult_fpga_area
Throughput,0.563737580156437,catapult,FF,305,catapult_fpga_area
Throughput,0.563737580156437,catapult,DSP,1,catapult_fpga_area
Throughput,0.563737580156437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.674161090792645,catapult,CLB,218,catapult_fpga_area
Throughput,0.674161090792645,catapult,LUT,871,catapult_fpga_area
Throughput,0.674161090792645,catapult,FF,312,catapult_fpga_area
Throughput,0.674161090792645,catapult,DSP,1,catapult_fpga_area
Throughput,0.674161090792645,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479370299175004,catapult,CLB,147,catapult_fpga_area
Throughput,0.479370299175004,catapult,LUT,747,catapult_fpga_area
Throughput,0.479370299175004,catapult,FF,351,catapult_fpga_area
Throughput,0.479370299175004,catapult,DSP,1,catapult_fpga_area
Throughput,0.479370299175004,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510977586990102,catapult,CLB,192,catapult_fpga_area
Throughput,0.510977586990102,catapult,LUT,945,catapult_fpga_area
Throughput,0.510977586990102,catapult,FF,358,catapult_fpga_area
Throughput,0.510977586990102,catapult,DSP,1,catapult_fpga_area
Throughput,0.510977586990102,catapult,BRAM,0,catapult_fpga_area
Throughput,0.433279693307302,catapult,CLB,297,catapult_fpga_area
Throughput,0.433279693307302,catapult,LUT,1317,catapult_fpga_area
Throughput,0.433279693307302,catapult,FF,366,catapult_fpga_area
Throughput,0.433279693307302,catapult,DSP,1,catapult_fpga_area
Throughput,0.433279693307302,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549188930328245,catapult,CLB,194,catapult_fpga_area
Throughput,0.549188930328245,catapult,LUT,959,catapult_fpga_area
Throughput,0.549188930328245,catapult,FF,265,catapult_fpga_area
Throughput,0.549188930328245,catapult,DSP,1,catapult_fpga_area
Throughput,0.549188930328245,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51192923090312,catapult,CLB,349,catapult_fpga_area
Throughput,0.51192923090312,catapult,LUT,1608,catapult_fpga_area
Throughput,0.51192923090312,catapult,FF,274,catapult_fpga_area
Throughput,0.51192923090312,catapult,DSP,1,catapult_fpga_area
Throughput,0.51192923090312,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491911015264983,catapult,CLB,260,catapult_fpga_area
Throughput,0.491911015264983,catapult,LUT,1310,catapult_fpga_area
Throughput,0.491911015264983,catapult,FF,266,catapult_fpga_area
Throughput,0.491911015264983,catapult,DSP,1,catapult_fpga_area
Throughput,0.491911015264983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,324,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1645,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,268,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528942685886328,catapult,CLB,469,catapult_fpga_area
Throughput,0.528942685886328,catapult,LUT,2392,catapult_fpga_area
Throughput,0.528942685886328,catapult,FF,279,catapult_fpga_area
Throughput,0.528942685886328,catapult,DSP,1,catapult_fpga_area
Throughput,0.528942685886328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.437152736794709,catapult,CLB,144,catapult_fpga_area
Throughput,0.437152736794709,catapult,LUT,758,catapult_fpga_area
Throughput,0.437152736794709,catapult,FF,352,catapult_fpga_area
Throughput,0.437152736794709,catapult,DSP,1,catapult_fpga_area
Throughput,0.437152736794709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491339405960831,catapult,CLB,230,catapult_fpga_area
Throughput,0.491339405960831,catapult,LUT,984,catapult_fpga_area
Throughput,0.491339405960831,catapult,FF,360,catapult_fpga_area
Throughput,0.491339405960831,catapult,DSP,1,catapult_fpga_area
Throughput,0.491339405960831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.461493874130315,catapult,CLB,274,catapult_fpga_area
Throughput,0.461493874130315,catapult,LUT,1229,catapult_fpga_area
Throughput,0.461493874130315,catapult,FF,361,catapult_fpga_area
Throughput,0.461493874130315,catapult,DSP,1,catapult_fpga_area
Throughput,0.461493874130315,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563891119391539,catapult,CLB,188,catapult_fpga_area
Throughput,0.563891119391539,catapult,LUT,1009,catapult_fpga_area
Throughput,0.563891119391539,catapult,FF,265,catapult_fpga_area
Throughput,0.563891119391539,catapult,DSP,1,catapult_fpga_area
Throughput,0.563891119391539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534427270327208,catapult,CLB,407,catapult_fpga_area
Throughput,0.534427270327208,catapult,LUT,1695,catapult_fpga_area
Throughput,0.534427270327208,catapult,FF,274,catapult_fpga_area
Throughput,0.534427270327208,catapult,DSP,1,catapult_fpga_area
Throughput,0.534427270327208,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51131880881125,catapult,CLB,293,catapult_fpga_area
Throughput,0.51131880881125,catapult,LUT,1510,catapult_fpga_area
Throughput,0.51131880881125,catapult,FF,271,catapult_fpga_area
Throughput,0.51131880881125,catapult,DSP,1,catapult_fpga_area
Throughput,0.51131880881125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534398139439438,catapult,CLB,353,catapult_fpga_area
Throughput,0.534398139439438,catapult,LUT,1775,catapult_fpga_area
Throughput,0.534398139439438,catapult,FF,276,catapult_fpga_area
Throughput,0.534398139439438,catapult,DSP,1,catapult_fpga_area
Throughput,0.534398139439438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505469176489618,catapult,CLB,495,catapult_fpga_area
Throughput,0.505469176489618,catapult,LUT,2458,catapult_fpga_area
Throughput,0.505469176489618,catapult,FF,282,catapult_fpga_area
Throughput,0.505469176489618,catapult,DSP,1,catapult_fpga_area
Throughput,0.505469176489618,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481197218680076,catapult,CLB,375,catapult_fpga_area
Throughput,0.481197218680076,catapult,LUT,2103,catapult_fpga_area
Throughput,0.481197218680076,catapult,FF,280,catapult_fpga_area
Throughput,0.481197218680076,catapult,DSP,1,catapult_fpga_area
Throughput,0.481197218680076,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468622666434855,catapult,CLB,595,catapult_fpga_area
Throughput,0.468622666434855,catapult,LUT,3117,catapult_fpga_area
Throughput,0.468622666434855,catapult,FF,285,catapult_fpga_area
Throughput,0.468622666434855,catapult,DSP,1,catapult_fpga_area
Throughput,0.468622666434855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494009151025514,catapult,CLB,684,catapult_fpga_area
Throughput,0.494009151025514,catapult,LUT,3545,catapult_fpga_area
Throughput,0.494009151025514,catapult,FF,292,catapult_fpga_area
Throughput,0.494009151025514,catapult,DSP,1,catapult_fpga_area
Throughput,0.494009151025514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526086249736299,catapult,CLB,204,catapult_fpga_area
Throughput,0.526086249736299,catapult,LUT,986,catapult_fpga_area
Throughput,0.526086249736299,catapult,FF,265,catapult_fpga_area
Throughput,0.526086249736299,catapult,DSP,1,catapult_fpga_area
Throughput,0.526086249736299,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496981088378644,catapult,CLB,254,catapult_fpga_area
Throughput,0.496981088378644,catapult,LUT,1276,catapult_fpga_area
Throughput,0.496981088378644,catapult,FF,272,catapult_fpga_area
Throughput,0.496981088378644,catapult,DSP,1,catapult_fpga_area
Throughput,0.496981088378644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538042568851962,catapult,CLB,364,catapult_fpga_area
Throughput,0.538042568851962,catapult,LUT,1625,catapult_fpga_area
Throughput,0.538042568851962,catapult,FF,274,catapult_fpga_area
Throughput,0.538042568851962,catapult,DSP,1,catapult_fpga_area
Throughput,0.538042568851962,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527390277771185,catapult,CLB,296,catapult_fpga_area
Throughput,0.527390277771185,catapult,LUT,1597,catapult_fpga_area
Throughput,0.527390277771185,catapult,FF,271,catapult_fpga_area
Throughput,0.527390277771185,catapult,DSP,1,catapult_fpga_area
Throughput,0.527390277771185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503651726845493,catapult,CLB,406,catapult_fpga_area
Throughput,0.503651726845493,catapult,LUT,2114,catapult_fpga_area
Throughput,0.503651726845493,catapult,FF,281,catapult_fpga_area
Throughput,0.503651726845493,catapult,DSP,1,catapult_fpga_area
Throughput,0.503651726845493,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493048022877428,catapult,CLB,501,catapult_fpga_area
Throughput,0.493048022877428,catapult,LUT,2507,catapult_fpga_area
Throughput,0.493048022877428,catapult,FF,282,catapult_fpga_area
Throughput,0.493048022877428,catapult,DSP,1,catapult_fpga_area
Throughput,0.493048022877428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47066487060952,catapult,CLB,460,catapult_fpga_area
Throughput,0.47066487060952,catapult,LUT,2366,catapult_fpga_area
Throughput,0.47066487060952,catapult,FF,288,catapult_fpga_area
Throughput,0.47066487060952,catapult,DSP,1,catapult_fpga_area
Throughput,0.47066487060952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474048679110761,catapult,CLB,571,catapult_fpga_area
Throughput,0.474048679110761,catapult,LUT,2998,catapult_fpga_area
Throughput,0.474048679110761,catapult,FF,290,catapult_fpga_area
Throughput,0.474048679110761,catapult,DSP,1,catapult_fpga_area
Throughput,0.474048679110761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488976035284511,catapult,CLB,724,catapult_fpga_area
Throughput,0.488976035284511,catapult,LUT,3737,catapult_fpga_area
Throughput,0.488976035284511,catapult,FF,298,catapult_fpga_area
Throughput,0.488976035284511,catapult,DSP,1,catapult_fpga_area
Throughput,0.488976035284511,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,310,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1588,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,275,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473164028934927,catapult,CLB,362,catapult_fpga_area
Throughput,0.473164028934927,catapult,LUT,1758,catapult_fpga_area
Throughput,0.473164028934927,catapult,FF,275,catapult_fpga_area
Throughput,0.473164028934927,catapult,DSP,1,catapult_fpga_area
Throughput,0.473164028934927,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503226436296314,catapult,CLB,520,catapult_fpga_area
Throughput,0.503226436296314,catapult,LUT,2371,catapult_fpga_area
Throughput,0.503226436296314,catapult,FF,284,catapult_fpga_area
Throughput,0.503226436296314,catapult,DSP,1,catapult_fpga_area
Throughput,0.503226436296314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516707744932389,catapult,CLB,469,catapult_fpga_area
Throughput,0.516707744932389,catapult,LUT,2625,catapult_fpga_area
Throughput,0.516707744932389,catapult,FF,279,catapult_fpga_area
Throughput,0.516707744932389,catapult,DSP,1,catapult_fpga_area
Throughput,0.516707744932389,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485892830505518,catapult,CLB,724,catapult_fpga_area
Throughput,0.485892830505518,catapult,LUT,4244,catapult_fpga_area
Throughput,0.485892830505518,catapult,FF,310,catapult_fpga_area
Throughput,0.485892830505518,catapult,DSP,1,catapult_fpga_area
Throughput,0.485892830505518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474908449523643,catapult,CLB,808,catapult_fpga_area
Throughput,0.474908449523643,catapult,LUT,4178,catapult_fpga_area
Throughput,0.474908449523643,catapult,FF,307,catapult_fpga_area
Throughput,0.474908449523643,catapult,DSP,1,catapult_fpga_area
Throughput,0.474908449523643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52201166591671,catapult,CLB,133,catapult_fpga_area
Throughput,0.52201166591671,catapult,LUT,643,catapult_fpga_area
Throughput,0.52201166591671,catapult,FF,339,catapult_fpga_area
Throughput,0.52201166591671,catapult,DSP,1,catapult_fpga_area
Throughput,0.52201166591671,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486533482991033,catapult,CLB,194,catapult_fpga_area
Throughput,0.486533482991033,catapult,LUT,940,catapult_fpga_area
Throughput,0.486533482991033,catapult,FF,341,catapult_fpga_area
Throughput,0.486533482991033,catapult,DSP,1,catapult_fpga_area
Throughput,0.486533482991033,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527167025491689,catapult,CLB,292,catapult_fpga_area
Throughput,0.527167025491689,catapult,LUT,1315,catapult_fpga_area
Throughput,0.527167025491689,catapult,FF,349,catapult_fpga_area
Throughput,0.527167025491689,catapult,DSP,1,catapult_fpga_area
Throughput,0.527167025491689,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554912781583555,catapult,CLB,137,catapult_fpga_area
Throughput,0.554912781583555,catapult,LUT,709,catapult_fpga_area
Throughput,0.554912781583555,catapult,FF,265,catapult_fpga_area
Throughput,0.554912781583555,catapult,DSP,1,catapult_fpga_area
Throughput,0.554912781583555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.568257047665969,catapult,CLB,200,catapult_fpga_area
Throughput,0.568257047665969,catapult,LUT,944,catapult_fpga_area
Throughput,0.568257047665969,catapult,FF,267,catapult_fpga_area
Throughput,0.568257047665969,catapult,DSP,1,catapult_fpga_area
Throughput,0.568257047665969,catapult,BRAM,0,catapult_fpga_area
Throughput,0.557703955124909,catapult,CLB,287,catapult_fpga_area
Throughput,0.557703955124909,catapult,LUT,1429,catapult_fpga_area
Throughput,0.557703955124909,catapult,FF,276,catapult_fpga_area
Throughput,0.557703955124909,catapult,DSP,1,catapult_fpga_area
Throughput,0.557703955124909,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541811894829977,catapult,CLB,224,catapult_fpga_area
Throughput,0.541811894829977,catapult,LUT,1123,catapult_fpga_area
Throughput,0.541811894829977,catapult,FF,266,catapult_fpga_area
Throughput,0.541811894829977,catapult,DSP,1,catapult_fpga_area
Throughput,0.541811894829977,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505226824108818,catapult,CLB,288,catapult_fpga_area
Throughput,0.505226824108818,catapult,LUT,1348,catapult_fpga_area
Throughput,0.505226824108818,catapult,FF,268,catapult_fpga_area
Throughput,0.505226824108818,catapult,DSP,1,catapult_fpga_area
Throughput,0.505226824108818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514972835182944,catapult,CLB,451,catapult_fpga_area
Throughput,0.514972835182944,catapult,LUT,2317,catapult_fpga_area
Throughput,0.514972835182944,catapult,FF,280,catapult_fpga_area
Throughput,0.514972835182944,catapult,DSP,1,catapult_fpga_area
Throughput,0.514972835182944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500103521428936,catapult,CLB,262,catapult_fpga_area
Throughput,0.500103521428936,catapult,LUT,1337,catapult_fpga_area
Throughput,0.500103521428936,catapult,FF,267,catapult_fpga_area
Throughput,0.500103521428936,catapult,DSP,1,catapult_fpga_area
Throughput,0.500103521428936,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494839320724168,catapult,CLB,405,catapult_fpga_area
Throughput,0.494839320724168,catapult,LUT,2176,catapult_fpga_area
Throughput,0.494839320724168,catapult,FF,271,catapult_fpga_area
Throughput,0.494839320724168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494839320724168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526912309672687,catapult,CLB,618,catapult_fpga_area
Throughput,0.526912309672687,catapult,LUT,3181,catapult_fpga_area
Throughput,0.526912309672687,catapult,FF,278,catapult_fpga_area
Throughput,0.526912309672687,catapult,DSP,1,catapult_fpga_area
Throughput,0.526912309672687,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543262432153313,catapult,CLB,157,catapult_fpga_area
Throughput,0.543262432153313,catapult,LUT,777,catapult_fpga_area
Throughput,0.543262432153313,catapult,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,DSP,1,catapult_fpga_area
Throughput,0.543262432153313,catapult,BRAM,0,catapult_fpga_area
Throughput,0.559645945588983,catapult,CLB,198,catapult_fpga_area
Throughput,0.559645945588983,catapult,LUT,995,catapult_fpga_area
Throughput,0.559645945588983,catapult,FF,267,catapult_fpga_area
Throughput,0.559645945588983,catapult,DSP,1,catapult_fpga_area
Throughput,0.559645945588983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530010520708836,catapult,CLB,290,catapult_fpga_area
Throughput,0.530010520708836,catapult,LUT,1483,catapult_fpga_area
Throughput,0.530010520708836,catapult,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,DSP,1,catapult_fpga_area
Throughput,0.530010520708836,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52284355788767,catapult,CLB,217,catapult_fpga_area
Throughput,0.52284355788767,catapult,LUT,1172,catapult_fpga_area
Throughput,0.52284355788767,catapult,FF,266,catapult_fpga_area
Throughput,0.52284355788767,catapult,DSP,1,catapult_fpga_area
Throughput,0.52284355788767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515919735271265,catapult,CLB,294,catapult_fpga_area
Throughput,0.515919735271265,catapult,LUT,1596,catapult_fpga_area
Throughput,0.515919735271265,catapult,FF,269,catapult_fpga_area
Throughput,0.515919735271265,catapult,DSP,1,catapult_fpga_area
Throughput,0.515919735271265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503017096545077,catapult,CLB,461,catapult_fpga_area
Throughput,0.503017096545077,catapult,LUT,2213,catapult_fpga_area
Throughput,0.503017096545077,catapult,FF,281,catapult_fpga_area
Throughput,0.503017096545077,catapult,DSP,1,catapult_fpga_area
Throughput,0.503017096545077,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525996592594073,catapult,CLB,296,catapult_fpga_area
Throughput,0.525996592594073,catapult,LUT,1584,catapult_fpga_area
Throughput,0.525996592594073,catapult,FF,267,catapult_fpga_area
Throughput,0.525996592594073,catapult,DSP,1,catapult_fpga_area
Throughput,0.525996592594073,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488395717746347,catapult,CLB,418,catapult_fpga_area
Throughput,0.488395717746347,catapult,LUT,2186,catapult_fpga_area
Throughput,0.488395717746347,catapult,FF,271,catapult_fpga_area
Throughput,0.488395717746347,catapult,DSP,1,catapult_fpga_area
Throughput,0.488395717746347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51546418322896,catapult,CLB,654,catapult_fpga_area
Throughput,0.51546418322896,catapult,LUT,3153,catapult_fpga_area
Throughput,0.51546418322896,catapult,FF,283,catapult_fpga_area
Throughput,0.51546418322896,catapult,DSP,1,catapult_fpga_area
Throughput,0.51546418322896,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532359753815555,catapult,CLB,210,catapult_fpga_area
Throughput,0.532359753815555,catapult,LUT,1044,catapult_fpga_area
Throughput,0.532359753815555,catapult,FF,266,catapult_fpga_area
Throughput,0.532359753815555,catapult,DSP,1,catapult_fpga_area
Throughput,0.532359753815555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53170532252979,catapult,CLB,289,catapult_fpga_area
Throughput,0.53170532252979,catapult,LUT,1510,catapult_fpga_area
Throughput,0.53170532252979,catapult,FF,270,catapult_fpga_area
Throughput,0.53170532252979,catapult,DSP,1,catapult_fpga_area
Throughput,0.53170532252979,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525949009243554,catapult,CLB,451,catapult_fpga_area
Throughput,0.525949009243554,catapult,LUT,2209,catapult_fpga_area
Throughput,0.525949009243554,catapult,FF,283,catapult_fpga_area
Throughput,0.525949009243554,catapult,DSP,1,catapult_fpga_area
Throughput,0.525949009243554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508159775596643,catapult,CLB,316,catapult_fpga_area
Throughput,0.508159775596643,catapult,LUT,1799,catapult_fpga_area
Throughput,0.508159775596643,catapult,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,DSP,1,catapult_fpga_area
Throughput,0.508159775596643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499415683650129,catapult,CLB,434,catapult_fpga_area
Throughput,0.499415683650129,catapult,LUT,2363,catapult_fpga_area
Throughput,0.499415683650129,catapult,FF,271,catapult_fpga_area
Throughput,0.499415683650129,catapult,DSP,1,catapult_fpga_area
Throughput,0.499415683650129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487150907659571,catapult,CLB,627,catapult_fpga_area
Throughput,0.487150907659571,catapult,LUT,3234,catapult_fpga_area
Throughput,0.487150907659571,catapult,FF,282,catapult_fpga_area
Throughput,0.487150907659571,catapult,DSP,1,catapult_fpga_area
Throughput,0.487150907659571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,300,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1606,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,267,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,1,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500153547138972,catapult,CLB,462,catapult_fpga_area
Throughput,0.500153547138972,catapult,LUT,2319,catapult_fpga_area
Throughput,0.500153547138972,catapult,FF,271,catapult_fpga_area
Throughput,0.500153547138972,catapult,DSP,1,catapult_fpga_area
Throughput,0.500153547138972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497506249922265,catapult,CLB,655,catapult_fpga_area
Throughput,0.497506249922265,catapult,LUT,3276,catapult_fpga_area
Throughput,0.497506249922265,catapult,FF,281,catapult_fpga_area
Throughput,0.497506249922265,catapult,DSP,1,catapult_fpga_area
Throughput,0.497506249922265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.631732292070054,catapult,CLB,81,catapult_fpga_area
Throughput,0.631732292070054,catapult,LUT,352,catapult_fpga_area
Throughput,0.631732292070054,catapult,FF,282,catapult_fpga_area
Throughput,0.631732292070054,catapult,DSP,1,catapult_fpga_area
Throughput,0.631732292070054,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615686965044988,catapult,CLB,128,catapult_fpga_area
Throughput,0.615686965044988,catapult,LUT,447,catapult_fpga_area
Throughput,0.615686965044988,catapult,FF,284,catapult_fpga_area
Throughput,0.615686965044988,catapult,DSP,1,catapult_fpga_area
Throughput,0.615686965044988,catapult,BRAM,0,catapult_fpga_area
Throughput,0.605233819981674,catapult,CLB,147,catapult_fpga_area
Throughput,0.605233819981674,catapult,LUT,575,catapult_fpga_area
Throughput,0.605233819981674,catapult,FF,294,catapult_fpga_area
Throughput,0.605233819981674,catapult,DSP,1,catapult_fpga_area
Throughput,0.605233819981674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615951290571942,catapult,CLB,85,catapult_fpga_area
Throughput,0.615951290571942,catapult,LUT,378,catapult_fpga_area
Throughput,0.615951290571942,catapult,FF,310,catapult_fpga_area
Throughput,0.615951290571942,catapult,DSP,1,catapult_fpga_area
Throughput,0.615951290571942,catapult,BRAM,0,catapult_fpga_area
Throughput,0.603509771426709,catapult,CLB,105,catapult_fpga_area
Throughput,0.603509771426709,catapult,LUT,479,catapult_fpga_area
Throughput,0.603509771426709,catapult,FF,312,catapult_fpga_area
Throughput,0.603509771426709,catapult,DSP,1,catapult_fpga_area
Throughput,0.603509771426709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.595881150312808,catapult,CLB,153,catapult_fpga_area
Throughput,0.595881150312808,catapult,LUT,624,catapult_fpga_area
Throughput,0.595881150312808,catapult,FF,321,catapult_fpga_area
Throughput,0.595881150312808,catapult,DSP,1,catapult_fpga_area
Throughput,0.595881150312808,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503496785173027,catapult,CLB,130,catapult_fpga_area
Throughput,0.503496785173027,catapult,LUT,596,catapult_fpga_area
Throughput,0.503496785173027,catapult,FF,367,catapult_fpga_area
Throughput,0.503496785173027,catapult,DSP,1,catapult_fpga_area
Throughput,0.503496785173027,catapult,BRAM,0,catapult_fpga_area
Throughput,0.448137696581202,catapult,CLB,164,catapult_fpga_area
Throughput,0.448137696581202,catapult,LUT,724,catapult_fpga_area
Throughput,0.448137696581202,catapult,FF,369,catapult_fpga_area
Throughput,0.448137696581202,catapult,DSP,1,catapult_fpga_area
Throughput,0.448137696581202,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511570706233591,catapult,CLB,207,catapult_fpga_area
Throughput,0.511570706233591,catapult,LUT,1010,catapult_fpga_area
Throughput,0.511570706233591,catapult,FF,376,catapult_fpga_area
Throughput,0.511570706233591,catapult,DSP,1,catapult_fpga_area
Throughput,0.511570706233591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526898705831399,catapult,CLB,157,catapult_fpga_area
Throughput,0.526898705831399,catapult,LUT,815,catapult_fpga_area
Throughput,0.526898705831399,catapult,FF,263,catapult_fpga_area
Throughput,0.526898705831399,catapult,DSP,1,catapult_fpga_area
Throughput,0.526898705831399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556912255689555,catapult,CLB,208,catapult_fpga_area
Throughput,0.556912255689555,catapult,LUT,1093,catapult_fpga_area
Throughput,0.556912255689555,catapult,FF,265,catapult_fpga_area
Throughput,0.556912255689555,catapult,DSP,1,catapult_fpga_area
Throughput,0.556912255689555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532185515613259,catapult,CLB,292,catapult_fpga_area
Throughput,0.532185515613259,catapult,LUT,1337,catapult_fpga_area
Throughput,0.532185515613259,catapult,FF,272,catapult_fpga_area
Throughput,0.532185515613259,catapult,DSP,1,catapult_fpga_area
Throughput,0.532185515613259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.600776684097201,catapult,CLB,93,catapult_fpga_area
Throughput,0.600776684097201,catapult,LUT,375,catapult_fpga_area
Throughput,0.600776684097201,catapult,FF,255,catapult_fpga_area
Throughput,0.600776684097201,catapult,DSP,1,catapult_fpga_area
Throughput,0.600776684097201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582464102737348,catapult,CLB,125,catapult_fpga_area
Throughput,0.582464102737348,catapult,LUT,471,catapult_fpga_area
Throughput,0.582464102737348,catapult,FF,257,catapult_fpga_area
Throughput,0.582464102737348,catapult,DSP,1,catapult_fpga_area
Throughput,0.582464102737348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.607139843127207,catapult,CLB,148,catapult_fpga_area
Throughput,0.607139843127207,catapult,LUT,633,catapult_fpga_area
Throughput,0.607139843127207,catapult,FF,266,catapult_fpga_area
Throughput,0.607139843127207,catapult,DSP,1,catapult_fpga_area
Throughput,0.607139843127207,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529606036661448,catapult,CLB,132,catapult_fpga_area
Throughput,0.529606036661448,catapult,LUT,627,catapult_fpga_area
Throughput,0.529606036661448,catapult,FF,368,catapult_fpga_area
Throughput,0.529606036661448,catapult,DSP,1,catapult_fpga_area
Throughput,0.529606036661448,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52256132387776,catapult,CLB,182,catapult_fpga_area
Throughput,0.52256132387776,catapult,LUT,791,catapult_fpga_area
Throughput,0.52256132387776,catapult,FF,370,catapult_fpga_area
Throughput,0.52256132387776,catapult,DSP,1,catapult_fpga_area
Throughput,0.52256132387776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507861441178726,catapult,CLB,237,catapult_fpga_area
Throughput,0.507861441178726,catapult,LUT,978,catapult_fpga_area
Throughput,0.507861441178726,catapult,FF,377,catapult_fpga_area
Throughput,0.507861441178726,catapult,DSP,1,catapult_fpga_area
Throughput,0.507861441178726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528587323947384,catapult,CLB,181,catapult_fpga_area
Throughput,0.528587323947384,catapult,LUT,802,catapult_fpga_area
Throughput,0.528587323947384,catapult,FF,263,catapult_fpga_area
Throughput,0.528587323947384,catapult,DSP,1,catapult_fpga_area
Throughput,0.528587323947384,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526684468601705,catapult,CLB,225,catapult_fpga_area
Throughput,0.526684468601705,catapult,LUT,1027,catapult_fpga_area
Throughput,0.526684468601705,catapult,FF,265,catapult_fpga_area
Throughput,0.526684468601705,catapult,DSP,1,catapult_fpga_area
Throughput,0.526684468601705,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512126646871265,catapult,CLB,319,catapult_fpga_area
Throughput,0.512126646871265,catapult,LUT,1347,catapult_fpga_area
Throughput,0.512126646871265,catapult,FF,274,catapult_fpga_area
Throughput,0.512126646871265,catapult,DSP,1,catapult_fpga_area
Throughput,0.512126646871265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508828168727421,catapult,CLB,234,catapult_fpga_area
Throughput,0.508828168727421,catapult,LUT,1211,catapult_fpga_area
Throughput,0.508828168727421,catapult,FF,264,catapult_fpga_area
Throughput,0.508828168727421,catapult,DSP,1,catapult_fpga_area
Throughput,0.508828168727421,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525138373961539,catapult,CLB,454,catapult_fpga_area
Throughput,0.525138373961539,catapult,LUT,2022,catapult_fpga_area
Throughput,0.525138373961539,catapult,FF,279,catapult_fpga_area
Throughput,0.525138373961539,catapult,DSP,1,catapult_fpga_area
Throughput,0.525138373961539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475516827351728,catapult,CLB,119,catapult_fpga_area
Throughput,0.475516827351728,catapult,LUT,602,catapult_fpga_area
Throughput,0.475516827351728,catapult,FF,370,catapult_fpga_area
Throughput,0.475516827351728,catapult,DSP,1,catapult_fpga_area
Throughput,0.475516827351728,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5055519717538,catapult,CLB,176,catapult_fpga_area
Throughput,0.5055519717538,catapult,LUT,747,catapult_fpga_area
Throughput,0.5055519717538,catapult,FF,372,catapult_fpga_area
Throughput,0.5055519717538,catapult,DSP,1,catapult_fpga_area
Throughput,0.5055519717538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.558908697234129,catapult,CLB,163,catapult_fpga_area
Throughput,0.558908697234129,catapult,LUT,795,catapult_fpga_area
Throughput,0.558908697234129,catapult,FF,263,catapult_fpga_area
Throughput,0.558908697234129,catapult,DSP,1,catapult_fpga_area
Throughput,0.558908697234129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492475467334595,catapult,CLB,188,catapult_fpga_area
Throughput,0.492475467334595,catapult,LUT,961,catapult_fpga_area
Throughput,0.492475467334595,catapult,FF,265,catapult_fpga_area
Throughput,0.492475467334595,catapult,DSP,1,catapult_fpga_area
Throughput,0.492475467334595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534140383843963,catapult,CLB,276,catapult_fpga_area
Throughput,0.534140383843963,catapult,LUT,1386,catapult_fpga_area
Throughput,0.534140383843963,catapult,FF,272,catapult_fpga_area
Throughput,0.534140383843963,catapult,DSP,1,catapult_fpga_area
Throughput,0.534140383843963,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509238088157261,catapult,CLB,261,catapult_fpga_area
Throughput,0.509238088157261,catapult,LUT,1279,catapult_fpga_area
Throughput,0.509238088157261,catapult,FF,264,catapult_fpga_area
Throughput,0.509238088157261,catapult,DSP,1,catapult_fpga_area
Throughput,0.509238088157261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507836165958828,catapult,CLB,310,catapult_fpga_area
Throughput,0.507836165958828,catapult,LUT,1584,catapult_fpga_area
Throughput,0.507836165958828,catapult,FF,267,catapult_fpga_area
Throughput,0.507836165958828,catapult,DSP,1,catapult_fpga_area
Throughput,0.507836165958828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485132860910953,catapult,CLB,469,catapult_fpga_area
Throughput,0.485132860910953,catapult,LUT,2191,catapult_fpga_area
Throughput,0.485132860910953,catapult,FF,280,catapult_fpga_area
Throughput,0.485132860910953,catapult,DSP,1,catapult_fpga_area
Throughput,0.485132860910953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459560090698779,catapult,CLB,358,catapult_fpga_area
Throughput,0.459560090698779,catapult,LUT,1816,catapult_fpga_area
Throughput,0.459560090698779,catapult,FF,269,catapult_fpga_area
Throughput,0.459560090698779,catapult,DSP,1,catapult_fpga_area
Throughput,0.459560090698779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468645726325893,catapult,CLB,465,catapult_fpga_area
Throughput,0.468645726325893,catapult,LUT,2527,catapult_fpga_area
Throughput,0.468645726325893,catapult,FF,272,catapult_fpga_area
Throughput,0.468645726325893,catapult,DSP,1,catapult_fpga_area
Throughput,0.468645726325893,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488557017535288,catapult,CLB,688,catapult_fpga_area
Throughput,0.488557017535288,catapult,LUT,3465,catapult_fpga_area
Throughput,0.488557017535288,catapult,FF,283,catapult_fpga_area
Throughput,0.488557017535288,catapult,DSP,1,catapult_fpga_area
Throughput,0.488557017535288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530725278551163,catapult,CLB,154,catapult_fpga_area
Throughput,0.530725278551163,catapult,LUT,782,catapult_fpga_area
Throughput,0.530725278551163,catapult,FF,263,catapult_fpga_area
Throughput,0.530725278551163,catapult,DSP,1,catapult_fpga_area
Throughput,0.530725278551163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.550848858090317,catapult,CLB,199,catapult_fpga_area
Throughput,0.550848858090317,catapult,LUT,916,catapult_fpga_area
Throughput,0.550848858090317,catapult,FF,265,catapult_fpga_area
Throughput,0.550848858090317,catapult,DSP,1,catapult_fpga_area
Throughput,0.550848858090317,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522939800216079,catapult,CLB,330,catapult_fpga_area
Throughput,0.522939800216079,catapult,LUT,1334,catapult_fpga_area
Throughput,0.522939800216079,catapult,FF,274,catapult_fpga_area
Throughput,0.522939800216079,catapult,DSP,1,catapult_fpga_area
Throughput,0.522939800216079,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485265636835932,catapult,CLB,226,catapult_fpga_area
Throughput,0.485265636835932,catapult,LUT,1159,catapult_fpga_area
Throughput,0.485265636835932,catapult,FF,264,catapult_fpga_area
Throughput,0.485265636835932,catapult,DSP,1,catapult_fpga_area
Throughput,0.485265636835932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474837866610446,catapult,CLB,289,catapult_fpga_area
Throughput,0.474837866610446,catapult,LUT,1491,catapult_fpga_area
Throughput,0.474837866610446,catapult,FF,266,catapult_fpga_area
Throughput,0.474837866610446,catapult,DSP,1,catapult_fpga_area
Throughput,0.474837866610446,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528221836268134,catapult,CLB,507,catapult_fpga_area
Throughput,0.528221836268134,catapult,LUT,2194,catapult_fpga_area
Throughput,0.528221836268134,catapult,FF,285,catapult_fpga_area
Throughput,0.528221836268134,catapult,DSP,1,catapult_fpga_area
Throughput,0.528221836268134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481171749444247,catapult,CLB,401,catapult_fpga_area
Throughput,0.481171749444247,catapult,LUT,2045,catapult_fpga_area
Throughput,0.481171749444247,catapult,FF,268,catapult_fpga_area
Throughput,0.481171749444247,catapult,DSP,1,catapult_fpga_area
Throughput,0.481171749444247,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51819378374737,catapult,CLB,508,catapult_fpga_area
Throughput,0.51819378374737,catapult,LUT,2721,catapult_fpga_area
Throughput,0.51819378374737,catapult,FF,274,catapult_fpga_area
Throughput,0.51819378374737,catapult,DSP,1,catapult_fpga_area
Throughput,0.51819378374737,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488540309949514,catapult,CLB,695,catapult_fpga_area
Throughput,0.488540309949514,catapult,LUT,3443,catapult_fpga_area
Throughput,0.488540309949514,catapult,FF,284,catapult_fpga_area
Throughput,0.488540309949514,catapult,DSP,1,catapult_fpga_area
Throughput,0.488540309949514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585881429316335,catapult,CLB,103,catapult_fpga_area
Throughput,0.585881429316335,catapult,LUT,429,catapult_fpga_area
Throughput,0.585881429316335,catapult,FF,330,catapult_fpga_area
Throughput,0.585881429316335,catapult,DSP,1,catapult_fpga_area
Throughput,0.585881429316335,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582600518980542,catapult,CLB,134,catapult_fpga_area
Throughput,0.582600518980542,catapult,LUT,548,catapult_fpga_area
Throughput,0.582600518980542,catapult,FF,332,catapult_fpga_area
Throughput,0.582600518980542,catapult,DSP,1,catapult_fpga_area
Throughput,0.582600518980542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566432314736983,catapult,CLB,240,catapult_fpga_area
Throughput,0.566432314736983,catapult,LUT,753,catapult_fpga_area
Throughput,0.566432314736983,catapult,FF,305,catapult_fpga_area
Throughput,0.566432314736983,catapult,DSP,1,catapult_fpga_area
Throughput,0.566432314736983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509116753708661,catapult,CLB,120,catapult_fpga_area
Throughput,0.509116753708661,catapult,LUT,638,catapult_fpga_area
Throughput,0.509116753708661,catapult,FF,407,catapult_fpga_area
Throughput,0.509116753708661,catapult,DSP,1,catapult_fpga_area
Throughput,0.509116753708661,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446369387630301,catapult,CLB,202,catapult_fpga_area
Throughput,0.446369387630301,catapult,LUT,856,catapult_fpga_area
Throughput,0.446369387630301,catapult,FF,409,catapult_fpga_area
Throughput,0.446369387630301,catapult,DSP,1,catapult_fpga_area
Throughput,0.446369387630301,catapult,BRAM,0,catapult_fpga_area
Throughput,0.462732881891134,catapult,CLB,280,catapult_fpga_area
Throughput,0.462732881891134,catapult,LUT,1073,catapult_fpga_area
Throughput,0.462732881891134,catapult,FF,340,catapult_fpga_area
Throughput,0.462732881891134,catapult,DSP,1,catapult_fpga_area
Throughput,0.462732881891134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543389664728577,catapult,CLB,235,catapult_fpga_area
Throughput,0.543389664728577,catapult,LUT,1045,catapult_fpga_area
Throughput,0.543389664728577,catapult,FF,415,catapult_fpga_area
Throughput,0.543389664728577,catapult,DSP,1,catapult_fpga_area
Throughput,0.543389664728577,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502200643218584,catapult,CLB,258,catapult_fpga_area
Throughput,0.502200643218584,catapult,LUT,1225,catapult_fpga_area
Throughput,0.502200643218584,catapult,FF,417,catapult_fpga_area
Throughput,0.502200643218584,catapult,DSP,1,catapult_fpga_area
Throughput,0.502200643218584,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544846892574718,catapult,CLB,331,catapult_fpga_area
Throughput,0.544846892574718,catapult,LUT,1347,catapult_fpga_area
Throughput,0.544846892574718,catapult,FF,276,catapult_fpga_area
Throughput,0.544846892574718,catapult,DSP,1,catapult_fpga_area
Throughput,0.544846892574718,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506390393571678,catapult,CLB,259,catapult_fpga_area
Throughput,0.506390393571678,catapult,LUT,1320,catapult_fpga_area
Throughput,0.506390393571678,catapult,FF,571,catapult_fpga_area
Throughput,0.506390393571678,catapult,DSP,1,catapult_fpga_area
Throughput,0.506390393571678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554423914742908,catapult,CLB,329,catapult_fpga_area
Throughput,0.554423914742908,catapult,LUT,1606,catapult_fpga_area
Throughput,0.554423914742908,catapult,FF,576,catapult_fpga_area
Throughput,0.554423914742908,catapult,DSP,1,catapult_fpga_area
Throughput,0.554423914742908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479259333455704,catapult,CLB,408,catapult_fpga_area
Throughput,0.479259333455704,catapult,LUT,1870,catapult_fpga_area
Throughput,0.479259333455704,catapult,FF,282,catapult_fpga_area
Throughput,0.479259333455704,catapult,DSP,1,catapult_fpga_area
Throughput,0.479259333455704,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481196060929045,catapult,CLB,143,catapult_fpga_area
Throughput,0.481196060929045,catapult,LUT,678,catapult_fpga_area
Throughput,0.481196060929045,catapult,FF,408,catapult_fpga_area
Throughput,0.481196060929045,catapult,DSP,1,catapult_fpga_area
Throughput,0.481196060929045,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513210289455735,catapult,CLB,185,catapult_fpga_area
Throughput,0.513210289455735,catapult,LUT,863,catapult_fpga_area
Throughput,0.513210289455735,catapult,FF,410,catapult_fpga_area
Throughput,0.513210289455735,catapult,DSP,1,catapult_fpga_area
Throughput,0.513210289455735,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519712972919316,catapult,CLB,296,catapult_fpga_area
Throughput,0.519712972919316,catapult,LUT,1098,catapult_fpga_area
Throughput,0.519712972919316,catapult,FF,341,catapult_fpga_area
Throughput,0.519712972919316,catapult,DSP,1,catapult_fpga_area
Throughput,0.519712972919316,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556245299727217,catapult,CLB,199,catapult_fpga_area
Throughput,0.556245299727217,catapult,LUT,1035,catapult_fpga_area
Throughput,0.556245299727217,catapult,FF,416,catapult_fpga_area
Throughput,0.556245299727217,catapult,DSP,1,catapult_fpga_area
Throughput,0.556245299727217,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515327913457891,catapult,CLB,265,catapult_fpga_area
Throughput,0.515327913457891,catapult,LUT,1261,catapult_fpga_area
Throughput,0.515327913457891,catapult,FF,419,catapult_fpga_area
Throughput,0.515327913457891,catapult,DSP,1,catapult_fpga_area
Throughput,0.515327913457891,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524772406207428,catapult,CLB,344,catapult_fpga_area
Throughput,0.524772406207428,catapult,LUT,1503,catapult_fpga_area
Throughput,0.524772406207428,catapult,FF,274,catapult_fpga_area
Throughput,0.524772406207428,catapult,DSP,1,catapult_fpga_area
Throughput,0.524772406207428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517551999743294,catapult,CLB,314,catapult_fpga_area
Throughput,0.517551999743294,catapult,LUT,1579,catapult_fpga_area
Throughput,0.517551999743294,catapult,FF,576,catapult_fpga_area
Throughput,0.517551999743294,catapult,DSP,1,catapult_fpga_area
Throughput,0.517551999743294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512147105037274,catapult,CLB,387,catapult_fpga_area
Throughput,0.512147105037274,catapult,LUT,1929,catapult_fpga_area
Throughput,0.512147105037274,catapult,FF,579,catapult_fpga_area
Throughput,0.512147105037274,catapult,DSP,1,catapult_fpga_area
Throughput,0.512147105037274,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50066864297269,catapult,CLB,449,catapult_fpga_area
Throughput,0.50066864297269,catapult,LUT,2246,catapult_fpga_area
Throughput,0.50066864297269,catapult,FF,287,catapult_fpga_area
Throughput,0.50066864297269,catapult,DSP,1,catapult_fpga_area
Throughput,0.50066864297269,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500451407169267,catapult,CLB,517,catapult_fpga_area
Throughput,0.500451407169267,catapult,LUT,2448,catapult_fpga_area
Throughput,0.500451407169267,catapult,FF,887,catapult_fpga_area
Throughput,0.500451407169267,catapult,DSP,1,catapult_fpga_area
Throughput,0.500451407169267,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494821691003647,catapult,CLB,647,catapult_fpga_area
Throughput,0.494821691003647,catapult,LUT,3503,catapult_fpga_area
Throughput,0.494821691003647,catapult,FF,893,catapult_fpga_area
Throughput,0.494821691003647,catapult,DSP,1,catapult_fpga_area
Throughput,0.494821691003647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495568870940486,catapult,CLB,709,catapult_fpga_area
Throughput,0.495568870940486,catapult,LUT,3441,catapult_fpga_area
Throughput,0.495568870940486,catapult,FF,291,catapult_fpga_area
Throughput,0.495568870940486,catapult,DSP,1,catapult_fpga_area
Throughput,0.495568870940486,catapult,BRAM,0,catapult_fpga_area
Throughput,0.557840221172491,catapult,CLB,206,catapult_fpga_area
Throughput,0.557840221172491,catapult,LUT,1022,catapult_fpga_area
Throughput,0.557840221172491,catapult,FF,415,catapult_fpga_area
Throughput,0.557840221172491,catapult,DSP,1,catapult_fpga_area
Throughput,0.557840221172491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483377377068674,catapult,CLB,265,catapult_fpga_area
Throughput,0.483377377068674,catapult,LUT,1281,catapult_fpga_area
Throughput,0.483377377068674,catapult,FF,421,catapult_fpga_area
Throughput,0.483377377068674,catapult,DSP,1,catapult_fpga_area
Throughput,0.483377377068674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529190687513957,catapult,CLB,336,catapult_fpga_area
Throughput,0.529190687513957,catapult,LUT,1588,catapult_fpga_area
Throughput,0.529190687513957,catapult,FF,277,catapult_fpga_area
Throughput,0.529190687513957,catapult,DSP,1,catapult_fpga_area
Throughput,0.529190687513957,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48965937335352,catapult,CLB,349,catapult_fpga_area
Throughput,0.48965937335352,catapult,LUT,1580,catapult_fpga_area
Throughput,0.48965937335352,catapult,FF,576,catapult_fpga_area
Throughput,0.48965937335352,catapult,DSP,1,catapult_fpga_area
Throughput,0.48965937335352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524385498853169,catapult,CLB,427,catapult_fpga_area
Throughput,0.524385498853169,catapult,LUT,2044,catapult_fpga_area
Throughput,0.524385498853169,catapult,FF,581,catapult_fpga_area
Throughput,0.524385498853169,catapult,DSP,1,catapult_fpga_area
Throughput,0.524385498853169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535643599889229,catapult,CLB,496,catapult_fpga_area
Throughput,0.535643599889229,catapult,LUT,2198,catapult_fpga_area
Throughput,0.535643599889229,catapult,FF,283,catapult_fpga_area
Throughput,0.535643599889229,catapult,DSP,1,catapult_fpga_area
Throughput,0.535643599889229,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522943902238775,catapult,CLB,536,catapult_fpga_area
Throughput,0.522943902238775,catapult,LUT,2625,catapult_fpga_area
Throughput,0.522943902238775,catapult,FF,895,catapult_fpga_area
Throughput,0.522943902238775,catapult,DSP,1,catapult_fpga_area
Throughput,0.522943902238775,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479566165264255,catapult,CLB,678,catapult_fpga_area
Throughput,0.479566165264255,catapult,LUT,3607,catapult_fpga_area
Throughput,0.479566165264255,catapult,FF,903,catapult_fpga_area
Throughput,0.479566165264255,catapult,DSP,1,catapult_fpga_area
Throughput,0.479566165264255,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515177383300731,catapult,CLB,738,catapult_fpga_area
Throughput,0.515177383300731,catapult,LUT,3693,catapult_fpga_area
Throughput,0.515177383300731,catapult,FF,301,catapult_fpga_area
Throughput,0.515177383300731,catapult,DSP,1,catapult_fpga_area
Throughput,0.515177383300731,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484970991460146,catapult,CLB,345,catapult_fpga_area
Throughput,0.484970991460146,catapult,LUT,1694,catapult_fpga_area
Throughput,0.484970991460146,catapult,FF,575,catapult_fpga_area
Throughput,0.484970991460146,catapult,DSP,1,catapult_fpga_area
Throughput,0.484970991460146,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474716819549218,catapult,CLB,424,catapult_fpga_area
Throughput,0.474716819549218,catapult,LUT,2003,catapult_fpga_area
Throughput,0.474716819549218,catapult,FF,580,catapult_fpga_area
Throughput,0.474716819549218,catapult,DSP,1,catapult_fpga_area
Throughput,0.474716819549218,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514386357650777,catapult,CLB,512,catapult_fpga_area
Throughput,0.514386357650777,catapult,LUT,2435,catapult_fpga_area
Throughput,0.514386357650777,catapult,FF,285,catapult_fpga_area
Throughput,0.514386357650777,catapult,DSP,1,catapult_fpga_area
Throughput,0.514386357650777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505917463613151,catapult,CLB,553,catapult_fpga_area
Throughput,0.505917463613151,catapult,LUT,2683,catapult_fpga_area
Throughput,0.505917463613151,catapult,FF,892,catapult_fpga_area
Throughput,0.505917463613151,catapult,DSP,1,catapult_fpga_area
Throughput,0.505917463613151,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504600951475554,catapult,CLB,657,catapult_fpga_area
Throughput,0.504600951475554,catapult,LUT,3594,catapult_fpga_area
Throughput,0.504600951475554,catapult,FF,897,catapult_fpga_area
Throughput,0.504600951475554,catapult,DSP,1,catapult_fpga_area
Throughput,0.504600951475554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487756102438537,catapult,CLB,765,catapult_fpga_area
Throughput,0.487756102438537,catapult,LUT,3969,catapult_fpga_area
Throughput,0.487756102438537,catapult,FF,306,catapult_fpga_area
Throughput,0.487756102438537,catapult,DSP,1,catapult_fpga_area
Throughput,0.487756102438537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544734703304797,catapult,CLB,120,catapult_fpga_area
Throughput,0.544734703304797,catapult,LUT,644,catapult_fpga_area
Throughput,0.544734703304797,catapult,FF,257,catapult_fpga_area
Throughput,0.544734703304797,catapult,DSP,1,catapult_fpga_area
Throughput,0.544734703304797,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554379347373545,catapult,CLB,146,catapult_fpga_area
Throughput,0.554379347373545,catapult,LUT,749,catapult_fpga_area
Throughput,0.554379347373545,catapult,FF,259,catapult_fpga_area
Throughput,0.554379347373545,catapult,DSP,1,catapult_fpga_area
Throughput,0.554379347373545,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517850299835324,catapult,CLB,146,catapult_fpga_area
Throughput,0.517850299835324,catapult,LUT,820,catapult_fpga_area
Throughput,0.517850299835324,catapult,FF,374,catapult_fpga_area
Throughput,0.517850299835324,catapult,DSP,1,catapult_fpga_area
Throughput,0.517850299835324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514312017671761,catapult,CLB,269,catapult_fpga_area
Throughput,0.514312017671761,catapult,LUT,1302,catapult_fpga_area
Throughput,0.514312017671761,catapult,FF,385,catapult_fpga_area
Throughput,0.514312017671761,catapult,DSP,1,catapult_fpga_area
Throughput,0.514312017671761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539234718088089,catapult,CLB,213,catapult_fpga_area
Throughput,0.539234718088089,catapult,LUT,1058,catapult_fpga_area
Throughput,0.539234718088089,catapult,FF,269,catapult_fpga_area
Throughput,0.539234718088089,catapult,DSP,1,catapult_fpga_area
Throughput,0.539234718088089,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544434868440036,catapult,CLB,268,catapult_fpga_area
Throughput,0.544434868440036,catapult,LUT,1308,catapult_fpga_area
Throughput,0.544434868440036,catapult,FF,270,catapult_fpga_area
Throughput,0.544434868440036,catapult,DSP,1,catapult_fpga_area
Throughput,0.544434868440036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508496208906514,catapult,CLB,398,catapult_fpga_area
Throughput,0.508496208906514,catapult,LUT,1803,catapult_fpga_area
Throughput,0.508496208906514,catapult,FF,277,catapult_fpga_area
Throughput,0.508496208906514,catapult,DSP,1,catapult_fpga_area
Throughput,0.508496208906514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480551365414622,catapult,CLB,314,catapult_fpga_area
Throughput,0.480551365414622,catapult,LUT,1693,catapult_fpga_area
Throughput,0.480551365414622,catapult,FF,275,catapult_fpga_area
Throughput,0.480551365414622,catapult,DSP,1,catapult_fpga_area
Throughput,0.480551365414622,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467972872548524,catapult,CLB,408,catapult_fpga_area
Throughput,0.467972872548524,catapult,LUT,1940,catapult_fpga_area
Throughput,0.467972872548524,catapult,FF,282,catapult_fpga_area
Throughput,0.467972872548524,catapult,DSP,1,catapult_fpga_area
Throughput,0.467972872548524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518530732798002,catapult,CLB,547,catapult_fpga_area
Throughput,0.518530732798002,catapult,LUT,2814,catapult_fpga_area
Throughput,0.518530732798002,catapult,FF,291,catapult_fpga_area
Throughput,0.518530732798002,catapult,DSP,1,catapult_fpga_area
Throughput,0.518530732798002,catapult,BRAM,0,catapult_fpga_area
Throughput,0.469085836140812,catapult,CLB,149,catapult_fpga_area
Throughput,0.469085836140812,catapult,LUT,751,catapult_fpga_area
Throughput,0.469085836140812,catapult,FF,375,catapult_fpga_area
Throughput,0.469085836140812,catapult,DSP,1,catapult_fpga_area
Throughput,0.469085836140812,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495757554725437,catapult,CLB,172,catapult_fpga_area
Throughput,0.495757554725437,catapult,LUT,900,catapult_fpga_area
Throughput,0.495757554725437,catapult,FF,382,catapult_fpga_area
Throughput,0.495757554725437,catapult,DSP,1,catapult_fpga_area
Throughput,0.495757554725437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517091155414332,catapult,CLB,298,catapult_fpga_area
Throughput,0.517091155414332,catapult,LUT,1201,catapult_fpga_area
Throughput,0.517091155414332,catapult,FF,384,catapult_fpga_area
Throughput,0.517091155414332,catapult,DSP,1,catapult_fpga_area
Throughput,0.517091155414332,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549205519295787,catapult,CLB,205,catapult_fpga_area
Throughput,0.549205519295787,catapult,LUT,1085,catapult_fpga_area
Throughput,0.549205519295787,catapult,FF,266,catapult_fpga_area
Throughput,0.549205519295787,catapult,DSP,1,catapult_fpga_area
Throughput,0.549205519295787,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518100890822672,catapult,CLB,268,catapult_fpga_area
Throughput,0.518100890822672,catapult,LUT,1278,catapult_fpga_area
Throughput,0.518100890822672,catapult,FF,267,catapult_fpga_area
Throughput,0.518100890822672,catapult,DSP,1,catapult_fpga_area
Throughput,0.518100890822672,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541579494933795,catapult,CLB,392,catapult_fpga_area
Throughput,0.541579494933795,catapult,LUT,1766,catapult_fpga_area
Throughput,0.541579494933795,catapult,FF,281,catapult_fpga_area
Throughput,0.541579494933795,catapult,DSP,1,catapult_fpga_area
Throughput,0.541579494933795,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487080672249261,catapult,CLB,321,catapult_fpga_area
Throughput,0.487080672249261,catapult,LUT,1663,catapult_fpga_area
Throughput,0.487080672249261,catapult,FF,276,catapult_fpga_area
Throughput,0.487080672249261,catapult,DSP,1,catapult_fpga_area
Throughput,0.487080672249261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494832709431759,catapult,CLB,376,catapult_fpga_area
Throughput,0.494832709431759,catapult,LUT,2031,catapult_fpga_area
Throughput,0.494832709431759,catapult,FF,279,catapult_fpga_area
Throughput,0.494832709431759,catapult,DSP,1,catapult_fpga_area
Throughput,0.494832709431759,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486914892632832,catapult,CLB,641,catapult_fpga_area
Throughput,0.486914892632832,catapult,LUT,3000,catapult_fpga_area
Throughput,0.486914892632832,catapult,FF,288,catapult_fpga_area
Throughput,0.486914892632832,catapult,DSP,1,catapult_fpga_area
Throughput,0.486914892632832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476919481683907,catapult,CLB,498,catapult_fpga_area
Throughput,0.476919481683907,catapult,LUT,2662,catapult_fpga_area
Throughput,0.476919481683907,catapult,FF,285,catapult_fpga_area
Throughput,0.476919481683907,catapult,DSP,1,catapult_fpga_area
Throughput,0.476919481683907,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473289661318651,catapult,CLB,629,catapult_fpga_area
Throughput,0.473289661318651,catapult,LUT,3202,catapult_fpga_area
Throughput,0.473289661318651,catapult,FF,284,catapult_fpga_area
Throughput,0.473289661318651,catapult,DSP,1,catapult_fpga_area
Throughput,0.473289661318651,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504805241089935,catapult,CLB,776,catapult_fpga_area
Throughput,0.504805241089935,catapult,LUT,4051,catapult_fpga_area
Throughput,0.504805241089935,catapult,FF,301,catapult_fpga_area
Throughput,0.504805241089935,catapult,DSP,1,catapult_fpga_area
Throughput,0.504805241089935,catapult,BRAM,0,catapult_fpga_area
Throughput,0.531375039188909,catapult,CLB,195,catapult_fpga_area
Throughput,0.531375039188909,catapult,LUT,1006,catapult_fpga_area
Throughput,0.531375039188909,catapult,FF,267,catapult_fpga_area
Throughput,0.531375039188909,catapult,DSP,1,catapult_fpga_area
Throughput,0.531375039188909,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50611026928103,catapult,CLB,234,catapult_fpga_area
Throughput,0.50611026928103,catapult,LUT,1156,catapult_fpga_area
Throughput,0.50611026928103,catapult,FF,268,catapult_fpga_area
Throughput,0.50611026928103,catapult,DSP,1,catapult_fpga_area
Throughput,0.50611026928103,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524616583969606,catapult,CLB,418,catapult_fpga_area
Throughput,0.524616583969606,catapult,LUT,1865,catapult_fpga_area
Throughput,0.524616583969606,catapult,FF,278,catapult_fpga_area
Throughput,0.524616583969606,catapult,DSP,1,catapult_fpga_area
Throughput,0.524616583969606,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504930392820698,catapult,CLB,309,catapult_fpga_area
Throughput,0.504930392820698,catapult,LUT,1693,catapult_fpga_area
Throughput,0.504930392820698,catapult,FF,271,catapult_fpga_area
Throughput,0.504930392820698,catapult,DSP,1,catapult_fpga_area
Throughput,0.504930392820698,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514189046744926,catapult,CLB,466,catapult_fpga_area
Throughput,0.514189046744926,catapult,LUT,2206,catapult_fpga_area
Throughput,0.514189046744926,catapult,FF,282,catapult_fpga_area
Throughput,0.514189046744926,catapult,DSP,1,catapult_fpga_area
Throughput,0.514189046744926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446172420654928,catapult,CLB,587,catapult_fpga_area
Throughput,0.446172420654928,catapult,LUT,2879,catapult_fpga_area
Throughput,0.446172420654928,catapult,FF,287,catapult_fpga_area
Throughput,0.446172420654928,catapult,DSP,1,catapult_fpga_area
Throughput,0.446172420654928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491263372188991,catapult,CLB,505,catapult_fpga_area
Throughput,0.491263372188991,catapult,LUT,2684,catapult_fpga_area
Throughput,0.491263372188991,catapult,FF,286,catapult_fpga_area
Throughput,0.491263372188991,catapult,DSP,1,catapult_fpga_area
Throughput,0.491263372188991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479460855856806,catapult,CLB,624,catapult_fpga_area
Throughput,0.479460855856806,catapult,LUT,3040,catapult_fpga_area
Throughput,0.479460855856806,catapult,FF,292,catapult_fpga_area
Throughput,0.479460855856806,catapult,DSP,1,catapult_fpga_area
Throughput,0.479460855856806,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498454293236673,catapult,CLB,834,catapult_fpga_area
Throughput,0.498454293236673,catapult,LUT,4431,catapult_fpga_area
Throughput,0.498454293236673,catapult,FF,302,catapult_fpga_area
Throughput,0.498454293236673,catapult,DSP,1,catapult_fpga_area
Throughput,0.498454293236673,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493249632159087,catapult,CLB,260,catapult_fpga_area
Throughput,0.493249632159087,catapult,LUT,1379,catapult_fpga_area
Throughput,0.493249632159087,catapult,FF,274,catapult_fpga_area
Throughput,0.493249632159087,catapult,DSP,1,catapult_fpga_area
Throughput,0.493249632159087,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492400293864495,catapult,CLB,360,catapult_fpga_area
Throughput,0.492400293864495,catapult,LUT,1708,catapult_fpga_area
Throughput,0.492400293864495,catapult,FF,276,catapult_fpga_area
Throughput,0.492400293864495,catapult,DSP,1,catapult_fpga_area
Throughput,0.492400293864495,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506648238181417,catapult,CLB,520,catapult_fpga_area
Throughput,0.506648238181417,catapult,LUT,2571,catapult_fpga_area
Throughput,0.506648238181417,catapult,FF,286,catapult_fpga_area
Throughput,0.506648238181417,catapult,DSP,1,catapult_fpga_area
Throughput,0.506648238181417,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50809961597831,catapult,CLB,500,catapult_fpga_area
Throughput,0.50809961597831,catapult,LUT,2748,catapult_fpga_area
Throughput,0.50809961597831,catapult,FF,293,catapult_fpga_area
Throughput,0.50809961597831,catapult,DSP,1,catapult_fpga_area
Throughput,0.50809961597831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486108478023522,catapult,CLB,654,catapult_fpga_area
Throughput,0.486108478023522,catapult,LUT,3488,catapult_fpga_area
Throughput,0.486108478023522,catapult,FF,298,catapult_fpga_area
Throughput,0.486108478023522,catapult,DSP,1,catapult_fpga_area
Throughput,0.486108478023522,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559047461871,catapult,CLB,796,catapult_fpga_area
Throughput,0.52559047461871,catapult,LUT,4429,catapult_fpga_area
Throughput,0.52559047461871,catapult,FF,307,catapult_fpga_area
Throughput,0.52559047461871,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559047461871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519191121001125,catapult,CLB,126,catapult_fpga_area
Throughput,0.519191121001125,catapult,LUT,648,catapult_fpga_area
Throughput,0.519191121001125,catapult,FF,351,catapult_fpga_area
Throughput,0.519191121001125,catapult,DSP,3,catapult_fpga_area
Throughput,0.519191121001125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502127766410163,catapult,CLB,180,catapult_fpga_area
Throughput,0.502127766410163,catapult,LUT,935,catapult_fpga_area
Throughput,0.502127766410163,catapult,FF,354,catapult_fpga_area
Throughput,0.502127766410163,catapult,DSP,3,catapult_fpga_area
Throughput,0.502127766410163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482192858820199,catapult,CLB,271,catapult_fpga_area
Throughput,0.482192858820199,catapult,LUT,1224,catapult_fpga_area
Throughput,0.482192858820199,catapult,FF,360,catapult_fpga_area
Throughput,0.482192858820199,catapult,DSP,3,catapult_fpga_area
Throughput,0.482192858820199,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532828354141169,catapult,CLB,162,catapult_fpga_area
Throughput,0.532828354141169,catapult,LUT,836,catapult_fpga_area
Throughput,0.532828354141169,catapult,FF,263,catapult_fpga_area
Throughput,0.532828354141169,catapult,DSP,3,catapult_fpga_area
Throughput,0.532828354141169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502899972692531,catapult,CLB,229,catapult_fpga_area
Throughput,0.502899972692531,catapult,LUT,1089,catapult_fpga_area
Throughput,0.502899972692531,catapult,FF,266,catapult_fpga_area
Throughput,0.502899972692531,catapult,DSP,3,catapult_fpga_area
Throughput,0.502899972692531,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511767583822413,catapult,CLB,318,catapult_fpga_area
Throughput,0.511767583822413,catapult,LUT,1582,catapult_fpga_area
Throughput,0.511767583822413,catapult,FF,272,catapult_fpga_area
Throughput,0.511767583822413,catapult,DSP,3,catapult_fpga_area
Throughput,0.511767583822413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523449764264399,catapult,CLB,232,catapult_fpga_area
Throughput,0.523449764264399,catapult,LUT,1170,catapult_fpga_area
Throughput,0.523449764264399,catapult,FF,264,catapult_fpga_area
Throughput,0.523449764264399,catapult,DSP,3,catapult_fpga_area
Throughput,0.523449764264399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510836632912285,catapult,CLB,314,catapult_fpga_area
Throughput,0.510836632912285,catapult,LUT,1507,catapult_fpga_area
Throughput,0.510836632912285,catapult,FF,267,catapult_fpga_area
Throughput,0.510836632912285,catapult,DSP,3,catapult_fpga_area
Throughput,0.510836632912285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477450034853853,catapult,CLB,468,catapult_fpga_area
Throughput,0.477450034853853,catapult,LUT,2314,catapult_fpga_area
Throughput,0.477450034853853,catapult,FF,281,catapult_fpga_area
Throughput,0.477450034853853,catapult,DSP,3,catapult_fpga_area
Throughput,0.477450034853853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493540541394232,catapult,CLB,310,catapult_fpga_area
Throughput,0.493540541394232,catapult,LUT,1657,catapult_fpga_area
Throughput,0.493540541394232,catapult,FF,265,catapult_fpga_area
Throughput,0.493540541394232,catapult,DSP,3,catapult_fpga_area
Throughput,0.493540541394232,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479637930918708,catapult,CLB,412,catapult_fpga_area
Throughput,0.479637930918708,catapult,LUT,2133,catapult_fpga_area
Throughput,0.479637930918708,catapult,FF,268,catapult_fpga_area
Throughput,0.479637930918708,catapult,DSP,3,catapult_fpga_area
Throughput,0.479637930918708,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506190968641976,catapult,CLB,677,catapult_fpga_area
Throughput,0.506190968641976,catapult,LUT,3432,catapult_fpga_area
Throughput,0.506190968641976,catapult,FF,284,catapult_fpga_area
Throughput,0.506190968641976,catapult,DSP,3,catapult_fpga_area
Throughput,0.506190968641976,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,160,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,817,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,263,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,3,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501022587100272,catapult,CLB,215,catapult_fpga_area
Throughput,0.501022587100272,catapult,LUT,1041,catapult_fpga_area
Throughput,0.501022587100272,catapult,FF,266,catapult_fpga_area
Throughput,0.501022587100272,catapult,DSP,3,catapult_fpga_area
Throughput,0.501022587100272,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515539122459616,catapult,CLB,309,catapult_fpga_area
Throughput,0.515539122459616,catapult,LUT,1624,catapult_fpga_area
Throughput,0.515539122459616,catapult,FF,272,catapult_fpga_area
Throughput,0.515539122459616,catapult,DSP,3,catapult_fpga_area
Throughput,0.515539122459616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527306292715105,catapult,CLB,202,catapult_fpga_area
Throughput,0.527306292715105,catapult,LUT,1098,catapult_fpga_area
Throughput,0.527306292715105,catapult,FF,264,catapult_fpga_area
Throughput,0.527306292715105,catapult,DSP,3,catapult_fpga_area
Throughput,0.527306292715105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490577237706748,catapult,CLB,272,catapult_fpga_area
Throughput,0.490577237706748,catapult,LUT,1372,catapult_fpga_area
Throughput,0.490577237706748,catapult,FF,267,catapult_fpga_area
Throughput,0.490577237706748,catapult,DSP,3,catapult_fpga_area
Throughput,0.490577237706748,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517400970747701,catapult,CLB,473,catapult_fpga_area
Throughput,0.517400970747701,catapult,LUT,2258,catapult_fpga_area
Throughput,0.517400970747701,catapult,FF,273,catapult_fpga_area
Throughput,0.517400970747701,catapult,DSP,3,catapult_fpga_area
Throughput,0.517400970747701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505758822836225,catapult,CLB,328,catapult_fpga_area
Throughput,0.505758822836225,catapult,LUT,1762,catapult_fpga_area
Throughput,0.505758822836225,catapult,FF,265,catapult_fpga_area
Throughput,0.505758822836225,catapult,DSP,3,catapult_fpga_area
Throughput,0.505758822836225,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474412558649252,catapult,CLB,435,catapult_fpga_area
Throughput,0.474412558649252,catapult,LUT,2240,catapult_fpga_area
Throughput,0.474412558649252,catapult,FF,268,catapult_fpga_area
Throughput,0.474412558649252,catapult,DSP,3,catapult_fpga_area
Throughput,0.474412558649252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510716100580429,catapult,CLB,668,catapult_fpga_area
Throughput,0.510716100580429,catapult,LUT,3314,catapult_fpga_area
Throughput,0.510716100580429,catapult,FF,278,catapult_fpga_area
Throughput,0.510716100580429,catapult,DSP,3,catapult_fpga_area
Throughput,0.510716100580429,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,236,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1230,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,264,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,3,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525565337494409,catapult,CLB,345,catapult_fpga_area
Throughput,0.525565337494409,catapult,LUT,1673,catapult_fpga_area
Throughput,0.525565337494409,catapult,FF,267,catapult_fpga_area
Throughput,0.525565337494409,catapult,DSP,3,catapult_fpga_area
Throughput,0.525565337494409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515293392598944,catapult,CLB,489,catapult_fpga_area
Throughput,0.515293392598944,catapult,LUT,2440,catapult_fpga_area
Throughput,0.515293392598944,catapult,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,DSP,3,catapult_fpga_area
Throughput,0.515293392598944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475788321775642,catapult,CLB,343,catapult_fpga_area
Throughput,0.475788321775642,catapult,LUT,1867,catapult_fpga_area
Throughput,0.475788321775642,catapult,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,DSP,3,catapult_fpga_area
Throughput,0.475788321775642,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507622974203616,catapult,CLB,446,catapult_fpga_area
Throughput,0.507622974203616,catapult,LUT,2230,catapult_fpga_area
Throughput,0.507622974203616,catapult,FF,268,catapult_fpga_area
Throughput,0.507622974203616,catapult,DSP,3,catapult_fpga_area
Throughput,0.507622974203616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491413531366434,catapult,CLB,732,catapult_fpga_area
Throughput,0.491413531366434,catapult,LUT,3532,catapult_fpga_area
Throughput,0.491413531366434,catapult,FF,280,catapult_fpga_area
Throughput,0.491413531366434,catapult,DSP,3,catapult_fpga_area
Throughput,0.491413531366434,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490118716555524,catapult,CLB,352,catapult_fpga_area
Throughput,0.490118716555524,catapult,LUT,1952,catapult_fpga_area
Throughput,0.490118716555524,catapult,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,DSP,3,catapult_fpga_area
Throughput,0.490118716555524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877374142203,catapult,CLB,513,catapult_fpga_area
Throughput,0.496877374142203,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496877374142203,catapult,FF,271,catapult_fpga_area
Throughput,0.496877374142203,catapult,DSP,3,catapult_fpga_area
Throughput,0.496877374142203,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489952063090147,catapult,CLB,718,catapult_fpga_area
Throughput,0.489952063090147,catapult,LUT,3665,catapult_fpga_area
Throughput,0.489952063090147,catapult,FF,282,catapult_fpga_area
Throughput,0.489952063090147,catapult,DSP,3,catapult_fpga_area
Throughput,0.489952063090147,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585847105622375,catapult,CLB,88,catapult_fpga_area
Throughput,0.585847105622375,catapult,LUT,400,catapult_fpga_area
Throughput,0.585847105622375,catapult,FF,300,catapult_fpga_area
Throughput,0.585847105622375,catapult,DSP,1,catapult_fpga_area
Throughput,0.585847105622375,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621969066990422,catapult,CLB,118,catapult_fpga_area
Throughput,0.621969066990422,catapult,LUT,485,catapult_fpga_area
Throughput,0.621969066990422,catapult,FF,302,catapult_fpga_area
Throughput,0.621969066990422,catapult,DSP,1,catapult_fpga_area
Throughput,0.621969066990422,catapult,BRAM,0,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577877018524426,catapult,CLB,100,catapult_fpga_area
Throughput,0.577877018524426,catapult,LUT,453,catapult_fpga_area
Throughput,0.577877018524426,catapult,FF,257,catapult_fpga_area
Throughput,0.577877018524426,catapult,DSP,1,catapult_fpga_area
Throughput,0.577877018524426,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546570244387953,catapult,CLB,146,catapult_fpga_area
Throughput,0.546570244387953,catapult,LUT,626,catapult_fpga_area
Throughput,0.546570244387953,catapult,FF,260,catapult_fpga_area
Throughput,0.546570244387953,catapult,DSP,1,catapult_fpga_area
Throughput,0.546570244387953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519913465602785,catapult,CLB,193,catapult_fpga_area
Throughput,0.519913465602785,catapult,LUT,891,catapult_fpga_area
Throughput,0.519913465602785,catapult,FF,267,catapult_fpga_area
Throughput,0.519913465602785,catapult,DSP,1,catapult_fpga_area
Throughput,0.519913465602785,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532692681601594,catapult,CLB,254,catapult_fpga_area
Throughput,0.532692681601594,catapult,LUT,1146,catapult_fpga_area
Throughput,0.532692681601594,catapult,FF,274,catapult_fpga_area
Throughput,0.532692681601594,catapult,DSP,1,catapult_fpga_area
Throughput,0.532692681601594,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534453833610626,catapult,CLB,189,catapult_fpga_area
Throughput,0.534453833610626,catapult,LUT,954,catapult_fpga_area
Throughput,0.534453833610626,catapult,FF,266,catapult_fpga_area
Throughput,0.534453833610626,catapult,DSP,1,catapult_fpga_area
Throughput,0.534453833610626,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516831656559162,catapult,CLB,276,catapult_fpga_area
Throughput,0.516831656559162,catapult,LUT,1292,catapult_fpga_area
Throughput,0.516831656559162,catapult,FF,268,catapult_fpga_area
Throughput,0.516831656559162,catapult,DSP,1,catapult_fpga_area
Throughput,0.516831656559162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518661707569193,catapult,CLB,464,catapult_fpga_area
Throughput,0.518661707569193,catapult,LUT,1906,catapult_fpga_area
Throughput,0.518661707569193,catapult,FF,282,catapult_fpga_area
Throughput,0.518661707569193,catapult,DSP,1,catapult_fpga_area
Throughput,0.518661707569193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459959597148986,catapult,CLB,104,catapult_fpga_area
Throughput,0.459959597148986,catapult,LUT,528,catapult_fpga_area
Throughput,0.459959597148986,catapult,FF,346,catapult_fpga_area
Throughput,0.459959597148986,catapult,DSP,1,catapult_fpga_area
Throughput,0.459959597148986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465454653778538,catapult,CLB,170,catapult_fpga_area
Throughput,0.465454653778538,catapult,LUT,748,catapult_fpga_area
Throughput,0.465454653778538,catapult,FF,348,catapult_fpga_area
Throughput,0.465454653778538,catapult,DSP,1,catapult_fpga_area
Throughput,0.465454653778538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502759394939123,catapult,CLB,235,catapult_fpga_area
Throughput,0.502759394939123,catapult,LUT,984,catapult_fpga_area
Throughput,0.502759394939123,catapult,FF,359,catapult_fpga_area
Throughput,0.502759394939123,catapult,DSP,1,catapult_fpga_area
Throughput,0.502759394939123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538190538825604,catapult,CLB,148,catapult_fpga_area
Throughput,0.538190538825604,catapult,LUT,720,catapult_fpga_area
Throughput,0.538190538825604,catapult,FF,265,catapult_fpga_area
Throughput,0.538190538825604,catapult,DSP,1,catapult_fpga_area
Throughput,0.538190538825604,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484310049481958,catapult,CLB,205,catapult_fpga_area
Throughput,0.484310049481958,catapult,LUT,901,catapult_fpga_area
Throughput,0.484310049481958,catapult,FF,267,catapult_fpga_area
Throughput,0.484310049481958,catapult,DSP,1,catapult_fpga_area
Throughput,0.484310049481958,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519432488839993,catapult,CLB,260,catapult_fpga_area
Throughput,0.519432488839993,catapult,LUT,1181,catapult_fpga_area
Throughput,0.519432488839993,catapult,FF,274,catapult_fpga_area
Throughput,0.519432488839993,catapult,DSP,1,catapult_fpga_area
Throughput,0.519432488839993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536325025837458,catapult,CLB,205,catapult_fpga_area
Throughput,0.536325025837458,catapult,LUT,1032,catapult_fpga_area
Throughput,0.536325025837458,catapult,FF,266,catapult_fpga_area
Throughput,0.536325025837458,catapult,DSP,1,catapult_fpga_area
Throughput,0.536325025837458,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510970015257565,catapult,CLB,294,catapult_fpga_area
Throughput,0.510970015257565,catapult,LUT,1481,catapult_fpga_area
Throughput,0.510970015257565,catapult,FF,269,catapult_fpga_area
Throughput,0.510970015257565,catapult,DSP,1,catapult_fpga_area
Throughput,0.510970015257565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499669967986145,catapult,CLB,450,catapult_fpga_area
Throughput,0.499669967986145,catapult,LUT,1998,catapult_fpga_area
Throughput,0.499669967986145,catapult,FF,283,catapult_fpga_area
Throughput,0.499669967986145,catapult,DSP,1,catapult_fpga_area
Throughput,0.499669967986145,catapult,BRAM,0,catapult_fpga_area
Throughput,0.449887887938326,catapult,CLB,295,catapult_fpga_area
Throughput,0.449887887938326,catapult,LUT,1587,catapult_fpga_area
Throughput,0.449887887938326,catapult,FF,271,catapult_fpga_area
Throughput,0.449887887938326,catapult,DSP,1,catapult_fpga_area
Throughput,0.449887887938326,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476696455428166,catapult,CLB,477,catapult_fpga_area
Throughput,0.476696455428166,catapult,LUT,2415,catapult_fpga_area
Throughput,0.476696455428166,catapult,FF,276,catapult_fpga_area
Throughput,0.476696455428166,catapult,DSP,1,catapult_fpga_area
Throughput,0.476696455428166,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488033420528638,catapult,CLB,642,catapult_fpga_area
Throughput,0.488033420528638,catapult,LUT,2985,catapult_fpga_area
Throughput,0.488033420528638,catapult,FF,289,catapult_fpga_area
Throughput,0.488033420528638,catapult,DSP,1,catapult_fpga_area
Throughput,0.488033420528638,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559517083157,catapult,CLB,145,catapult_fpga_area
Throughput,0.52559517083157,catapult,LUT,725,catapult_fpga_area
Throughput,0.52559517083157,catapult,FF,265,catapult_fpga_area
Throughput,0.52559517083157,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559517083157,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540650424086193,catapult,CLB,201,catapult_fpga_area
Throughput,0.540650424086193,catapult,LUT,939,catapult_fpga_area
Throughput,0.540650424086193,catapult,FF,267,catapult_fpga_area
Throughput,0.540650424086193,catapult,DSP,1,catapult_fpga_area
Throughput,0.540650424086193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538183876979777,catapult,CLB,279,catapult_fpga_area
Throughput,0.538183876979777,catapult,LUT,1230,catapult_fpga_area
Throughput,0.538183876979777,catapult,FF,276,catapult_fpga_area
Throughput,0.538183876979777,catapult,DSP,1,catapult_fpga_area
Throughput,0.538183876979777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516904054853858,catapult,CLB,222,catapult_fpga_area
Throughput,0.516904054853858,catapult,LUT,1117,catapult_fpga_area
Throughput,0.516904054853858,catapult,FF,266,catapult_fpga_area
Throughput,0.516904054853858,catapult,DSP,1,catapult_fpga_area
Throughput,0.516904054853858,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513405004671986,catapult,CLB,292,catapult_fpga_area
Throughput,0.513405004671986,catapult,LUT,1472,catapult_fpga_area
Throughput,0.513405004671986,catapult,FF,269,catapult_fpga_area
Throughput,0.513405004671986,catapult,DSP,1,catapult_fpga_area
Throughput,0.513405004671986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517533785899378,catapult,CLB,442,catapult_fpga_area
Throughput,0.517533785899378,catapult,LUT,2135,catapult_fpga_area
Throughput,0.517533785899378,catapult,FF,285,catapult_fpga_area
Throughput,0.517533785899378,catapult,DSP,1,catapult_fpga_area
Throughput,0.517533785899378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498146645405768,catapult,CLB,514,catapult_fpga_area
Throughput,0.498146645405768,catapult,LUT,2625,catapult_fpga_area
Throughput,0.498146645405768,catapult,FF,279,catapult_fpga_area
Throughput,0.498146645405768,catapult,DSP,1,catapult_fpga_area
Throughput,0.498146645405768,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487904362938394,catapult,CLB,536,catapult_fpga_area
Throughput,0.487904362938394,catapult,LUT,2650,catapult_fpga_area
Throughput,0.487904362938394,catapult,FF,282,catapult_fpga_area
Throughput,0.487904362938394,catapult,DSP,1,catapult_fpga_area
Throughput,0.487904362938394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493127041854158,catapult,CLB,225,catapult_fpga_area
Throughput,0.493127041854158,catapult,LUT,1101,catapult_fpga_area
Throughput,0.493127041854158,catapult,FF,266,catapult_fpga_area
Throughput,0.493127041854158,catapult,DSP,1,catapult_fpga_area
Throughput,0.493127041854158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548470835886008,catapult,CLB,259,catapult_fpga_area
Throughput,0.548470835886008,catapult,LUT,1362,catapult_fpga_area
Throughput,0.548470835886008,catapult,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,DSP,1,catapult_fpga_area
Throughput,0.548470835886008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484961583768142,catapult,CLB,428,catapult_fpga_area
Throughput,0.484961583768142,catapult,LUT,1853,catapult_fpga_area
Throughput,0.484961583768142,catapult,FF,279,catapult_fpga_area
Throughput,0.484961583768142,catapult,DSP,1,catapult_fpga_area
Throughput,0.484961583768142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49969418715746,catapult,CLB,338,catapult_fpga_area
Throughput,0.49969418715746,catapult,LUT,1720,catapult_fpga_area
Throughput,0.49969418715746,catapult,FF,272,catapult_fpga_area
Throughput,0.49969418715746,catapult,DSP,1,catapult_fpga_area
Throughput,0.49969418715746,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47976955708634,catapult,CLB,469,catapult_fpga_area
Throughput,0.47976955708634,catapult,LUT,2400,catapult_fpga_area
Throughput,0.47976955708634,catapult,FF,275,catapult_fpga_area
Throughput,0.47976955708634,catapult,DSP,1,catapult_fpga_area
Throughput,0.47976955708634,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495092641735121,catapult,CLB,599,catapult_fpga_area
Throughput,0.495092641735121,catapult,LUT,3148,catapult_fpga_area
Throughput,0.495092641735121,catapult,FF,285,catapult_fpga_area
Throughput,0.495092641735121,catapult,DSP,1,catapult_fpga_area
Throughput,0.495092641735121,catapult,BRAM,0,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.6192832415762,catapult,CLB,146,catapult_fpga_area
Throughput,0.6192832415762,catapult,LUT,621,catapult_fpga_area
Throughput,0.6192832415762,catapult,FF,393,catapult_fpga_area
Throughput,0.6192832415762,catapult,DSP,1,catapult_fpga_area
Throughput,0.6192832415762,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611217428987231,catapult,CLB,235,catapult_fpga_area
Throughput,0.611217428987231,catapult,LUT,763,catapult_fpga_area
Throughput,0.611217428987231,catapult,FF,325,catapult_fpga_area
Throughput,0.611217428987231,catapult,DSP,1,catapult_fpga_area
Throughput,0.611217428987231,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853356814158,catapult,CLB,146,catapult_fpga_area
Throughput,0.479853356814158,catapult,LUT,724,catapult_fpga_area
Throughput,0.479853356814158,catapult,FF,522,catapult_fpga_area
Throughput,0.479853356814158,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853356814158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508110200972828,catapult,CLB,223,catapult_fpga_area
Throughput,0.508110200972828,catapult,LUT,1063,catapult_fpga_area
Throughput,0.508110200972828,catapult,FF,524,catapult_fpga_area
Throughput,0.508110200972828,catapult,DSP,1,catapult_fpga_area
Throughput,0.508110200972828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475684891106215,catapult,CLB,271,catapult_fpga_area
Throughput,0.475684891106215,catapult,LUT,1255,catapult_fpga_area
Throughput,0.475684891106215,catapult,FF,384,catapult_fpga_area
Throughput,0.475684891106215,catapult,DSP,1,catapult_fpga_area
Throughput,0.475684891106215,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540829665156129,catapult,CLB,236,catapult_fpga_area
Throughput,0.540829665156129,catapult,LUT,1137,catapult_fpga_area
Throughput,0.540829665156129,catapult,FF,572,catapult_fpga_area
Throughput,0.540829665156129,catapult,DSP,1,catapult_fpga_area
Throughput,0.540829665156129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535876675485411,catapult,CLB,318,catapult_fpga_area
Throughput,0.535876675485411,catapult,LUT,1524,catapult_fpga_area
Throughput,0.535876675485411,catapult,FF,575,catapult_fpga_area
Throughput,0.535876675485411,catapult,DSP,1,catapult_fpga_area
Throughput,0.535876675485411,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556109193152294,catapult,CLB,378,catapult_fpga_area
Throughput,0.556109193152294,catapult,LUT,1701,catapult_fpga_area
Throughput,0.556109193152294,catapult,FF,277,catapult_fpga_area
Throughput,0.556109193152294,catapult,DSP,1,catapult_fpga_area
Throughput,0.556109193152294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507017631031101,catapult,CLB,375,catapult_fpga_area
Throughput,0.507017631031101,catapult,LUT,1779,catapult_fpga_area
Throughput,0.507017631031101,catapult,FF,885,catapult_fpga_area
Throughput,0.507017631031101,catapult,DSP,1,catapult_fpga_area
Throughput,0.507017631031101,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513169468058793,catapult,CLB,524,catapult_fpga_area
Throughput,0.513169468058793,catapult,LUT,2679,catapult_fpga_area
Throughput,0.513169468058793,catapult,FF,885,catapult_fpga_area
Throughput,0.513169468058793,catapult,DSP,1,catapult_fpga_area
Throughput,0.513169468058793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523611474002952,catapult,CLB,546,catapult_fpga_area
Throughput,0.523611474002952,catapult,LUT,2659,catapult_fpga_area
Throughput,0.523611474002952,catapult,FF,289,catapult_fpga_area
Throughput,0.523611474002952,catapult,DSP,1,catapult_fpga_area
Throughput,0.523611474002952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,catapult_fpga_area
Throughput,0.440538337848851,catapult,CLB,178,catapult_fpga_area
Throughput,0.440538337848851,catapult,LUT,971,catapult_fpga_area
Throughput,0.440538337848851,catapult,FF,526,catapult_fpga_area
Throughput,0.440538337848851,catapult,DSP,1,catapult_fpga_area
Throughput,0.440538337848851,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476574004794334,catapult,CLB,297,catapult_fpga_area
Throughput,0.476574004794334,catapult,LUT,1167,catapult_fpga_area
Throughput,0.476574004794334,catapult,FF,382,catapult_fpga_area
Throughput,0.476574004794334,catapult,DSP,1,catapult_fpga_area
Throughput,0.476574004794334,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564224233995074,catapult,CLB,239,catapult_fpga_area
Throughput,0.564224233995074,catapult,LUT,1138,catapult_fpga_area
Throughput,0.564224233995074,catapult,FF,569,catapult_fpga_area
Throughput,0.564224233995074,catapult,DSP,1,catapult_fpga_area
Throughput,0.564224233995074,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536108516941565,catapult,CLB,312,catapult_fpga_area
Throughput,0.536108516941565,catapult,LUT,1510,catapult_fpga_area
Throughput,0.536108516941565,catapult,FF,572,catapult_fpga_area
Throughput,0.536108516941565,catapult,DSP,1,catapult_fpga_area
Throughput,0.536108516941565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560301307631192,catapult,CLB,401,catapult_fpga_area
Throughput,0.560301307631192,catapult,LUT,1838,catapult_fpga_area
Throughput,0.560301307631192,catapult,FF,281,catapult_fpga_area
Throughput,0.560301307631192,catapult,DSP,1,catapult_fpga_area
Throughput,0.560301307631192,catapult,BRAM,0,catapult_fpga_area
Throughput,0.472769873590791,catapult,CLB,415,catapult_fpga_area
Throughput,0.472769873590791,catapult,LUT,1861,catapult_fpga_area
Throughput,0.472769873590791,catapult,FF,886,catapult_fpga_area
Throughput,0.472769873590791,catapult,DSP,1,catapult_fpga_area
Throughput,0.472769873590791,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482325658567454,catapult,CLB,506,catapult_fpga_area
Throughput,0.482325658567454,catapult,LUT,2707,catapult_fpga_area
Throughput,0.482325658567454,catapult,FF,887,catapult_fpga_area
Throughput,0.482325658567454,catapult,DSP,1,catapult_fpga_area
Throughput,0.482325658567454,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,catapult_fpga_area
Throughput,0.460502896793472,catapult,CLB,617,catapult_fpga_area
Throughput,0.460502896793472,catapult,LUT,3023,catapult_fpga_area
Throughput,0.460502896793472,catapult,FF,1504,catapult_fpga_area
Throughput,0.460502896793472,catapult,DSP,1,catapult_fpga_area
Throughput,0.460502896793472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485411915697542,catapult,CLB,779,catapult_fpga_area
Throughput,0.485411915697542,catapult,LUT,4633,catapult_fpga_area
Throughput,0.485411915697542,catapult,FF,1502,catapult_fpga_area
Throughput,0.485411915697542,catapult,DSP,1,catapult_fpga_area
Throughput,0.485411915697542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503195290092085,catapult,CLB,819,catapult_fpga_area
Throughput,0.503195290092085,catapult,LUT,4281,catapult_fpga_area
Throughput,0.503195290092085,catapult,FF,300,catapult_fpga_area
Throughput,0.503195290092085,catapult,DSP,1,catapult_fpga_area
Throughput,0.503195290092085,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553757995573259,catapult,CLB,219,catapult_fpga_area
Throughput,0.553757995573259,catapult,LUT,1035,catapult_fpga_area
Throughput,0.553757995573259,catapult,FF,568,catapult_fpga_area
Throughput,0.553757995573259,catapult,DSP,1,catapult_fpga_area
Throughput,0.553757995573259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511508166483632,catapult,CLB,272,catapult_fpga_area
Throughput,0.511508166483632,catapult,LUT,1367,catapult_fpga_area
Throughput,0.511508166483632,catapult,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,DSP,1,catapult_fpga_area
Throughput,0.511508166483632,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548353841767015,catapult,CLB,314,catapult_fpga_area
Throughput,0.548353841767015,catapult,LUT,1473,catapult_fpga_area
Throughput,0.548353841767015,catapult,FF,275,catapult_fpga_area
Throughput,0.548353841767015,catapult,DSP,1,catapult_fpga_area
Throughput,0.548353841767015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491505072086591,catapult,CLB,376,catapult_fpga_area
Throughput,0.491505072086591,catapult,LUT,1801,catapult_fpga_area
Throughput,0.491505072086591,catapult,FF,882,catapult_fpga_area
Throughput,0.491505072086591,catapult,DSP,1,catapult_fpga_area
Throughput,0.491505072086591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512438942899953,catapult,CLB,516,catapult_fpga_area
Throughput,0.512438942899953,catapult,LUT,2591,catapult_fpga_area
Throughput,0.512438942899953,catapult,FF,887,catapult_fpga_area
Throughput,0.512438942899953,catapult,DSP,1,catapult_fpga_area
Throughput,0.512438942899953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51702912993821,catapult,CLB,559,catapult_fpga_area
Throughput,0.51702912993821,catapult,LUT,2771,catapult_fpga_area
Throughput,0.51702912993821,catapult,FF,287,catapult_fpga_area
Throughput,0.51702912993821,catapult,DSP,1,catapult_fpga_area
Throughput,0.51702912993821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486833585675409,catapult,CLB,687,catapult_fpga_area
Throughput,0.486833585675409,catapult,LUT,3141,catapult_fpga_area
Throughput,0.486833585675409,catapult,FF,1507,catapult_fpga_area
Throughput,0.486833585675409,catapult,DSP,1,catapult_fpga_area
Throughput,0.486833585675409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465860789615404,catapult,CLB,873,catapult_fpga_area
Throughput,0.465860789615404,catapult,LUT,4463,catapult_fpga_area
Throughput,0.465860789615404,catapult,FF,305,catapult_fpga_area
Throughput,0.465860789615404,catapult,DSP,1,catapult_fpga_area
Throughput,0.465860789615404,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501830930148647,catapult,CLB,330,catapult_fpga_area
Throughput,0.501830930148647,catapult,LUT,1607,catapult_fpga_area
Throughput,0.501830930148647,catapult,FF,877,catapult_fpga_area
Throughput,0.501830930148647,catapult,DSP,1,catapult_fpga_area
Throughput,0.501830930148647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495714547734832,catapult,CLB,424,catapult_fpga_area
Throughput,0.495714547734832,catapult,LUT,2174,catapult_fpga_area
Throughput,0.495714547734832,catapult,FF,883,catapult_fpga_area
Throughput,0.495714547734832,catapult,DSP,1,catapult_fpga_area
Throughput,0.495714547734832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505633515816469,catapult,CLB,479,catapult_fpga_area
Throughput,0.505633515816469,catapult,LUT,2235,catapult_fpga_area
Throughput,0.505633515816469,catapult,FF,280,catapult_fpga_area
Throughput,0.505633515816469,catapult,DSP,1,catapult_fpga_area
Throughput,0.505633515816469,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497690467386095,catapult,CLB,645,catapult_fpga_area
Throughput,0.497690467386095,catapult,LUT,3435,catapult_fpga_area
Throughput,0.497690467386095,catapult,FF,1509,catapult_fpga_area
Throughput,0.497690467386095,catapult,DSP,1,catapult_fpga_area
Throughput,0.497690467386095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47436462416328,catapult,CLB,869,catapult_fpga_area
Throughput,0.47436462416328,catapult,LUT,4461,catapult_fpga_area
Throughput,0.47436462416328,catapult,FF,314,catapult_fpga_area
Throughput,0.47436462416328,catapult,DSP,1,catapult_fpga_area
Throughput,0.47436462416328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483029716954246,catapult,CLB,150,catapult_fpga_area
Throughput,0.483029716954246,catapult,LUT,746,catapult_fpga_area
Throughput,0.483029716954246,catapult,FF,336,catapult_fpga_area
Throughput,0.483029716954246,catapult,DSP,1,catapult_fpga_area
Throughput,0.483029716954246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47638556742285,catapult,CLB,182,catapult_fpga_area
Throughput,0.47638556742285,catapult,LUT,836,catapult_fpga_area
Throughput,0.47638556742285,catapult,FF,337,catapult_fpga_area
Throughput,0.47638556742285,catapult,DSP,1,catapult_fpga_area
Throughput,0.47638556742285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467059899965111,catapult,CLB,335,catapult_fpga_area
Throughput,0.467059899965111,catapult,LUT,1310,catapult_fpga_area
Throughput,0.467059899965111,catapult,FF,351,catapult_fpga_area
Throughput,0.467059899965111,catapult,DSP,1,catapult_fpga_area
Throughput,0.467059899965111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542668387287233,catapult,CLB,193,catapult_fpga_area
Throughput,0.542668387287233,catapult,LUT,992,catapult_fpga_area
Throughput,0.542668387287233,catapult,FF,264,catapult_fpga_area
Throughput,0.542668387287233,catapult,DSP,1,catapult_fpga_area
Throughput,0.542668387287233,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530339671953093,catapult,CLB,225,catapult_fpga_area
Throughput,0.530339671953093,catapult,LUT,1120,catapult_fpga_area
Throughput,0.530339671953093,catapult,FF,270,catapult_fpga_area
Throughput,0.530339671953093,catapult,DSP,1,catapult_fpga_area
Throughput,0.530339671953093,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524676038779855,catapult,CLB,250,catapult_fpga_area
Throughput,0.524676038779855,catapult,LUT,1289,catapult_fpga_area
Throughput,0.524676038779855,catapult,FF,265,catapult_fpga_area
Throughput,0.524676038779855,catapult,DSP,1,catapult_fpga_area
Throughput,0.524676038779855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502048105245348,catapult,CLB,341,catapult_fpga_area
Throughput,0.502048105245348,catapult,LUT,1738,catapult_fpga_area
Throughput,0.502048105245348,catapult,FF,266,catapult_fpga_area
Throughput,0.502048105245348,catapult,DSP,1,catapult_fpga_area
Throughput,0.502048105245348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520102210486405,catapult,CLB,478,catapult_fpga_area
Throughput,0.520102210486405,catapult,LUT,2130,catapult_fpga_area
Throughput,0.520102210486405,catapult,FF,275,catapult_fpga_area
Throughput,0.520102210486405,catapult,DSP,1,catapult_fpga_area
Throughput,0.520102210486405,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509751287249438,catapult,CLB,346,catapult_fpga_area
Throughput,0.509751287249438,catapult,LUT,1851,catapult_fpga_area
Throughput,0.509751287249438,catapult,FF,272,catapult_fpga_area
Throughput,0.509751287249438,catapult,DSP,1,catapult_fpga_area
Throughput,0.509751287249438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493642136107997,catapult,CLB,455,catapult_fpga_area
Throughput,0.493642136107997,catapult,LUT,2334,catapult_fpga_area
Throughput,0.493642136107997,catapult,FF,270,catapult_fpga_area
Throughput,0.493642136107997,catapult,DSP,1,catapult_fpga_area
Throughput,0.493642136107997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523607361500617,catapult,CLB,681,catapult_fpga_area
Throughput,0.523607361500617,catapult,LUT,3412,catapult_fpga_area
Throughput,0.523607361500617,catapult,FF,293,catapult_fpga_area
Throughput,0.523607361500617,catapult,DSP,1,catapult_fpga_area
Throughput,0.523607361500617,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536558982855867,catapult,CLB,200,catapult_fpga_area
Throughput,0.536558982855867,catapult,LUT,1042,catapult_fpga_area
Throughput,0.536558982855867,catapult,FF,264,catapult_fpga_area
Throughput,0.536558982855867,catapult,DSP,1,catapult_fpga_area
Throughput,0.536558982855867,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521191652594492,catapult,CLB,238,catapult_fpga_area
Throughput,0.521191652594492,catapult,LUT,1209,catapult_fpga_area
Throughput,0.521191652594492,catapult,FF,270,catapult_fpga_area
Throughput,0.521191652594492,catapult,DSP,1,catapult_fpga_area
Throughput,0.521191652594492,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508298997736036,catapult,CLB,391,catapult_fpga_area
Throughput,0.508298997736036,catapult,LUT,1679,catapult_fpga_area
Throughput,0.508298997736036,catapult,FF,278,catapult_fpga_area
Throughput,0.508298997736036,catapult,DSP,1,catapult_fpga_area
Throughput,0.508298997736036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500200580432754,catapult,CLB,271,catapult_fpga_area
Throughput,0.500200580432754,catapult,LUT,1441,catapult_fpga_area
Throughput,0.500200580432754,catapult,FF,269,catapult_fpga_area
Throughput,0.500200580432754,catapult,DSP,1,catapult_fpga_area
Throughput,0.500200580432754,catapult,BRAM,0,catapult_fpga_area
Throughput,0.447698917105859,catapult,CLB,332,catapult_fpga_area
Throughput,0.447698917105859,catapult,LUT,1717,catapult_fpga_area
Throughput,0.447698917105859,catapult,FF,274,catapult_fpga_area
Throughput,0.447698917105859,catapult,DSP,1,catapult_fpga_area
Throughput,0.447698917105859,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497650591557258,catapult,CLB,488,catapult_fpga_area
Throughput,0.497650591557258,catapult,LUT,2479,catapult_fpga_area
Throughput,0.497650591557258,catapult,FF,286,catapult_fpga_area
Throughput,0.497650591557258,catapult,DSP,1,catapult_fpga_area
Throughput,0.497650591557258,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496076284626745,catapult,CLB,741,catapult_fpga_area
Throughput,0.496076284626745,catapult,LUT,3442,catapult_fpga_area
Throughput,0.496076284626745,catapult,FF,290,catapult_fpga_area
Throughput,0.496076284626745,catapult,DSP,1,catapult_fpga_area
Throughput,0.496076284626745,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488367095778555,catapult,CLB,535,catapult_fpga_area
Throughput,0.488367095778555,catapult,LUT,3088,catapult_fpga_area
Throughput,0.488367095778555,catapult,FF,279,catapult_fpga_area
Throughput,0.488367095778555,catapult,DSP,1,catapult_fpga_area
Throughput,0.488367095778555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476597399589268,catapult,CLB,295,catapult_fpga_area
Throughput,0.476597399589268,catapult,LUT,1547,catapult_fpga_area
Throughput,0.476597399589268,catapult,FF,267,catapult_fpga_area
Throughput,0.476597399589268,catapult,DSP,1,catapult_fpga_area
Throughput,0.476597399589268,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478242821097013,catapult,CLB,375,catapult_fpga_area
Throughput,0.478242821097013,catapult,LUT,1909,catapult_fpga_area
Throughput,0.478242821097013,catapult,FF,277,catapult_fpga_area
Throughput,0.478242821097013,catapult,DSP,1,catapult_fpga_area
Throughput,0.478242821097013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498620566203598,catapult,CLB,519,catapult_fpga_area
Throughput,0.498620566203598,catapult,LUT,2573,catapult_fpga_area
Throughput,0.498620566203598,catapult,FF,287,catapult_fpga_area
Throughput,0.498620566203598,catapult,DSP,1,catapult_fpga_area
Throughput,0.498620566203598,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490042819941607,catapult,CLB,458,catapult_fpga_area
Throughput,0.490042819941607,catapult,LUT,2400,catapult_fpga_area
Throughput,0.490042819941607,catapult,FF,281,catapult_fpga_area
Throughput,0.490042819941607,catapult,DSP,1,catapult_fpga_area
Throughput,0.490042819941607,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47450552965019,catapult,CLB,560,catapult_fpga_area
Throughput,0.47450552965019,catapult,LUT,2942,catapult_fpga_area
Throughput,0.47450552965019,catapult,FF,287,catapult_fpga_area
Throughput,0.47450552965019,catapult,DSP,1,catapult_fpga_area
Throughput,0.47450552965019,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490770568685304,catapult,CLB,790,catapult_fpga_area
Throughput,0.490770568685304,catapult,LUT,4107,catapult_fpga_area
Throughput,0.490770568685304,catapult,FF,296,catapult_fpga_area
Throughput,0.490770568685304,catapult,DSP,1,catapult_fpga_area
Throughput,0.490770568685304,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475274102456739,catapult,CLB,662,catapult_fpga_area
Throughput,0.475274102456739,catapult,LUT,3634,catapult_fpga_area
Throughput,0.475274102456739,catapult,FF,293,catapult_fpga_area
Throughput,0.475274102456739,catapult,DSP,1,catapult_fpga_area
Throughput,0.475274102456739,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494316350600792,catapult,CLB,408,catapult_fpga_area
Throughput,0.494316350600792,catapult,LUT,2281,catapult_fpga_area
Throughput,0.494316350600792,catapult,FF,284,catapult_fpga_area
Throughput,0.494316350600792,catapult,DSP,1,catapult_fpga_area
Throughput,0.494316350600792,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476174830446047,catapult,CLB,515,catapult_fpga_area
Throughput,0.476174830446047,catapult,LUT,2765,catapult_fpga_area
Throughput,0.476174830446047,catapult,FF,288,catapult_fpga_area
Throughput,0.476174830446047,catapult,DSP,1,catapult_fpga_area
Throughput,0.476174830446047,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495114212946643,catapult,CLB,804,catapult_fpga_area
Throughput,0.495114212946643,catapult,LUT,4055,catapult_fpga_area
Throughput,0.495114212946643,catapult,FF,300,catapult_fpga_area
Throughput,0.495114212946643,catapult,DSP,1,catapult_fpga_area
Throughput,0.495114212946643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.458842514695579,catapult,CLB,645,catapult_fpga_area
Throughput,0.458842514695579,catapult,LUT,3617,catapult_fpga_area
Throughput,0.458842514695579,catapult,FF,304,catapult_fpga_area
Throughput,0.458842514695579,catapult,DSP,1,catapult_fpga_area
Throughput,0.458842514695579,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546489298100075,catapult,CLB,131,catapult_fpga_area
Throughput,0.546489298100075,catapult,LUT,659,catapult_fpga_area
Throughput,0.546489298100075,catapult,FF,264,catapult_fpga_area
Throughput,0.546489298100075,catapult,DSP,1,catapult_fpga_area
Throughput,0.546489298100075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535922625635001,catapult,CLB,215,catapult_fpga_area
Throughput,0.535922625635001,catapult,LUT,991,catapult_fpga_area
Throughput,0.535922625635001,catapult,FF,266,catapult_fpga_area
Throughput,0.535922625635001,catapult,DSP,1,catapult_fpga_area
Throughput,0.535922625635001,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545386520881214,catapult,CLB,308,catapult_fpga_area
Throughput,0.545386520881214,catapult,LUT,1431,catapult_fpga_area
Throughput,0.545386520881214,catapult,FF,275,catapult_fpga_area
Throughput,0.545386520881214,catapult,DSP,1,catapult_fpga_area
Throughput,0.545386520881214,catapult,BRAM,0,catapult_fpga_area
Throughput,0.54532614593473,catapult,CLB,129,catapult_fpga_area
Throughput,0.54532614593473,catapult,LUT,643,catapult_fpga_area
Throughput,0.54532614593473,catapult,FF,265,catapult_fpga_area
Throughput,0.54532614593473,catapult,DSP,1,catapult_fpga_area
Throughput,0.54532614593473,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548716716215786,catapult,CLB,221,catapult_fpga_area
Throughput,0.548716716215786,catapult,LUT,994,catapult_fpga_area
Throughput,0.548716716215786,catapult,FF,269,catapult_fpga_area
Throughput,0.548716716215786,catapult,DSP,1,catapult_fpga_area
Throughput,0.548716716215786,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544022579113123,catapult,CLB,350,catapult_fpga_area
Throughput,0.544022579113123,catapult,LUT,1525,catapult_fpga_area
Throughput,0.544022579113123,catapult,FF,277,catapult_fpga_area
Throughput,0.544022579113123,catapult,DSP,1,catapult_fpga_area
Throughput,0.544022579113123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.552823990792164,catapult,CLB,145,catapult_fpga_area
Throughput,0.552823990792164,catapult,LUT,777,catapult_fpga_area
Throughput,0.552823990792164,catapult,FF,266,catapult_fpga_area
Throughput,0.552823990792164,catapult,DSP,1,catapult_fpga_area
Throughput,0.552823990792164,catapult,BRAM,0,catapult_fpga_area
Throughput,0.559041177295996,catapult,CLB,266,catapult_fpga_area
Throughput,0.559041177295996,catapult,LUT,1195,catapult_fpga_area
Throughput,0.559041177295996,catapult,FF,269,catapult_fpga_area
Throughput,0.559041177295996,catapult,DSP,1,catapult_fpga_area
Throughput,0.559041177295996,catapult,BRAM,0,catapult_fpga_area
Throughput,0.579879570610776,catapult,CLB,378,catapult_fpga_area
Throughput,0.579879570610776,catapult,LUT,1787,catapult_fpga_area
Throughput,0.579879570610776,catapult,FF,278,catapult_fpga_area
Throughput,0.579879570610776,catapult,DSP,1,catapult_fpga_area
Throughput,0.579879570610776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523721987420198,catapult,CLB,155,catapult_fpga_area
Throughput,0.523721987420198,catapult,LUT,812,catapult_fpga_area
Throughput,0.523721987420198,catapult,FF,267,catapult_fpga_area
Throughput,0.523721987420198,catapult,DSP,1,catapult_fpga_area
Throughput,0.523721987420198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536254849754798,catapult,CLB,252,catapult_fpga_area
Throughput,0.536254849754798,catapult,LUT,1322,catapult_fpga_area
Throughput,0.536254849754798,catapult,FF,270,catapult_fpga_area
Throughput,0.536254849754798,catapult,DSP,1,catapult_fpga_area
Throughput,0.536254849754798,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540073158310025,catapult,CLB,149,catapult_fpga_area
Throughput,0.540073158310025,catapult,LUT,783,catapult_fpga_area
Throughput,0.540073158310025,catapult,FF,265,catapult_fpga_area
Throughput,0.540073158310025,catapult,DSP,1,catapult_fpga_area
Throughput,0.540073158310025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529491344140252,catapult,CLB,233,catapult_fpga_area
Throughput,0.529491344140252,catapult,LUT,1131,catapult_fpga_area
Throughput,0.529491344140252,catapult,FF,269,catapult_fpga_area
Throughput,0.529491344140252,catapult,DSP,1,catapult_fpga_area
Throughput,0.529491344140252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,414,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,1799,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,276,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,1,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553705257154564,catapult,CLB,202,catapult_fpga_area
Throughput,0.553705257154564,catapult,LUT,935,catapult_fpga_area
Throughput,0.553705257154564,catapult,FF,266,catapult_fpga_area
Throughput,0.553705257154564,catapult,DSP,1,catapult_fpga_area
Throughput,0.553705257154564,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535070385833905,catapult,CLB,275,catapult_fpga_area
Throughput,0.535070385833905,catapult,LUT,1303,catapult_fpga_area
Throughput,0.535070385833905,catapult,FF,270,catapult_fpga_area
Throughput,0.535070385833905,catapult,DSP,1,catapult_fpga_area
Throughput,0.535070385833905,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523729941797892,catapult,CLB,458,catapult_fpga_area
Throughput,0.523729941797892,catapult,LUT,2249,catapult_fpga_area
Throughput,0.523729941797892,catapult,FF,278,catapult_fpga_area
Throughput,0.523729941797892,catapult,DSP,1,catapult_fpga_area
Throughput,0.523729941797892,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547436164837409,catapult,CLB,233,catapult_fpga_area
Throughput,0.547436164837409,catapult,LUT,1257,catapult_fpga_area
Throughput,0.547436164837409,catapult,FF,270,catapult_fpga_area
Throughput,0.547436164837409,catapult,DSP,1,catapult_fpga_area
Throughput,0.547436164837409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507897295040586,catapult,CLB,385,catapult_fpga_area
Throughput,0.507897295040586,catapult,LUT,1809,catapult_fpga_area
Throughput,0.507897295040586,catapult,FF,273,catapult_fpga_area
Throughput,0.507897295040586,catapult,DSP,1,catapult_fpga_area
Throughput,0.507897295040586,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504766255366296,catapult,CLB,262,catapult_fpga_area
Throughput,0.504766255366296,catapult,LUT,1297,catapult_fpga_area
Throughput,0.504766255366296,catapult,FF,266,catapult_fpga_area
Throughput,0.504766255366296,catapult,DSP,1,catapult_fpga_area
Throughput,0.504766255366296,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474624216276763,catapult,CLB,378,catapult_fpga_area
Throughput,0.474624216276763,catapult,LUT,1870,catapult_fpga_area
Throughput,0.474624216276763,catapult,FF,270,catapult_fpga_area
Throughput,0.474624216276763,catapult,DSP,1,catapult_fpga_area
Throughput,0.474624216276763,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534277080368095,catapult,CLB,260,catapult_fpga_area
Throughput,0.534277080368095,catapult,LUT,1405,catapult_fpga_area
Throughput,0.534277080368095,catapult,FF,270,catapult_fpga_area
Throughput,0.534277080368095,catapult,DSP,1,catapult_fpga_area
Throughput,0.534277080368095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518020911468154,catapult,CLB,427,catapult_fpga_area
Throughput,0.518020911468154,catapult,LUT,2251,catapult_fpga_area
Throughput,0.518020911468154,catapult,FF,273,catapult_fpga_area
Throughput,0.518020911468154,catapult,DSP,1,catapult_fpga_area
Throughput,0.518020911468154,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535127079303158,catapult,CLB,457,catapult_fpga_area
Throughput,0.535127079303158,catapult,LUT,2498,catapult_fpga_area
Throughput,0.535127079303158,catapult,FF,272,catapult_fpga_area
Throughput,0.535127079303158,catapult,DSP,1,catapult_fpga_area
Throughput,0.535127079303158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494274326205238,catapult,CLB,115,catapult_fpga_area
Throughput,0.494274326205238,catapult,LUT,578,catapult_fpga_area
Throughput,0.494274326205238,catapult,FF,335,catapult_fpga_area
Throughput,0.494274326205238,catapult,DSP,1,catapult_fpga_area
Throughput,0.494274326205238,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480788647233831,catapult,CLB,151,catapult_fpga_area
Throughput,0.480788647233831,catapult,LUT,660,catapult_fpga_area
Throughput,0.480788647233831,catapult,FF,337,catapult_fpga_area
Throughput,0.480788647233831,catapult,DSP,1,catapult_fpga_area
Throughput,0.480788647233831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523005713837424,catapult,CLB,211,catapult_fpga_area
Throughput,0.523005713837424,catapult,LUT,1008,catapult_fpga_area
Throughput,0.523005713837424,catapult,FF,348,catapult_fpga_area
Throughput,0.523005713837424,catapult,DSP,1,catapult_fpga_area
Throughput,0.523005713837424,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55203998094358,catapult,CLB,124,catapult_fpga_area
Throughput,0.55203998094358,catapult,LUT,583,catapult_fpga_area
Throughput,0.55203998094358,catapult,FF,265,catapult_fpga_area
Throughput,0.55203998094358,catapult,DSP,1,catapult_fpga_area
Throughput,0.55203998094358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.570963317890679,catapult,CLB,168,catapult_fpga_area
Throughput,0.570963317890679,catapult,LUT,854,catapult_fpga_area
Throughput,0.570963317890679,catapult,FF,267,catapult_fpga_area
Throughput,0.570963317890679,catapult,DSP,1,catapult_fpga_area
Throughput,0.570963317890679,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5427982880142,catapult,CLB,306,catapult_fpga_area
Throughput,0.5427982880142,catapult,LUT,1144,catapult_fpga_area
Throughput,0.5427982880142,catapult,FF,278,catapult_fpga_area
Throughput,0.5427982880142,catapult,DSP,1,catapult_fpga_area
Throughput,0.5427982880142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520933450230799,catapult,CLB,164,catapult_fpga_area
Throughput,0.520933450230799,catapult,LUT,859,catapult_fpga_area
Throughput,0.520933450230799,catapult,FF,266,catapult_fpga_area
Throughput,0.520933450230799,catapult,DSP,1,catapult_fpga_area
Throughput,0.520933450230799,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487679984394241,catapult,CLB,207,catapult_fpga_area
Throughput,0.487679984394241,catapult,LUT,1106,catapult_fpga_area
Throughput,0.487679984394241,catapult,FF,270,catapult_fpga_area
Throughput,0.487679984394241,catapult,DSP,1,catapult_fpga_area
Throughput,0.487679984394241,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535918891891226,catapult,CLB,388,catapult_fpga_area
Throughput,0.535918891891226,catapult,LUT,1669,catapult_fpga_area
Throughput,0.535918891891226,catapult,FF,281,catapult_fpga_area
Throughput,0.535918891891226,catapult,DSP,1,catapult_fpga_area
Throughput,0.535918891891226,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501812295103767,catapult,CLB,244,catapult_fpga_area
Throughput,0.501812295103767,catapult,LUT,1249,catapult_fpga_area
Throughput,0.501812295103767,catapult,FF,267,catapult_fpga_area
Throughput,0.501812295103767,catapult,DSP,1,catapult_fpga_area
Throughput,0.501812295103767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489044426751904,catapult,CLB,322,catapult_fpga_area
Throughput,0.489044426751904,catapult,LUT,1664,catapult_fpga_area
Throughput,0.489044426751904,catapult,FF,269,catapult_fpga_area
Throughput,0.489044426751904,catapult,DSP,1,catapult_fpga_area
Throughput,0.489044426751904,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49543260679793,catapult,CLB,578,catapult_fpga_area
Throughput,0.49543260679793,catapult,LUT,2531,catapult_fpga_area
Throughput,0.49543260679793,catapult,FF,286,catapult_fpga_area
Throughput,0.49543260679793,catapult,DSP,1,catapult_fpga_area
Throughput,0.49543260679793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549748682389845,catapult,CLB,133,catapult_fpga_area
Throughput,0.549748682389845,catapult,LUT,661,catapult_fpga_area
Throughput,0.549748682389845,catapult,FF,265,catapult_fpga_area
Throughput,0.549748682389845,catapult,DSP,1,catapult_fpga_area
Throughput,0.549748682389845,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529593134778275,catapult,CLB,179,catapult_fpga_area
Throughput,0.529593134778275,catapult,LUT,829,catapult_fpga_area
Throughput,0.529593134778275,catapult,FF,267,catapult_fpga_area
Throughput,0.529593134778275,catapult,DSP,1,catapult_fpga_area
Throughput,0.529593134778275,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551748490967877,catapult,CLB,239,catapult_fpga_area
Throughput,0.551748490967877,catapult,LUT,1181,catapult_fpga_area
Throughput,0.551748490967877,catapult,FF,276,catapult_fpga_area
Throughput,0.551748490967877,catapult,DSP,1,catapult_fpga_area
Throughput,0.551748490967877,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515836702606729,catapult,CLB,225,catapult_fpga_area
Throughput,0.515836702606729,catapult,LUT,1174,catapult_fpga_area
Throughput,0.515836702606729,catapult,FF,269,catapult_fpga_area
Throughput,0.515836702606729,catapult,DSP,1,catapult_fpga_area
Throughput,0.515836702606729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53825195143245,catapult,CLB,200,catapult_fpga_area
Throughput,0.53825195143245,catapult,LUT,965,catapult_fpga_area
Throughput,0.53825195143245,catapult,FF,266,catapult_fpga_area
Throughput,0.53825195143245,catapult,DSP,1,catapult_fpga_area
Throughput,0.53825195143245,catapult,BRAM,0,catapult_fpga_area
Throughput,0.466425959776358,catapult,CLB,265,catapult_fpga_area
Throughput,0.466425959776358,catapult,LUT,1272,catapult_fpga_area
Throughput,0.466425959776358,catapult,FF,270,catapult_fpga_area
Throughput,0.466425959776358,catapult,DSP,1,catapult_fpga_area
Throughput,0.466425959776358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480692735915583,catapult,CLB,300,catapult_fpga_area
Throughput,0.480692735915583,catapult,LUT,1501,catapult_fpga_area
Throughput,0.480692735915583,catapult,FF,267,catapult_fpga_area
Throughput,0.480692735915583,catapult,DSP,1,catapult_fpga_area
Throughput,0.480692735915583,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496307472405305,catapult,CLB,348,catapult_fpga_area
Throughput,0.496307472405305,catapult,LUT,1757,catapult_fpga_area
Throughput,0.496307472405305,catapult,FF,271,catapult_fpga_area
Throughput,0.496307472405305,catapult,DSP,1,catapult_fpga_area
Throughput,0.496307472405305,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486306342844999,catapult,CLB,587,catapult_fpga_area
Throughput,0.486306342844999,catapult,LUT,2828,catapult_fpga_area
Throughput,0.486306342844999,catapult,FF,280,catapult_fpga_area
Throughput,0.486306342844999,catapult,DSP,1,catapult_fpga_area
Throughput,0.486306342844999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454398601179346,catapult,CLB,293,catapult_fpga_area
Throughput,0.454398601179346,catapult,LUT,1570,catapult_fpga_area
Throughput,0.454398601179346,catapult,FF,267,catapult_fpga_area
Throughput,0.454398601179346,catapult,DSP,1,catapult_fpga_area
Throughput,0.454398601179346,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467710221713354,catapult,CLB,560,catapult_fpga_area
Throughput,0.467710221713354,catapult,LUT,3114,catapult_fpga_area
Throughput,0.467710221713354,catapult,FF,273,catapult_fpga_area
Throughput,0.467710221713354,catapult,DSP,1,catapult_fpga_area
Throughput,0.467710221713354,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496122554177823,catapult,CLB,523,catapult_fpga_area
Throughput,0.496122554177823,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496122554177823,catapult,FF,284,catapult_fpga_area
Throughput,0.496122554177823,catapult,DSP,1,catapult_fpga_area
Throughput,0.496122554177823,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499950504900015,catapult,CLB,167,catapult_fpga_area
Throughput,0.499950504900015,catapult,LUT,747,catapult_fpga_area
Throughput,0.499950504900015,catapult,FF,503,catapult_fpga_area
Throughput,0.499950504900015,catapult,DSP,1,catapult_fpga_area
Throughput,0.499950504900015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487008559662445,catapult,CLB,175,catapult_fpga_area
Throughput,0.487008559662445,catapult,LUT,938,catapult_fpga_area
Throughput,0.487008559662445,catapult,FF,505,catapult_fpga_area
Throughput,0.487008559662445,catapult,DSP,1,catapult_fpga_area
Throughput,0.487008559662445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49884094306878,catapult,CLB,252,catapult_fpga_area
Throughput,0.49884094306878,catapult,LUT,1089,catapult_fpga_area
Throughput,0.49884094306878,catapult,FF,361,catapult_fpga_area
Throughput,0.49884094306878,catapult,DSP,1,catapult_fpga_area
Throughput,0.49884094306878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494692444760168,catapult,CLB,216,catapult_fpga_area
Throughput,0.494692444760168,catapult,LUT,1008,catapult_fpga_area
Throughput,0.494692444760168,catapult,FF,568,catapult_fpga_area
Throughput,0.494692444760168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494692444760168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.537052024766691,catapult,CLB,279,catapult_fpga_area
Throughput,0.537052024766691,catapult,LUT,1410,catapult_fpga_area
Throughput,0.537052024766691,catapult,FF,572,catapult_fpga_area
Throughput,0.537052024766691,catapult,DSP,1,catapult_fpga_area
Throughput,0.537052024766691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545488564104998,catapult,CLB,341,catapult_fpga_area
Throughput,0.545488564104998,catapult,LUT,1596,catapult_fpga_area
Throughput,0.545488564104998,catapult,FF,274,catapult_fpga_area
Throughput,0.545488564104998,catapult,DSP,1,catapult_fpga_area
Throughput,0.545488564104998,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508085417288013,catapult,CLB,398,catapult_fpga_area
Throughput,0.508085417288013,catapult,LUT,1637,catapult_fpga_area
Throughput,0.508085417288013,catapult,FF,880,catapult_fpga_area
Throughput,0.508085417288013,catapult,DSP,1,catapult_fpga_area
Throughput,0.508085417288013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498887480917554,catapult,CLB,437,catapult_fpga_area
Throughput,0.498887480917554,catapult,LUT,2291,catapult_fpga_area
Throughput,0.498887480917554,catapult,FF,882,catapult_fpga_area
Throughput,0.498887480917554,catapult,DSP,1,catapult_fpga_area
Throughput,0.498887480917554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507542075238037,catapult,CLB,505,catapult_fpga_area
Throughput,0.507542075238037,catapult,LUT,2413,catapult_fpga_area
Throughput,0.507542075238037,catapult,FF,289,catapult_fpga_area
Throughput,0.507542075238037,catapult,DSP,1,catapult_fpga_area
Throughput,0.507542075238037,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485081088580172,catapult,CLB,678,catapult_fpga_area
Throughput,0.485081088580172,catapult,LUT,2861,catapult_fpga_area
Throughput,0.485081088580172,catapult,FF,1504,catapult_fpga_area
Throughput,0.485081088580172,catapult,DSP,1,catapult_fpga_area
Throughput,0.485081088580172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506056484000518,catapult,CLB,750,catapult_fpga_area
Throughput,0.506056484000518,catapult,LUT,3975,catapult_fpga_area
Throughput,0.506056484000518,catapult,FF,1501,catapult_fpga_area
Throughput,0.506056484000518,catapult,DSP,1,catapult_fpga_area
Throughput,0.506056484000518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522075710375367,catapult,CLB,865,catapult_fpga_area
Throughput,0.522075710375367,catapult,LUT,4137,catapult_fpga_area
Throughput,0.522075710375367,catapult,FF,308,catapult_fpga_area
Throughput,0.522075710375367,catapult,DSP,1,catapult_fpga_area
Throughput,0.522075710375367,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519724857660355,catapult,CLB,279,catapult_fpga_area
Throughput,0.519724857660355,catapult,LUT,1422,catapult_fpga_area
Throughput,0.519724857660355,catapult,FF,572,catapult_fpga_area
Throughput,0.519724857660355,catapult,DSP,1,catapult_fpga_area
Throughput,0.519724857660355,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512244172454172,catapult,CLB,321,catapult_fpga_area
Throughput,0.512244172454172,catapult,LUT,1509,catapult_fpga_area
Throughput,0.512244172454172,catapult,FF,275,catapult_fpga_area
Throughput,0.512244172454172,catapult,DSP,1,catapult_fpga_area
Throughput,0.512244172454172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525166228240394,catapult,CLB,369,catapult_fpga_area
Throughput,0.525166228240394,catapult,LUT,1702,catapult_fpga_area
Throughput,0.525166228240394,catapult,FF,879,catapult_fpga_area
Throughput,0.525166228240394,catapult,DSP,1,catapult_fpga_area
Throughput,0.525166228240394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503617230759933,catapult,CLB,453,catapult_fpga_area
Throughput,0.503617230759933,catapult,LUT,2348,catapult_fpga_area
Throughput,0.503617230759933,catapult,FF,879,catapult_fpga_area
Throughput,0.503617230759933,catapult,DSP,1,catapult_fpga_area
Throughput,0.503617230759933,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487076876317543,catapult,CLB,519,catapult_fpga_area
Throughput,0.487076876317543,catapult,LUT,2397,catapult_fpga_area
Throughput,0.487076876317543,catapult,FF,286,catapult_fpga_area
Throughput,0.487076876317543,catapult,DSP,1,catapult_fpga_area
Throughput,0.487076876317543,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480480942203908,catapult,CLB,659,catapult_fpga_area
Throughput,0.480480942203908,catapult,LUT,2967,catapult_fpga_area
Throughput,0.480480942203908,catapult,FF,1502,catapult_fpga_area
Throughput,0.480480942203908,catapult,DSP,1,catapult_fpga_area
Throughput,0.480480942203908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504962264169999,catapult,CLB,808,catapult_fpga_area
Throughput,0.504962264169999,catapult,LUT,4323,catapult_fpga_area
Throughput,0.504962264169999,catapult,FF,1503,catapult_fpga_area
Throughput,0.504962264169999,catapult,DSP,1,catapult_fpga_area
Throughput,0.504962264169999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516252932961975,catapult,CLB,840,catapult_fpga_area
Throughput,0.516252932961975,catapult,LUT,4380,catapult_fpga_area
Throughput,0.516252932961975,catapult,FF,307,catapult_fpga_area
Throughput,0.516252932961975,catapult,DSP,1,catapult_fpga_area
Throughput,0.516252932961975,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535294652941712,catapult,CLB,373,catapult_fpga_area
Throughput,0.535294652941712,catapult,LUT,1603,catapult_fpga_area
Throughput,0.535294652941712,catapult,FF,877,catapult_fpga_area
Throughput,0.535294652941712,catapult,DSP,1,catapult_fpga_area
Throughput,0.535294652941712,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488624814322571,catapult,CLB,448,catapult_fpga_area
Throughput,0.488624814322571,catapult,LUT,2422,catapult_fpga_area
Throughput,0.488624814322571,catapult,FF,883,catapult_fpga_area
Throughput,0.488624814322571,catapult,DSP,1,catapult_fpga_area
Throughput,0.488624814322571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501183042571991,catapult,CLB,496,catapult_fpga_area
Throughput,0.501183042571991,catapult,LUT,2260,catapult_fpga_area
Throughput,0.501183042571991,catapult,FF,285,catapult_fpga_area
Throughput,0.501183042571991,catapult,DSP,1,catapult_fpga_area
Throughput,0.501183042571991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502196103560872,catapult,CLB,656,catapult_fpga_area
Throughput,0.502196103560872,catapult,LUT,2888,catapult_fpga_area
Throughput,0.502196103560872,catapult,FF,1499,catapult_fpga_area
Throughput,0.502196103560872,catapult,DSP,1,catapult_fpga_area
Throughput,0.502196103560872,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853817333088,catapult,CLB,739,catapult_fpga_area
Throughput,0.479853817333088,catapult,LUT,4151,catapult_fpga_area
Throughput,0.479853817333088,catapult,FF,1501,catapult_fpga_area
Throughput,0.479853817333088,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853817333088,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485581860604015,catapult,CLB,817,catapult_fpga_area
Throughput,0.485581860604015,catapult,LUT,4111,catapult_fpga_area
Throughput,0.485581860604015,catapult,FF,297,catapult_fpga_area
Throughput,0.485581860604015,catapult,DSP,1,catapult_fpga_area
Throughput,0.485581860604015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518967213727306,catapult,CLB,560,catapult_fpga_area
Throughput,0.518967213727306,catapult,LUT,2519,catapult_fpga_area
Throughput,0.518967213727306,catapult,FF,1496,catapult_fpga_area
Throughput,0.518967213727306,catapult,DSP,1,catapult_fpga_area
Throughput,0.518967213727306,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487342496996752,catapult,CLB,820,catapult_fpga_area
Throughput,0.487342496996752,catapult,LUT,4640,catapult_fpga_area
Throughput,0.487342496996752,catapult,FF,1500,catapult_fpga_area
Throughput,0.487342496996752,catapult,DSP,1,catapult_fpga_area
Throughput,0.487342496996752,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471470606400779,catapult,CLB,751,catapult_fpga_area
Throughput,0.471470606400779,catapult,LUT,3638,catapult_fpga_area
Throughput,0.471470606400779,catapult,FF,297,catapult_fpga_area
Throughput,0.471470606400779,catapult,DSP,1,catapult_fpga_area
Throughput,0.471470606400779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544518468705162,catapult,CLB,168,catapult_fpga_area
Throughput,0.544518468705162,catapult,LUT,841,catapult_fpga_area
Throughput,0.544518468705162,catapult,FF,264,catapult_fpga_area
Throughput,0.544518468705162,catapult,DSP,1,catapult_fpga_area
Throughput,0.544518468705162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503118074265259,catapult,CLB,243,catapult_fpga_area
Throughput,0.503118074265259,catapult,LUT,1014,catapult_fpga_area
Throughput,0.503118074265259,catapult,FF,266,catapult_fpga_area
Throughput,0.503118074265259,catapult,DSP,1,catapult_fpga_area
Throughput,0.503118074265259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556513686619352,catapult,CLB,349,catapult_fpga_area
Throughput,0.556513686619352,catapult,LUT,1534,catapult_fpga_area
Throughput,0.556513686619352,catapult,FF,273,catapult_fpga_area
Throughput,0.556513686619352,catapult,DSP,1,catapult_fpga_area
Throughput,0.556513686619352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520317622689595,catapult,CLB,208,catapult_fpga_area
Throughput,0.520317622689595,catapult,LUT,1127,catapult_fpga_area
Throughput,0.520317622689595,catapult,FF,268,catapult_fpga_area
Throughput,0.520317622689595,catapult,DSP,1,catapult_fpga_area
Throughput,0.520317622689595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519248273888926,catapult,CLB,260,catapult_fpga_area
Throughput,0.519248273888926,catapult,LUT,1316,catapult_fpga_area
Throughput,0.519248273888926,catapult,FF,276,catapult_fpga_area
Throughput,0.519248273888926,catapult,DSP,1,catapult_fpga_area
Throughput,0.519248273888926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50514183877691,catapult,CLB,451,catapult_fpga_area
Throughput,0.50514183877691,catapult,LUT,2033,catapult_fpga_area
Throughput,0.50514183877691,catapult,FF,282,catapult_fpga_area
Throughput,0.50514183877691,catapult,DSP,1,catapult_fpga_area
Throughput,0.50514183877691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48509567784602,catapult,CLB,377,catapult_fpga_area
Throughput,0.48509567784602,catapult,LUT,1963,catapult_fpga_area
Throughput,0.48509567784602,catapult,FF,284,catapult_fpga_area
Throughput,0.48509567784602,catapult,DSP,1,catapult_fpga_area
Throughput,0.48509567784602,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467311119855021,catapult,CLB,409,catapult_fpga_area
Throughput,0.467311119855021,catapult,LUT,1935,catapult_fpga_area
Throughput,0.467311119855021,catapult,FF,285,catapult_fpga_area
Throughput,0.467311119855021,catapult,DSP,1,catapult_fpga_area
Throughput,0.467311119855021,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528809823594331,catapult,CLB,598,catapult_fpga_area
Throughput,0.528809823594331,catapult,LUT,3125,catapult_fpga_area
Throughput,0.528809823594331,catapult,FF,298,catapult_fpga_area
Throughput,0.528809823594331,catapult,DSP,1,catapult_fpga_area
Throughput,0.528809823594331,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494437577255871,catapult,CLB,485,catapult_fpga_area
Throughput,0.494437577255871,catapult,LUT,2583,catapult_fpga_area
Throughput,0.494437577255871,catapult,FF,285,catapult_fpga_area
Throughput,0.494437577255871,catapult,DSP,1,catapult_fpga_area
Throughput,0.494437577255871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488700033475952,catapult,CLB,661,catapult_fpga_area
Throughput,0.488700033475952,catapult,LUT,3110,catapult_fpga_area
Throughput,0.488700033475952,catapult,FF,289,catapult_fpga_area
Throughput,0.488700033475952,catapult,DSP,1,catapult_fpga_area
Throughput,0.488700033475952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515684279519444,catapult,CLB,281,catapult_fpga_area
Throughput,0.515684279519444,catapult,LUT,1410,catapult_fpga_area
Throughput,0.515684279519444,catapult,FF,272,catapult_fpga_area
Throughput,0.515684279519444,catapult,DSP,1,catapult_fpga_area
Throughput,0.515684279519444,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506321422965727,catapult,CLB,279,catapult_fpga_area
Throughput,0.506321422965727,catapult,LUT,1460,catapult_fpga_area
Throughput,0.506321422965727,catapult,FF,275,catapult_fpga_area
Throughput,0.506321422965727,catapult,DSP,1,catapult_fpga_area
Throughput,0.506321422965727,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498042196127025,catapult,CLB,420,catapult_fpga_area
Throughput,0.498042196127025,catapult,LUT,2022,catapult_fpga_area
Throughput,0.498042196127025,catapult,FF,282,catapult_fpga_area
Throughput,0.498042196127025,catapult,DSP,1,catapult_fpga_area
Throughput,0.498042196127025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487262946576491,catapult,CLB,354,catapult_fpga_area
Throughput,0.487262946576491,catapult,LUT,1916,catapult_fpga_area
Throughput,0.487262946576491,catapult,FF,282,catapult_fpga_area
Throughput,0.487262946576491,catapult,DSP,1,catapult_fpga_area
Throughput,0.487262946576491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492458490673821,catapult,CLB,671,catapult_fpga_area
Throughput,0.492458490673821,catapult,LUT,3122,catapult_fpga_area
Throughput,0.492458490673821,catapult,FF,293,catapult_fpga_area
Throughput,0.492458490673821,catapult,DSP,1,catapult_fpga_area
Throughput,0.492458490673821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.4983209077015,catapult,CLB,553,catapult_fpga_area
Throughput,0.4983209077015,catapult,LUT,2857,catapult_fpga_area
Throughput,0.4983209077015,catapult,FF,300,catapult_fpga_area
Throughput,0.4983209077015,catapult,DSP,1,catapult_fpga_area
Throughput,0.4983209077015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479197325312209,catapult,CLB,660,catapult_fpga_area
Throughput,0.479197325312209,catapult,LUT,3706,catapult_fpga_area
Throughput,0.479197325312209,catapult,FF,301,catapult_fpga_area
Throughput,0.479197325312209,catapult,DSP,1,catapult_fpga_area
Throughput,0.479197325312209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454264842763039,catapult,CLB,356,catapult_fpga_area
Throughput,0.454264842763039,catapult,LUT,1917,catapult_fpga_area
Throughput,0.454264842763039,catapult,FF,283,catapult_fpga_area
Throughput,0.454264842763039,catapult,DSP,1,catapult_fpga_area
Throughput,0.454264842763039,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503413394521553,catapult,CLB,467,catapult_fpga_area
Throughput,0.503413394521553,catapult,LUT,2291,catapult_fpga_area
Throughput,0.503413394521553,catapult,FF,283,catapult_fpga_area
Throughput,0.503413394521553,catapult,DSP,1,catapult_fpga_area
Throughput,0.503413394521553,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495171336710072,catapult,CLB,691,catapult_fpga_area
Throughput,0.495171336710072,catapult,LUT,3365,catapult_fpga_area
Throughput,0.495171336710072,catapult,FF,298,catapult_fpga_area
Throughput,0.495171336710072,catapult,DSP,1,catapult_fpga_area
Throughput,0.495171336710072,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519502918827149,catapult,CLB,147,catapult_fpga_area
Throughput,0.519502918827149,catapult,LUT,736,catapult_fpga_area
Throughput,0.519502918827149,catapult,FF,263,catapult_fpga_area
Throughput,0.519502918827149,catapult,DSP,1,catapult_fpga_area
Throughput,0.519502918827149,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563364729649717,catapult,CLB,218,catapult_fpga_area
Throughput,0.563364729649717,catapult,LUT,1125,catapult_fpga_area
Throughput,0.563364729649717,catapult,FF,265,catapult_fpga_area
Throughput,0.563364729649717,catapult,DSP,1,catapult_fpga_area
Throughput,0.563364729649717,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509344173535597,catapult,CLB,384,catapult_fpga_area
Throughput,0.509344173535597,catapult,LUT,1665,catapult_fpga_area
Throughput,0.509344173535597,catapult,FF,272,catapult_fpga_area
Throughput,0.509344173535597,catapult,DSP,1,catapult_fpga_area
Throughput,0.509344173535597,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535732845030703,catapult,CLB,257,catapult_fpga_area
Throughput,0.535732845030703,catapult,LUT,1455,catapult_fpga_area
Throughput,0.535732845030703,catapult,FF,268,catapult_fpga_area
Throughput,0.535732845030703,catapult,DSP,1,catapult_fpga_area
Throughput,0.535732845030703,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481007884681246,catapult,CLB,294,catapult_fpga_area
Throughput,0.481007884681246,catapult,LUT,1623,catapult_fpga_area
Throughput,0.481007884681246,catapult,FF,265,catapult_fpga_area
Throughput,0.481007884681246,catapult,DSP,1,catapult_fpga_area
Throughput,0.481007884681246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493193194131198,catapult,CLB,277,catapult_fpga_area
Throughput,0.493193194131198,catapult,LUT,1316,catapult_fpga_area
Throughput,0.493193194131198,catapult,FF,264,catapult_fpga_area
Throughput,0.493193194131198,catapult,DSP,1,catapult_fpga_area
Throughput,0.493193194131198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488899297011701,catapult,CLB,386,catapult_fpga_area
Throughput,0.488899297011701,catapult,LUT,1914,catapult_fpga_area
Throughput,0.488899297011701,catapult,FF,269,catapult_fpga_area
Throughput,0.488899297011701,catapult,DSP,1,catapult_fpga_area
Throughput,0.488899297011701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478987994165926,catapult,CLB,545,catapult_fpga_area
Throughput,0.478987994165926,catapult,LUT,2710,catapult_fpga_area
Throughput,0.478987994165926,catapult,FF,283,catapult_fpga_area
Throughput,0.478987994165926,catapult,DSP,1,catapult_fpga_area
Throughput,0.478987994165926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.457177132365581,catapult,CLB,348,catapult_fpga_area
Throughput,0.457177132365581,catapult,LUT,1859,catapult_fpga_area
Throughput,0.457177132365581,catapult,FF,265,catapult_fpga_area
Throughput,0.457177132365581,catapult,DSP,1,catapult_fpga_area
Throughput,0.457177132365581,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492070771586653,catapult,CLB,364,catapult_fpga_area
Throughput,0.492070771586653,catapult,LUT,1961,catapult_fpga_area
Throughput,0.492070771586653,catapult,FF,265,catapult_fpga_area
Throughput,0.492070771586653,catapult,DSP,1,catapult_fpga_area
Throughput,0.492070771586653,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487906505403809,catapult,CLB,552,catapult_fpga_area
Throughput,0.487906505403809,catapult,LUT,2761,catapult_fpga_area
Throughput,0.487906505403809,catapult,FF,274,catapult_fpga_area
Throughput,0.487906505403809,catapult,DSP,1,catapult_fpga_area
Throughput,0.487906505403809,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606291364228324,catapult,CLB,91,catapult_fpga_area
Throughput,0.606291364228324,catapult,LUT,382,catapult_fpga_area
Throughput,0.606291364228324,catapult,FF,255,catapult_fpga_area
Throughput,0.606291364228324,catapult,DSP,1,catapult_fpga_area
Throughput,0.606291364228324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.616614048934491,catapult,CLB,112,catapult_fpga_area
Throughput,0.616614048934491,catapult,LUT,414,catapult_fpga_area
Throughput,0.616614048934491,catapult,FF,257,catapult_fpga_area
Throughput,0.616614048934491,catapult,DSP,1,catapult_fpga_area
Throughput,0.616614048934491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606725430046985,catapult,CLB,189,catapult_fpga_area
Throughput,0.606725430046985,catapult,LUT,575,catapult_fpga_area
Throughput,0.606725430046985,catapult,FF,264,catapult_fpga_area
Throughput,0.606725430046985,catapult,DSP,1,catapult_fpga_area
Throughput,0.606725430046985,catapult,BRAM,0,catapult_fpga_area
Throughput,0.648204085759993,catapult,CLB,76,catapult_fpga_area
Throughput,0.648204085759993,catapult,LUT,357,catapult_fpga_area
Throughput,0.648204085759993,catapult,FF,292,catapult_fpga_area
Throughput,0.648204085759993,catapult,DSP,1,catapult_fpga_area
Throughput,0.648204085759993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.614731675770843,catapult,CLB,119,catapult_fpga_area
Throughput,0.614731675770843,catapult,LUT,442,catapult_fpga_area
Throughput,0.614731675770843,catapult,FF,294,catapult_fpga_area
Throughput,0.614731675770843,catapult,DSP,1,catapult_fpga_area
Throughput,0.614731675770843,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64387105580688,catapult,CLB,132,catapult_fpga_area
Throughput,0.64387105580688,catapult,LUT,567,catapult_fpga_area
Throughput,0.64387105580688,catapult,FF,303,catapult_fpga_area
Throughput,0.64387105580688,catapult,DSP,1,catapult_fpga_area
Throughput,0.64387105580688,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490652096262016,catapult,CLB,129,catapult_fpga_area
Throughput,0.490652096262016,catapult,LUT,570,catapult_fpga_area
Throughput,0.490652096262016,catapult,FF,333,catapult_fpga_area
Throughput,0.490652096262016,catapult,DSP,1,catapult_fpga_area
Throughput,0.490652096262016,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511064025078934,catapult,CLB,166,catapult_fpga_area
Throughput,0.511064025078934,catapult,LUT,840,catapult_fpga_area
Throughput,0.511064025078934,catapult,FF,340,catapult_fpga_area
Throughput,0.511064025078934,catapult,DSP,1,catapult_fpga_area
Throughput,0.511064025078934,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546185739199587,catapult,CLB,115,catapult_fpga_area
Throughput,0.546185739199587,catapult,LUT,548,catapult_fpga_area
Throughput,0.546185739199587,catapult,FF,263,catapult_fpga_area
Throughput,0.546185739199587,catapult,DSP,1,catapult_fpga_area
Throughput,0.546185739199587,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533803649935837,catapult,CLB,161,catapult_fpga_area
Throughput,0.533803649935837,catapult,LUT,638,catapult_fpga_area
Throughput,0.533803649935837,catapult,FF,265,catapult_fpga_area
Throughput,0.533803649935837,catapult,DSP,1,catapult_fpga_area
Throughput,0.533803649935837,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518268712998853,catapult,CLB,234,catapult_fpga_area
Throughput,0.518268712998853,catapult,LUT,959,catapult_fpga_area
Throughput,0.518268712998853,catapult,FF,272,catapult_fpga_area
Throughput,0.518268712998853,catapult,DSP,1,catapult_fpga_area
Throughput,0.518268712998853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64339092754453,catapult,CLB,77,catapult_fpga_area
Throughput,0.64339092754453,catapult,LUT,359,catapult_fpga_area
Throughput,0.64339092754453,catapult,FF,293,catapult_fpga_area
Throughput,0.64339092754453,catapult,DSP,1,catapult_fpga_area
Throughput,0.64339092754453,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611012771999973,catapult,CLB,102,catapult_fpga_area
Throughput,0.611012771999973,catapult,LUT,452,catapult_fpga_area
Throughput,0.611012771999973,catapult,FF,295,catapult_fpga_area
Throughput,0.611012771999973,catapult,DSP,1,catapult_fpga_area
Throughput,0.611012771999973,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560647480562352,catapult,CLB,141,catapult_fpga_area
Throughput,0.560647480562352,catapult,LUT,595,catapult_fpga_area
Throughput,0.560647480562352,catapult,FF,304,catapult_fpga_area
Throughput,0.560647480562352,catapult,DSP,1,catapult_fpga_area
Throughput,0.560647480562352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473674138718314,catapult,CLB,118,catapult_fpga_area
Throughput,0.473674138718314,catapult,LUT,543,catapult_fpga_area
Throughput,0.473674138718314,catapult,FF,332,catapult_fpga_area
Throughput,0.473674138718314,catapult,DSP,1,catapult_fpga_area
Throughput,0.473674138718314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538838103397644,catapult,CLB,138,catapult_fpga_area
Throughput,0.538838103397644,catapult,LUT,654,catapult_fpga_area
Throughput,0.538838103397644,catapult,FF,334,catapult_fpga_area
Throughput,0.538838103397644,catapult,DSP,1,catapult_fpga_area
Throughput,0.538838103397644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468127974953281,catapult,CLB,216,catapult_fpga_area
Throughput,0.468127974953281,catapult,LUT,827,catapult_fpga_area
Throughput,0.468127974953281,catapult,FF,341,catapult_fpga_area
Throughput,0.468127974953281,catapult,DSP,1,catapult_fpga_area
Throughput,0.468127974953281,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556566651639367,catapult,CLB,135,catapult_fpga_area
Throughput,0.556566651639367,catapult,LUT,638,catapult_fpga_area
Throughput,0.556566651639367,catapult,FF,263,catapult_fpga_area
Throughput,0.556566651639367,catapult,DSP,1,catapult_fpga_area
Throughput,0.556566651639367,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487604127861505,catapult,CLB,176,catapult_fpga_area
Throughput,0.487604127861505,catapult,LUT,803,catapult_fpga_area
Throughput,0.487604127861505,catapult,FF,265,catapult_fpga_area
Throughput,0.487604127861505,catapult,DSP,1,catapult_fpga_area
Throughput,0.487604127861505,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547649024883529,catapult,CLB,230,catapult_fpga_area
Throughput,0.547649024883529,catapult,LUT,1090,catapult_fpga_area
Throughput,0.547649024883529,catapult,FF,272,catapult_fpga_area
Throughput,0.547649024883529,catapult,DSP,1,catapult_fpga_area
Throughput,0.547649024883529,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505715597685036,catapult,CLB,207,catapult_fpga_area
Throughput,0.505715597685036,catapult,LUT,957,catapult_fpga_area
Throughput,0.505715597685036,catapult,FF,266,catapult_fpga_area
Throughput,0.505715597685036,catapult,DSP,1,catapult_fpga_area
Throughput,0.505715597685036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484112164915714,catapult,CLB,342,catapult_fpga_area
Throughput,0.484112164915714,catapult,LUT,1392,catapult_fpga_area
Throughput,0.484112164915714,catapult,FF,273,catapult_fpga_area
Throughput,0.484112164915714,catapult,DSP,1,catapult_fpga_area
Throughput,0.484112164915714,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489473864543003,catapult,CLB,106,catapult_fpga_area
Throughput,0.489473864543003,catapult,LUT,562,catapult_fpga_area
Throughput,0.489473864543003,catapult,FF,334,catapult_fpga_area
Throughput,0.489473864543003,catapult,DSP,1,catapult_fpga_area
Throughput,0.489473864543003,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507166259243105,catapult,CLB,142,catapult_fpga_area
Throughput,0.507166259243105,catapult,LUT,694,catapult_fpga_area
Throughput,0.507166259243105,catapult,FF,336,catapult_fpga_area
Throughput,0.507166259243105,catapult,DSP,1,catapult_fpga_area
Throughput,0.507166259243105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532734965420173,catapult,CLB,181,catapult_fpga_area
Throughput,0.532734965420173,catapult,LUT,874,catapult_fpga_area
Throughput,0.532734965420173,catapult,FF,343,catapult_fpga_area
Throughput,0.532734965420173,catapult,DSP,1,catapult_fpga_area
Throughput,0.532734965420173,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56710335515358,catapult,CLB,140,catapult_fpga_area
Throughput,0.56710335515358,catapult,LUT,699,catapult_fpga_area
Throughput,0.56710335515358,catapult,FF,263,catapult_fpga_area
Throughput,0.56710335515358,catapult,DSP,1,catapult_fpga_area
Throughput,0.56710335515358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515065936165818,catapult,CLB,186,catapult_fpga_area
Throughput,0.515065936165818,catapult,LUT,833,catapult_fpga_area
Throughput,0.515065936165818,catapult,FF,265,catapult_fpga_area
Throughput,0.515065936165818,catapult,DSP,1,catapult_fpga_area
Throughput,0.515065936165818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551028853523857,catapult,CLB,299,catapult_fpga_area
Throughput,0.551028853523857,catapult,LUT,1155,catapult_fpga_area
Throughput,0.551028853523857,catapult,FF,272,catapult_fpga_area
Throughput,0.551028853523857,catapult,DSP,1,catapult_fpga_area
Throughput,0.551028853523857,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523629569780709,catapult,CLB,172,catapult_fpga_area
Throughput,0.523629569780709,catapult,LUT,902,catapult_fpga_area
Throughput,0.523629569780709,catapult,FF,264,catapult_fpga_area
Throughput,0.523629569780709,catapult,DSP,1,catapult_fpga_area
Throughput,0.523629569780709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.46712840752656,catapult,CLB,250,catapult_fpga_area
Throughput,0.46712840752656,catapult,LUT,1141,catapult_fpga_area
Throughput,0.46712840752656,catapult,FF,266,catapult_fpga_area
Throughput,0.46712840752656,catapult,DSP,1,catapult_fpga_area
Throughput,0.46712840752656,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525121552511368,catapult,CLB,318,catapult_fpga_area
Throughput,0.525121552511368,catapult,LUT,1473,catapult_fpga_area
Throughput,0.525121552511368,catapult,FF,275,catapult_fpga_area
Throughput,0.525121552511368,catapult,DSP,1,catapult_fpga_area
Throughput,0.525121552511368,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51922131341185,catapult,CLB,229,catapult_fpga_area
Throughput,0.51922131341185,catapult,LUT,1116,catapult_fpga_area
Throughput,0.51922131341185,catapult,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,DSP,1,catapult_fpga_area
Throughput,0.51922131341185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515370141412413,catapult,CLB,293,catapult_fpga_area
Throughput,0.515370141412413,catapult,LUT,1492,catapult_fpga_area
Throughput,0.515370141412413,catapult,FF,269,catapult_fpga_area
Throughput,0.515370141412413,catapult,DSP,1,catapult_fpga_area
Throughput,0.515370141412413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483670556506506,catapult,CLB,472,catapult_fpga_area
Throughput,0.483670556506506,catapult,LUT,2254,catapult_fpga_area
Throughput,0.483670556506506,catapult,FF,279,catapult_fpga_area
Throughput,0.483670556506506,catapult,DSP,1,catapult_fpga_area
Throughput,0.483670556506506,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506741691463227,catapult,CLB,143,catapult_fpga_area
Throughput,0.506741691463227,catapult,LUT,677,catapult_fpga_area
Throughput,0.506741691463227,catapult,FF,263,catapult_fpga_area
Throughput,0.506741691463227,catapult,DSP,1,catapult_fpga_area
Throughput,0.506741691463227,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543950670201621,catapult,CLB,156,catapult_fpga_area
Throughput,0.543950670201621,catapult,LUT,829,catapult_fpga_area
Throughput,0.543950670201621,catapult,FF,265,catapult_fpga_area
Throughput,0.543950670201621,catapult,DSP,1,catapult_fpga_area
Throughput,0.543950670201621,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500044253916472,catapult,CLB,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,LUT,1076,catapult_fpga_area
Throughput,0.500044253916472,catapult,FF,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,DSP,1,catapult_fpga_area
Throughput,0.500044253916472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503859564262249,catapult,CLB,183,catapult_fpga_area
Throughput,0.503859564262249,catapult,LUT,972,catapult_fpga_area
Throughput,0.503859564262249,catapult,FF,264,catapult_fpga_area
Throughput,0.503859564262249,catapult,DSP,1,catapult_fpga_area
Throughput,0.503859564262249,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482408957369521,catapult,CLB,252,catapult_fpga_area
Throughput,0.482408957369521,catapult,LUT,1216,catapult_fpga_area
Throughput,0.482408957369521,catapult,FF,266,catapult_fpga_area
Throughput,0.482408957369521,catapult,DSP,1,catapult_fpga_area
Throughput,0.482408957369521,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473833043979288,catapult,CLB,394,catapult_fpga_area
Throughput,0.473833043979288,catapult,LUT,1851,catapult_fpga_area
Throughput,0.473833043979288,catapult,FF,278,catapult_fpga_area
Throughput,0.473833043979288,catapult,DSP,1,catapult_fpga_area
Throughput,0.473833043979288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492877914140667,catapult,CLB,253,catapult_fpga_area
Throughput,0.492877914140667,catapult,LUT,1369,catapult_fpga_area
Throughput,0.492877914140667,catapult,FF,265,catapult_fpga_area
Throughput,0.492877914140667,catapult,DSP,1,catapult_fpga_area
Throughput,0.492877914140667,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523435516670113,catapult,CLB,368,catapult_fpga_area
Throughput,0.523435516670113,catapult,LUT,1895,catapult_fpga_area
Throughput,0.523435516670113,catapult,FF,270,catapult_fpga_area
Throughput,0.523435516670113,catapult,DSP,1,catapult_fpga_area
Throughput,0.523435516670113,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473230979782153,catapult,CLB,501,catapult_fpga_area
Throughput,0.473230979782153,catapult,LUT,2545,catapult_fpga_area
Throughput,0.473230979782153,catapult,FF,280,catapult_fpga_area
Throughput,0.473230979782153,catapult,DSP,1,catapult_fpga_area
Throughput,0.473230979782153,catapult,BRAM,0,catapult_fpga_area
Throughput,0.60594933172878,catapult,CLB,88,catapult_fpga_area
Throughput,0.60594933172878,catapult,LUT,418,catapult_fpga_area
Throughput,0.60594933172878,catapult,FF,304,catapult_fpga_area
Throughput,0.60594933172878,catapult,DSP,1,catapult_fpga_area
Throughput,0.60594933172878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.622230684559532,catapult,CLB,115,catapult_fpga_area
Throughput,0.622230684559532,catapult,LUT,486,catapult_fpga_area
Throughput,0.622230684559532,catapult,FF,306,catapult_fpga_area
Throughput,0.622230684559532,catapult,DSP,1,catapult_fpga_area
Throughput,0.622230684559532,catapult,BRAM,0,catapult_fpga_area
Throughput,0.59820812737526,catapult,CLB,192,catapult_fpga_area
Throughput,0.59820812737526,catapult,LUT,726,catapult_fpga_area
Throughput,0.59820812737526,catapult,FF,298,catapult_fpga_area
Throughput,0.59820812737526,catapult,DSP,1,catapult_fpga_area
Throughput,0.59820812737526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.57542961575112,catapult,CLB,104,catapult_fpga_area
Throughput,0.57542961575112,catapult,LUT,490,catapult_fpga_area
Throughput,0.57542961575112,catapult,FF,295,catapult_fpga_area
Throughput,0.57542961575112,catapult,DSP,1,catapult_fpga_area
Throughput,0.57542961575112,catapult,BRAM,0,catapult_fpga_area
Throughput,0.619783360924023,catapult,CLB,162,catapult_fpga_area
Throughput,0.619783360924023,catapult,LUT,615,catapult_fpga_area
Throughput,0.619783360924023,catapult,FF,297,catapult_fpga_area
Throughput,0.619783360924023,catapult,DSP,1,catapult_fpga_area
Throughput,0.619783360924023,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621138459837498,catapult,CLB,189,catapult_fpga_area
Throughput,0.621138459837498,catapult,LUT,864,catapult_fpga_area
Throughput,0.621138459837498,catapult,FF,266,catapult_fpga_area
Throughput,0.621138459837498,catapult,DSP,1,catapult_fpga_area
Throughput,0.621138459837498,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506468104158204,catapult,CLB,136,catapult_fpga_area
Throughput,0.506468104158204,catapult,LUT,697,catapult_fpga_area
Throughput,0.506468104158204,catapult,FF,449,catapult_fpga_area
Throughput,0.506468104158204,catapult,DSP,1,catapult_fpga_area
Throughput,0.506468104158204,catapult,BRAM,0,catapult_fpga_area
Throughput,0.464161401915966,catapult,CLB,232,catapult_fpga_area
Throughput,0.464161401915966,catapult,LUT,1115,catapult_fpga_area
Throughput,0.464161401915966,catapult,FF,451,catapult_fpga_area
Throughput,0.464161401915966,catapult,DSP,1,catapult_fpga_area
Throughput,0.464161401915966,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483705415662575,catapult,CLB,295,catapult_fpga_area
Throughput,0.483705415662575,catapult,LUT,1196,catapult_fpga_area
Throughput,0.483705415662575,catapult,FF,382,catapult_fpga_area
Throughput,0.483705415662575,catapult,DSP,1,catapult_fpga_area
Throughput,0.483705415662575,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492668841306932,catapult,CLB,193,catapult_fpga_area
Throughput,0.492668841306932,catapult,LUT,958,catapult_fpga_area
Throughput,0.492668841306932,catapult,FF,420,catapult_fpga_area
Throughput,0.492668841306932,catapult,DSP,1,catapult_fpga_area
Throughput,0.492668841306932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513379701787999,catapult,CLB,315,catapult_fpga_area
Throughput,0.513379701787999,catapult,LUT,1548,catapult_fpga_area
Throughput,0.513379701787999,catapult,FF,423,catapult_fpga_area
Throughput,0.513379701787999,catapult,DSP,1,catapult_fpga_area
Throughput,0.513379701787999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566853577186184,catapult,CLB,108,catapult_fpga_area
Throughput,0.566853577186184,catapult,LUT,529,catapult_fpga_area
Throughput,0.566853577186184,catapult,FF,296,catapult_fpga_area
Throughput,0.566853577186184,catapult,DSP,1,catapult_fpga_area
Throughput,0.566853577186184,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513687723068894,catapult,CLB,145,catapult_fpga_area
Throughput,0.513687723068894,catapult,LUT,642,catapult_fpga_area
Throughput,0.513687723068894,catapult,FF,298,catapult_fpga_area
Throughput,0.513687723068894,catapult,DSP,1,catapult_fpga_area
Throughput,0.513687723068894,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55151935308986,catapult,CLB,196,catapult_fpga_area
Throughput,0.55151935308986,catapult,LUT,888,catapult_fpga_area
Throughput,0.55151935308986,catapult,FF,267,catapult_fpga_area
Throughput,0.55151935308986,catapult,DSP,1,catapult_fpga_area
Throughput,0.55151935308986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499078700718474,catapult,CLB,138,catapult_fpga_area
Throughput,0.499078700718474,catapult,LUT,725,catapult_fpga_area
Throughput,0.499078700718474,catapult,FF,450,catapult_fpga_area
Throughput,0.499078700718474,catapult,DSP,1,catapult_fpga_area
Throughput,0.499078700718474,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465548914758925,catapult,CLB,193,catapult_fpga_area
Throughput,0.465548914758925,catapult,LUT,912,catapult_fpga_area
Throughput,0.465548914758925,catapult,FF,452,catapult_fpga_area
Throughput,0.465548914758925,catapult,DSP,1,catapult_fpga_area
Throughput,0.465548914758925,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50679433829637,catapult,CLB,210,catapult_fpga_area
Throughput,0.50679433829637,catapult,LUT,1135,catapult_fpga_area
Throughput,0.50679433829637,catapult,FF,387,catapult_fpga_area
Throughput,0.50679433829637,catapult,DSP,1,catapult_fpga_area
Throughput,0.50679433829637,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498821534125628,catapult,CLB,186,catapult_fpga_area
Throughput,0.498821534125628,catapult,LUT,956,catapult_fpga_area
Throughput,0.498821534125628,catapult,FF,421,catapult_fpga_area
Throughput,0.498821534125628,catapult,DSP,1,catapult_fpga_area
Throughput,0.498821534125628,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538462656807056,catapult,CLB,298,catapult_fpga_area
Throughput,0.538462656807056,catapult,LUT,1449,catapult_fpga_area
Throughput,0.538462656807056,catapult,FF,421,catapult_fpga_area
Throughput,0.538462656807056,catapult,DSP,1,catapult_fpga_area
Throughput,0.538462656807056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53921203866366,catapult,CLB,358,catapult_fpga_area
Throughput,0.53921203866366,catapult,LUT,1628,catapult_fpga_area
Throughput,0.53921203866366,catapult,FF,278,catapult_fpga_area
Throughput,0.53921203866366,catapult,DSP,1,catapult_fpga_area
Throughput,0.53921203866366,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499072722880887,catapult,CLB,321,catapult_fpga_area
Throughput,0.499072722880887,catapult,LUT,1585,catapult_fpga_area
Throughput,0.499072722880887,catapult,FF,588,catapult_fpga_area
Throughput,0.499072722880887,catapult,DSP,1,catapult_fpga_area
Throughput,0.499072722880887,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47931630322508,catapult,CLB,651,catapult_fpga_area
Throughput,0.47931630322508,catapult,LUT,3882,catapult_fpga_area
Throughput,0.47931630322508,catapult,FF,658,catapult_fpga_area
Throughput,0.47931630322508,catapult,DSP,1,catapult_fpga_area
Throughput,0.47931630322508,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502841051943481,catapult,CLB,463,catapult_fpga_area
Throughput,0.502841051943481,catapult,LUT,2297,catapult_fpga_area
Throughput,0.502841051943481,catapult,FF,295,catapult_fpga_area
Throughput,0.502841051943481,catapult,DSP,1,catapult_fpga_area
Throughput,0.502841051943481,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501357927947847,catapult,CLB,141,catapult_fpga_area
Throughput,0.501357927947847,catapult,LUT,705,catapult_fpga_area
Throughput,0.501357927947847,catapult,FF,452,catapult_fpga_area
Throughput,0.501357927947847,catapult,DSP,1,catapult_fpga_area
Throughput,0.501357927947847,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501239816686574,catapult,CLB,206,catapult_fpga_area
Throughput,0.501239816686574,catapult,LUT,960,catapult_fpga_area
Throughput,0.501239816686574,catapult,FF,454,catapult_fpga_area
Throughput,0.501239816686574,catapult,DSP,1,catapult_fpga_area
Throughput,0.501239816686574,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524896634730206,catapult,CLB,218,catapult_fpga_area
Throughput,0.524896634730206,catapult,LUT,1071,catapult_fpga_area
Throughput,0.524896634730206,catapult,FF,423,catapult_fpga_area
Throughput,0.524896634730206,catapult,DSP,1,catapult_fpga_area
Throughput,0.524896634730206,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485269404588999,catapult,CLB,304,catapult_fpga_area
Throughput,0.485269404588999,catapult,LUT,1501,catapult_fpga_area
Throughput,0.485269404588999,catapult,FF,424,catapult_fpga_area
Throughput,0.485269404588999,catapult,DSP,1,catapult_fpga_area
Throughput,0.485269404588999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528018231413494,catapult,CLB,384,catapult_fpga_area
Throughput,0.528018231413494,catapult,LUT,1670,catapult_fpga_area
Throughput,0.528018231413494,catapult,FF,284,catapult_fpga_area
Throughput,0.528018231413494,catapult,DSP,1,catapult_fpga_area
Throughput,0.528018231413494,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477206699218526,catapult,CLB,329,catapult_fpga_area
Throughput,0.477206699218526,catapult,LUT,1624,catapult_fpga_area
Throughput,0.477206699218526,catapult,FF,583,catapult_fpga_area
Throughput,0.477206699218526,catapult,DSP,1,catapult_fpga_area
Throughput,0.477206699218526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486466501916678,catapult,CLB,589,catapult_fpga_area
Throughput,0.486466501916678,catapult,LUT,3267,catapult_fpga_area
Throughput,0.486466501916678,catapult,FF,660,catapult_fpga_area
Throughput,0.486466501916678,catapult,DSP,1,catapult_fpga_area
Throughput,0.486466501916678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471087921023052,catapult,CLB,502,catapult_fpga_area
Throughput,0.471087921023052,catapult,LUT,2366,catapult_fpga_area
Throughput,0.471087921023052,catapult,FF,291,catapult_fpga_area
Throughput,0.471087921023052,catapult,DSP,1,catapult_fpga_area
Throughput,0.471087921023052,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488826883914369,catapult,CLB,549,catapult_fpga_area
Throughput,0.488826883914369,catapult,LUT,2586,catapult_fpga_area
Throughput,0.488826883914369,catapult,FF,895,catapult_fpga_area
Throughput,0.488826883914369,catapult,DSP,1,catapult_fpga_area
Throughput,0.488826883914369,catapult,BRAM,0,catapult_fpga_area
Throughput,0.470584249168713,catapult,CLB,728,catapult_fpga_area
Throughput,0.470584249168713,catapult,LUT,4367,catapult_fpga_area
Throughput,0.470584249168713,catapult,FF,903,catapult_fpga_area
Throughput,0.470584249168713,catapult,DSP,1,catapult_fpga_area
Throughput,0.470584249168713,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459821065230676,catapult,CLB,756,catapult_fpga_area
Throughput,0.459821065230676,catapult,LUT,3846,catapult_fpga_area
Throughput,0.459821065230676,catapult,FF,307,catapult_fpga_area
Throughput,0.459821065230676,catapult,DSP,1,catapult_fpga_area
Throughput,0.459821065230676,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524629519748891,catapult,CLB,187,catapult_fpga_area
Throughput,0.524629519748891,catapult,LUT,957,catapult_fpga_area
Throughput,0.524629519748891,catapult,FF,418,catapult_fpga_area
Throughput,0.524629519748891,catapult,DSP,1,catapult_fpga_area
Throughput,0.524629519748891,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5196392456501,catapult,CLB,245,catapult_fpga_area
Throughput,0.5196392456501,catapult,LUT,1270,catapult_fpga_area
Throughput,0.5196392456501,catapult,FF,421,catapult_fpga_area
Throughput,0.5196392456501,catapult,DSP,1,catapult_fpga_area
Throughput,0.5196392456501,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530244060736276,catapult,CLB,342,catapult_fpga_area
Throughput,0.530244060736276,catapult,LUT,1587,catapult_fpga_area
Throughput,0.530244060736276,catapult,FF,281,catapult_fpga_area
Throughput,0.530244060736276,catapult,DSP,1,catapult_fpga_area
Throughput,0.530244060736276,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514069570063056,catapult,CLB,346,catapult_fpga_area
Throughput,0.514069570063056,catapult,LUT,1730,catapult_fpga_area
Throughput,0.514069570063056,catapult,FF,589,catapult_fpga_area
Throughput,0.514069570063056,catapult,DSP,1,catapult_fpga_area
Throughput,0.514069570063056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489224583926722,catapult,CLB,526,catapult_fpga_area
Throughput,0.489224583926722,catapult,LUT,2893,catapult_fpga_area
Throughput,0.489224583926722,catapult,FF,603,catapult_fpga_area
Throughput,0.489224583926722,catapult,DSP,1,catapult_fpga_area
Throughput,0.489224583926722,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47220350459997,catapult,CLB,550,catapult_fpga_area
Throughput,0.47220350459997,catapult,LUT,2747,catapult_fpga_area
Throughput,0.47220350459997,catapult,FF,301,catapult_fpga_area
Throughput,0.47220350459997,catapult,DSP,1,catapult_fpga_area
Throughput,0.47220350459997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497250453616726,catapult,CLB,507,catapult_fpga_area
Throughput,0.497250453616726,catapult,LUT,2777,catapult_fpga_area
Throughput,0.497250453616726,catapult,FF,903,catapult_fpga_area
Throughput,0.497250453616726,catapult,DSP,1,catapult_fpga_area
Throughput,0.497250453616726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473916803905075,catapult,CLB,880,catapult_fpga_area
Throughput,0.473916803905075,catapult,LUT,5207,catapult_fpga_area
Throughput,0.473916803905075,catapult,FF,975,catapult_fpga_area
Throughput,0.473916803905075,catapult,DSP,1,catapult_fpga_area
Throughput,0.473916803905075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.463606431519303,catapult,CLB,719,catapult_fpga_area
Throughput,0.463606431519303,catapult,LUT,3896,catapult_fpga_area
Throughput,0.463606431519303,catapult,FF,313,catapult_fpga_area
Throughput,0.463606431519303,catapult,DSP,1,catapult_fpga_area
Throughput,0.463606431519303,catapult,BRAM,0,catapult_fpga_area
Throughput,0.624539792240593,catapult,CLB,87,catapult_fpga_area
Throughput,0.624539792240593,catapult,LUT,476,catapult_fpga_area
Throughput,0.624539792240593,catapult,FF,303,catapult_fpga_area
Throughput,0.624539792240593,catapult,DSP,1,catapult_fpga_area
Throughput,0.624539792240593,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563737580156437,catapult,CLB,145,catapult_fpga_area
Throughput,0.563737580156437,catapult,LUT,620,catapult_fpga_area
Throughput,0.563737580156437,catapult,FF,305,catapult_fpga_area
Throughput,0.563737580156437,catapult,DSP,1,catapult_fpga_area
Throughput,0.563737580156437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.674161090792645,catapult,CLB,218,catapult_fpga_area
Throughput,0.674161090792645,catapult,LUT,871,catapult_fpga_area
Throughput,0.674161090792645,catapult,FF,312,catapult_fpga_area
Throughput,0.674161090792645,catapult,DSP,1,catapult_fpga_area
Throughput,0.674161090792645,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479370299175004,catapult,CLB,147,catapult_fpga_area
Throughput,0.479370299175004,catapult,LUT,747,catapult_fpga_area
Throughput,0.479370299175004,catapult,FF,351,catapult_fpga_area
Throughput,0.479370299175004,catapult,DSP,1,catapult_fpga_area
Throughput,0.479370299175004,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510977586990102,catapult,CLB,192,catapult_fpga_area
Throughput,0.510977586990102,catapult,LUT,945,catapult_fpga_area
Throughput,0.510977586990102,catapult,FF,358,catapult_fpga_area
Throughput,0.510977586990102,catapult,DSP,1,catapult_fpga_area
Throughput,0.510977586990102,catapult,BRAM,0,catapult_fpga_area
Throughput,0.433279693307302,catapult,CLB,297,catapult_fpga_area
Throughput,0.433279693307302,catapult,LUT,1317,catapult_fpga_area
Throughput,0.433279693307302,catapult,FF,366,catapult_fpga_area
Throughput,0.433279693307302,catapult,DSP,1,catapult_fpga_area
Throughput,0.433279693307302,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549188930328245,catapult,CLB,194,catapult_fpga_area
Throughput,0.549188930328245,catapult,LUT,959,catapult_fpga_area
Throughput,0.549188930328245,catapult,FF,265,catapult_fpga_area
Throughput,0.549188930328245,catapult,DSP,1,catapult_fpga_area
Throughput,0.549188930328245,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51192923090312,catapult,CLB,349,catapult_fpga_area
Throughput,0.51192923090312,catapult,LUT,1608,catapult_fpga_area
Throughput,0.51192923090312,catapult,FF,274,catapult_fpga_area
Throughput,0.51192923090312,catapult,DSP,1,catapult_fpga_area
Throughput,0.51192923090312,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491911015264983,catapult,CLB,260,catapult_fpga_area
Throughput,0.491911015264983,catapult,LUT,1310,catapult_fpga_area
Throughput,0.491911015264983,catapult,FF,266,catapult_fpga_area
Throughput,0.491911015264983,catapult,DSP,1,catapult_fpga_area
Throughput,0.491911015264983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,324,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1645,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,268,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528942685886328,catapult,CLB,469,catapult_fpga_area
Throughput,0.528942685886328,catapult,LUT,2392,catapult_fpga_area
Throughput,0.528942685886328,catapult,FF,279,catapult_fpga_area
Throughput,0.528942685886328,catapult,DSP,1,catapult_fpga_area
Throughput,0.528942685886328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.437152736794709,catapult,CLB,144,catapult_fpga_area
Throughput,0.437152736794709,catapult,LUT,758,catapult_fpga_area
Throughput,0.437152736794709,catapult,FF,352,catapult_fpga_area
Throughput,0.437152736794709,catapult,DSP,1,catapult_fpga_area
Throughput,0.437152736794709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491339405960831,catapult,CLB,230,catapult_fpga_area
Throughput,0.491339405960831,catapult,LUT,984,catapult_fpga_area
Throughput,0.491339405960831,catapult,FF,360,catapult_fpga_area
Throughput,0.491339405960831,catapult,DSP,1,catapult_fpga_area
Throughput,0.491339405960831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.461493874130315,catapult,CLB,274,catapult_fpga_area
Throughput,0.461493874130315,catapult,LUT,1229,catapult_fpga_area
Throughput,0.461493874130315,catapult,FF,361,catapult_fpga_area
Throughput,0.461493874130315,catapult,DSP,1,catapult_fpga_area
Throughput,0.461493874130315,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563891119391539,catapult,CLB,188,catapult_fpga_area
Throughput,0.563891119391539,catapult,LUT,1009,catapult_fpga_area
Throughput,0.563891119391539,catapult,FF,265,catapult_fpga_area
Throughput,0.563891119391539,catapult,DSP,1,catapult_fpga_area
Throughput,0.563891119391539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534427270327208,catapult,CLB,407,catapult_fpga_area
Throughput,0.534427270327208,catapult,LUT,1695,catapult_fpga_area
Throughput,0.534427270327208,catapult,FF,274,catapult_fpga_area
Throughput,0.534427270327208,catapult,DSP,1,catapult_fpga_area
Throughput,0.534427270327208,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51131880881125,catapult,CLB,293,catapult_fpga_area
Throughput,0.51131880881125,catapult,LUT,1510,catapult_fpga_area
Throughput,0.51131880881125,catapult,FF,271,catapult_fpga_area
Throughput,0.51131880881125,catapult,DSP,1,catapult_fpga_area
Throughput,0.51131880881125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534398139439438,catapult,CLB,353,catapult_fpga_area
Throughput,0.534398139439438,catapult,LUT,1775,catapult_fpga_area
Throughput,0.534398139439438,catapult,FF,276,catapult_fpga_area
Throughput,0.534398139439438,catapult,DSP,1,catapult_fpga_area
Throughput,0.534398139439438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505469176489618,catapult,CLB,495,catapult_fpga_area
Throughput,0.505469176489618,catapult,LUT,2458,catapult_fpga_area
Throughput,0.505469176489618,catapult,FF,282,catapult_fpga_area
Throughput,0.505469176489618,catapult,DSP,1,catapult_fpga_area
Throughput,0.505469176489618,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481197218680076,catapult,CLB,375,catapult_fpga_area
Throughput,0.481197218680076,catapult,LUT,2103,catapult_fpga_area
Throughput,0.481197218680076,catapult,FF,280,catapult_fpga_area
Throughput,0.481197218680076,catapult,DSP,1,catapult_fpga_area
Throughput,0.481197218680076,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468622666434855,catapult,CLB,595,catapult_fpga_area
Throughput,0.468622666434855,catapult,LUT,3117,catapult_fpga_area
Throughput,0.468622666434855,catapult,FF,285,catapult_fpga_area
Throughput,0.468622666434855,catapult,DSP,1,catapult_fpga_area
Throughput,0.468622666434855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494009151025514,catapult,CLB,684,catapult_fpga_area
Throughput,0.494009151025514,catapult,LUT,3545,catapult_fpga_area
Throughput,0.494009151025514,catapult,FF,292,catapult_fpga_area
Throughput,0.494009151025514,catapult,DSP,1,catapult_fpga_area
Throughput,0.494009151025514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526086249736299,catapult,CLB,204,catapult_fpga_area
Throughput,0.526086249736299,catapult,LUT,986,catapult_fpga_area
Throughput,0.526086249736299,catapult,FF,265,catapult_fpga_area
Throughput,0.526086249736299,catapult,DSP,1,catapult_fpga_area
Throughput,0.526086249736299,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496981088378644,catapult,CLB,254,catapult_fpga_area
Throughput,0.496981088378644,catapult,LUT,1276,catapult_fpga_area
Throughput,0.496981088378644,catapult,FF,272,catapult_fpga_area
Throughput,0.496981088378644,catapult,DSP,1,catapult_fpga_area
Throughput,0.496981088378644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538042568851962,catapult,CLB,364,catapult_fpga_area
Throughput,0.538042568851962,catapult,LUT,1625,catapult_fpga_area
Throughput,0.538042568851962,catapult,FF,274,catapult_fpga_area
Throughput,0.538042568851962,catapult,DSP,1,catapult_fpga_area
Throughput,0.538042568851962,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527390277771185,catapult,CLB,296,catapult_fpga_area
Throughput,0.527390277771185,catapult,LUT,1597,catapult_fpga_area
Throughput,0.527390277771185,catapult,FF,271,catapult_fpga_area
Throughput,0.527390277771185,catapult,DSP,1,catapult_fpga_area
Throughput,0.527390277771185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503651726845493,catapult,CLB,406,catapult_fpga_area
Throughput,0.503651726845493,catapult,LUT,2114,catapult_fpga_area
Throughput,0.503651726845493,catapult,FF,281,catapult_fpga_area
Throughput,0.503651726845493,catapult,DSP,1,catapult_fpga_area
Throughput,0.503651726845493,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493048022877428,catapult,CLB,501,catapult_fpga_area
Throughput,0.493048022877428,catapult,LUT,2507,catapult_fpga_area
Throughput,0.493048022877428,catapult,FF,282,catapult_fpga_area
Throughput,0.493048022877428,catapult,DSP,1,catapult_fpga_area
Throughput,0.493048022877428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47066487060952,catapult,CLB,460,catapult_fpga_area
Throughput,0.47066487060952,catapult,LUT,2366,catapult_fpga_area
Throughput,0.47066487060952,catapult,FF,288,catapult_fpga_area
Throughput,0.47066487060952,catapult,DSP,1,catapult_fpga_area
Throughput,0.47066487060952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474048679110761,catapult,CLB,571,catapult_fpga_area
Throughput,0.474048679110761,catapult,LUT,2998,catapult_fpga_area
Throughput,0.474048679110761,catapult,FF,290,catapult_fpga_area
Throughput,0.474048679110761,catapult,DSP,1,catapult_fpga_area
Throughput,0.474048679110761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488976035284511,catapult,CLB,724,catapult_fpga_area
Throughput,0.488976035284511,catapult,LUT,3737,catapult_fpga_area
Throughput,0.488976035284511,catapult,FF,298,catapult_fpga_area
Throughput,0.488976035284511,catapult,DSP,1,catapult_fpga_area
Throughput,0.488976035284511,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,310,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1588,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,275,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473164028934927,catapult,CLB,362,catapult_fpga_area
Throughput,0.473164028934927,catapult,LUT,1758,catapult_fpga_area
Throughput,0.473164028934927,catapult,FF,275,catapult_fpga_area
Throughput,0.473164028934927,catapult,DSP,1,catapult_fpga_area
Throughput,0.473164028934927,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503226436296314,catapult,CLB,520,catapult_fpga_area
Throughput,0.503226436296314,catapult,LUT,2371,catapult_fpga_area
Throughput,0.503226436296314,catapult,FF,284,catapult_fpga_area
Throughput,0.503226436296314,catapult,DSP,1,catapult_fpga_area
Throughput,0.503226436296314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516707744932389,catapult,CLB,469,catapult_fpga_area
Throughput,0.516707744932389,catapult,LUT,2625,catapult_fpga_area
Throughput,0.516707744932389,catapult,FF,279,catapult_fpga_area
Throughput,0.516707744932389,catapult,DSP,1,catapult_fpga_area
Throughput,0.516707744932389,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485892830505518,catapult,CLB,724,catapult_fpga_area
Throughput,0.485892830505518,catapult,LUT,4244,catapult_fpga_area
Throughput,0.485892830505518,catapult,FF,310,catapult_fpga_area
Throughput,0.485892830505518,catapult,DSP,1,catapult_fpga_area
Throughput,0.485892830505518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474908449523643,catapult,CLB,808,catapult_fpga_area
Throughput,0.474908449523643,catapult,LUT,4178,catapult_fpga_area
Throughput,0.474908449523643,catapult,FF,307,catapult_fpga_area
Throughput,0.474908449523643,catapult,DSP,1,catapult_fpga_area
Throughput,0.474908449523643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52201166591671,catapult,CLB,133,catapult_fpga_area
Throughput,0.52201166591671,catapult,LUT,643,catapult_fpga_area
Throughput,0.52201166591671,catapult,FF,339,catapult_fpga_area
Throughput,0.52201166591671,catapult,DSP,1,catapult_fpga_area
Throughput,0.52201166591671,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486533482991033,catapult,CLB,194,catapult_fpga_area
Throughput,0.486533482991033,catapult,LUT,940,catapult_fpga_area
Throughput,0.486533482991033,catapult,FF,341,catapult_fpga_area
Throughput,0.486533482991033,catapult,DSP,1,catapult_fpga_area
Throughput,0.486533482991033,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527167025491689,catapult,CLB,292,catapult_fpga_area
Throughput,0.527167025491689,catapult,LUT,1315,catapult_fpga_area
Throughput,0.527167025491689,catapult,FF,349,catapult_fpga_area
Throughput,0.527167025491689,catapult,DSP,1,catapult_fpga_area
Throughput,0.527167025491689,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554912781583555,catapult,CLB,137,catapult_fpga_area
Throughput,0.554912781583555,catapult,LUT,709,catapult_fpga_area
Throughput,0.554912781583555,catapult,FF,265,catapult_fpga_area
Throughput,0.554912781583555,catapult,DSP,1,catapult_fpga_area
Throughput,0.554912781583555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.568257047665969,catapult,CLB,200,catapult_fpga_area
Throughput,0.568257047665969,catapult,LUT,944,catapult_fpga_area
Throughput,0.568257047665969,catapult,FF,267,catapult_fpga_area
Throughput,0.568257047665969,catapult,DSP,1,catapult_fpga_area
Throughput,0.568257047665969,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525192706333771,catapult,CLB,285,catapult_fpga_area
Throughput,0.525192706333771,catapult,LUT,1428,catapult_fpga_area
Throughput,0.525192706333771,catapult,FF,276,catapult_fpga_area
Throughput,0.525192706333771,catapult,DSP,1,catapult_fpga_area
Throughput,0.525192706333771,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541811894829977,catapult,CLB,224,catapult_fpga_area
Throughput,0.541811894829977,catapult,LUT,1123,catapult_fpga_area
Throughput,0.541811894829977,catapult,FF,266,catapult_fpga_area
Throughput,0.541811894829977,catapult,DSP,1,catapult_fpga_area
Throughput,0.541811894829977,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505226824108818,catapult,CLB,288,catapult_fpga_area
Throughput,0.505226824108818,catapult,LUT,1348,catapult_fpga_area
Throughput,0.505226824108818,catapult,FF,268,catapult_fpga_area
Throughput,0.505226824108818,catapult,DSP,1,catapult_fpga_area
Throughput,0.505226824108818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521933743642847,catapult,CLB,455,catapult_fpga_area
Throughput,0.521933743642847,catapult,LUT,2317,catapult_fpga_area
Throughput,0.521933743642847,catapult,FF,280,catapult_fpga_area
Throughput,0.521933743642847,catapult,DSP,1,catapult_fpga_area
Throughput,0.521933743642847,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500103521428936,catapult,CLB,262,catapult_fpga_area
Throughput,0.500103521428936,catapult,LUT,1337,catapult_fpga_area
Throughput,0.500103521428936,catapult,FF,267,catapult_fpga_area
Throughput,0.500103521428936,catapult,DSP,1,catapult_fpga_area
Throughput,0.500103521428936,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494839320724168,catapult,CLB,405,catapult_fpga_area
Throughput,0.494839320724168,catapult,LUT,2176,catapult_fpga_area
Throughput,0.494839320724168,catapult,FF,271,catapult_fpga_area
Throughput,0.494839320724168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494839320724168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526912309672687,catapult,CLB,618,catapult_fpga_area
Throughput,0.526912309672687,catapult,LUT,3181,catapult_fpga_area
Throughput,0.526912309672687,catapult,FF,278,catapult_fpga_area
Throughput,0.526912309672687,catapult,DSP,1,catapult_fpga_area
Throughput,0.526912309672687,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543262432153313,catapult,CLB,157,catapult_fpga_area
Throughput,0.543262432153313,catapult,LUT,777,catapult_fpga_area
Throughput,0.543262432153313,catapult,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,DSP,1,catapult_fpga_area
Throughput,0.543262432153313,catapult,BRAM,0,catapult_fpga_area
Throughput,0.559645945588983,catapult,CLB,198,catapult_fpga_area
Throughput,0.559645945588983,catapult,LUT,995,catapult_fpga_area
Throughput,0.559645945588983,catapult,FF,267,catapult_fpga_area
Throughput,0.559645945588983,catapult,DSP,1,catapult_fpga_area
Throughput,0.559645945588983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530010520708836,catapult,CLB,290,catapult_fpga_area
Throughput,0.530010520708836,catapult,LUT,1483,catapult_fpga_area
Throughput,0.530010520708836,catapult,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,DSP,1,catapult_fpga_area
Throughput,0.530010520708836,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52284355788767,catapult,CLB,217,catapult_fpga_area
Throughput,0.52284355788767,catapult,LUT,1172,catapult_fpga_area
Throughput,0.52284355788767,catapult,FF,266,catapult_fpga_area
Throughput,0.52284355788767,catapult,DSP,1,catapult_fpga_area
Throughput,0.52284355788767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515919735271265,catapult,CLB,294,catapult_fpga_area
Throughput,0.515919735271265,catapult,LUT,1596,catapult_fpga_area
Throughput,0.515919735271265,catapult,FF,269,catapult_fpga_area
Throughput,0.515919735271265,catapult,DSP,1,catapult_fpga_area
Throughput,0.515919735271265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503017096545077,catapult,CLB,461,catapult_fpga_area
Throughput,0.503017096545077,catapult,LUT,2213,catapult_fpga_area
Throughput,0.503017096545077,catapult,FF,281,catapult_fpga_area
Throughput,0.503017096545077,catapult,DSP,1,catapult_fpga_area
Throughput,0.503017096545077,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525996592594073,catapult,CLB,296,catapult_fpga_area
Throughput,0.525996592594073,catapult,LUT,1584,catapult_fpga_area
Throughput,0.525996592594073,catapult,FF,267,catapult_fpga_area
Throughput,0.525996592594073,catapult,DSP,1,catapult_fpga_area
Throughput,0.525996592594073,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488395717746347,catapult,CLB,418,catapult_fpga_area
Throughput,0.488395717746347,catapult,LUT,2186,catapult_fpga_area
Throughput,0.488395717746347,catapult,FF,271,catapult_fpga_area
Throughput,0.488395717746347,catapult,DSP,1,catapult_fpga_area
Throughput,0.488395717746347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51546418322896,catapult,CLB,654,catapult_fpga_area
Throughput,0.51546418322896,catapult,LUT,3153,catapult_fpga_area
Throughput,0.51546418322896,catapult,FF,283,catapult_fpga_area
Throughput,0.51546418322896,catapult,DSP,1,catapult_fpga_area
Throughput,0.51546418322896,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532359753815555,catapult,CLB,210,catapult_fpga_area
Throughput,0.532359753815555,catapult,LUT,1044,catapult_fpga_area
Throughput,0.532359753815555,catapult,FF,266,catapult_fpga_area
Throughput,0.532359753815555,catapult,DSP,1,catapult_fpga_area
Throughput,0.532359753815555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53170532252979,catapult,CLB,289,catapult_fpga_area
Throughput,0.53170532252979,catapult,LUT,1510,catapult_fpga_area
Throughput,0.53170532252979,catapult,FF,270,catapult_fpga_area
Throughput,0.53170532252979,catapult,DSP,1,catapult_fpga_area
Throughput,0.53170532252979,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525949009243554,catapult,CLB,451,catapult_fpga_area
Throughput,0.525949009243554,catapult,LUT,2209,catapult_fpga_area
Throughput,0.525949009243554,catapult,FF,283,catapult_fpga_area
Throughput,0.525949009243554,catapult,DSP,1,catapult_fpga_area
Throughput,0.525949009243554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508159775596643,catapult,CLB,316,catapult_fpga_area
Throughput,0.508159775596643,catapult,LUT,1799,catapult_fpga_area
Throughput,0.508159775596643,catapult,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,DSP,1,catapult_fpga_area
Throughput,0.508159775596643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499415683650129,catapult,CLB,434,catapult_fpga_area
Throughput,0.499415683650129,catapult,LUT,2363,catapult_fpga_area
Throughput,0.499415683650129,catapult,FF,271,catapult_fpga_area
Throughput,0.499415683650129,catapult,DSP,1,catapult_fpga_area
Throughput,0.499415683650129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487150907659571,catapult,CLB,627,catapult_fpga_area
Throughput,0.487150907659571,catapult,LUT,3234,catapult_fpga_area
Throughput,0.487150907659571,catapult,FF,282,catapult_fpga_area
Throughput,0.487150907659571,catapult,DSP,1,catapult_fpga_area
Throughput,0.487150907659571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,300,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1606,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,267,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,1,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500153547138972,catapult,CLB,462,catapult_fpga_area
Throughput,0.500153547138972,catapult,LUT,2319,catapult_fpga_area
Throughput,0.500153547138972,catapult,FF,271,catapult_fpga_area
Throughput,0.500153547138972,catapult,DSP,1,catapult_fpga_area
Throughput,0.500153547138972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497506249922265,catapult,CLB,655,catapult_fpga_area
Throughput,0.497506249922265,catapult,LUT,3276,catapult_fpga_area
Throughput,0.497506249922265,catapult,FF,281,catapult_fpga_area
Throughput,0.497506249922265,catapult,DSP,1,catapult_fpga_area
Throughput,0.497506249922265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.631732292070054,catapult,CLB,81,catapult_fpga_area
Throughput,0.631732292070054,catapult,LUT,352,catapult_fpga_area
Throughput,0.631732292070054,catapult,FF,282,catapult_fpga_area
Throughput,0.631732292070054,catapult,DSP,1,catapult_fpga_area
Throughput,0.631732292070054,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615686965044988,catapult,CLB,128,catapult_fpga_area
Throughput,0.615686965044988,catapult,LUT,447,catapult_fpga_area
Throughput,0.615686965044988,catapult,FF,284,catapult_fpga_area
Throughput,0.615686965044988,catapult,DSP,1,catapult_fpga_area
Throughput,0.615686965044988,catapult,BRAM,0,catapult_fpga_area
Throughput,0.605233819981674,catapult,CLB,147,catapult_fpga_area
Throughput,0.605233819981674,catapult,LUT,575,catapult_fpga_area
Throughput,0.605233819981674,catapult,FF,294,catapult_fpga_area
Throughput,0.605233819981674,catapult,DSP,1,catapult_fpga_area
Throughput,0.605233819981674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615951290571942,catapult,CLB,85,catapult_fpga_area
Throughput,0.615951290571942,catapult,LUT,378,catapult_fpga_area
Throughput,0.615951290571942,catapult,FF,310,catapult_fpga_area
Throughput,0.615951290571942,catapult,DSP,1,catapult_fpga_area
Throughput,0.615951290571942,catapult,BRAM,0,catapult_fpga_area
Throughput,0.603509771426709,catapult,CLB,105,catapult_fpga_area
Throughput,0.603509771426709,catapult,LUT,479,catapult_fpga_area
Throughput,0.603509771426709,catapult,FF,312,catapult_fpga_area
Throughput,0.603509771426709,catapult,DSP,1,catapult_fpga_area
Throughput,0.603509771426709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.595881150312808,catapult,CLB,153,catapult_fpga_area
Throughput,0.595881150312808,catapult,LUT,624,catapult_fpga_area
Throughput,0.595881150312808,catapult,FF,321,catapult_fpga_area
Throughput,0.595881150312808,catapult,DSP,1,catapult_fpga_area
Throughput,0.595881150312808,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507349979147916,catapult,CLB,135,catapult_fpga_area
Throughput,0.507349979147916,catapult,LUT,596,catapult_fpga_area
Throughput,0.507349979147916,catapult,FF,367,catapult_fpga_area
Throughput,0.507349979147916,catapult,DSP,1,catapult_fpga_area
Throughput,0.507349979147916,catapult,BRAM,0,catapult_fpga_area
Throughput,0.448137696581202,catapult,CLB,164,catapult_fpga_area
Throughput,0.448137696581202,catapult,LUT,724,catapult_fpga_area
Throughput,0.448137696581202,catapult,FF,369,catapult_fpga_area
Throughput,0.448137696581202,catapult,DSP,1,catapult_fpga_area
Throughput,0.448137696581202,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511570706233591,catapult,CLB,207,catapult_fpga_area
Throughput,0.511570706233591,catapult,LUT,1010,catapult_fpga_area
Throughput,0.511570706233591,catapult,FF,376,catapult_fpga_area
Throughput,0.511570706233591,catapult,DSP,1,catapult_fpga_area
Throughput,0.511570706233591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526898705831399,catapult,CLB,157,catapult_fpga_area
Throughput,0.526898705831399,catapult,LUT,815,catapult_fpga_area
Throughput,0.526898705831399,catapult,FF,263,catapult_fpga_area
Throughput,0.526898705831399,catapult,DSP,1,catapult_fpga_area
Throughput,0.526898705831399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556912255689555,catapult,CLB,208,catapult_fpga_area
Throughput,0.556912255689555,catapult,LUT,1093,catapult_fpga_area
Throughput,0.556912255689555,catapult,FF,265,catapult_fpga_area
Throughput,0.556912255689555,catapult,DSP,1,catapult_fpga_area
Throughput,0.556912255689555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532185515613259,catapult,CLB,292,catapult_fpga_area
Throughput,0.532185515613259,catapult,LUT,1337,catapult_fpga_area
Throughput,0.532185515613259,catapult,FF,272,catapult_fpga_area
Throughput,0.532185515613259,catapult,DSP,1,catapult_fpga_area
Throughput,0.532185515613259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.600776684097201,catapult,CLB,93,catapult_fpga_area
Throughput,0.600776684097201,catapult,LUT,375,catapult_fpga_area
Throughput,0.600776684097201,catapult,FF,255,catapult_fpga_area
Throughput,0.600776684097201,catapult,DSP,1,catapult_fpga_area
Throughput,0.600776684097201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582464102737348,catapult,CLB,125,catapult_fpga_area
Throughput,0.582464102737348,catapult,LUT,471,catapult_fpga_area
Throughput,0.582464102737348,catapult,FF,257,catapult_fpga_area
Throughput,0.582464102737348,catapult,DSP,1,catapult_fpga_area
Throughput,0.582464102737348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.607139843127207,catapult,CLB,148,catapult_fpga_area
Throughput,0.607139843127207,catapult,LUT,633,catapult_fpga_area
Throughput,0.607139843127207,catapult,FF,266,catapult_fpga_area
Throughput,0.607139843127207,catapult,DSP,1,catapult_fpga_area
Throughput,0.607139843127207,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529606036661448,catapult,CLB,132,catapult_fpga_area
Throughput,0.529606036661448,catapult,LUT,627,catapult_fpga_area
Throughput,0.529606036661448,catapult,FF,368,catapult_fpga_area
Throughput,0.529606036661448,catapult,DSP,1,catapult_fpga_area
Throughput,0.529606036661448,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52256132387776,catapult,CLB,182,catapult_fpga_area
Throughput,0.52256132387776,catapult,LUT,791,catapult_fpga_area
Throughput,0.52256132387776,catapult,FF,370,catapult_fpga_area
Throughput,0.52256132387776,catapult,DSP,1,catapult_fpga_area
Throughput,0.52256132387776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507861441178726,catapult,CLB,237,catapult_fpga_area
Throughput,0.507861441178726,catapult,LUT,978,catapult_fpga_area
Throughput,0.507861441178726,catapult,FF,377,catapult_fpga_area
Throughput,0.507861441178726,catapult,DSP,1,catapult_fpga_area
Throughput,0.507861441178726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528587323947384,catapult,CLB,181,catapult_fpga_area
Throughput,0.528587323947384,catapult,LUT,802,catapult_fpga_area
Throughput,0.528587323947384,catapult,FF,263,catapult_fpga_area
Throughput,0.528587323947384,catapult,DSP,1,catapult_fpga_area
Throughput,0.528587323947384,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526684468601705,catapult,CLB,225,catapult_fpga_area
Throughput,0.526684468601705,catapult,LUT,1027,catapult_fpga_area
Throughput,0.526684468601705,catapult,FF,265,catapult_fpga_area
Throughput,0.526684468601705,catapult,DSP,1,catapult_fpga_area
Throughput,0.526684468601705,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512126646871265,catapult,CLB,319,catapult_fpga_area
Throughput,0.512126646871265,catapult,LUT,1347,catapult_fpga_area
Throughput,0.512126646871265,catapult,FF,274,catapult_fpga_area
Throughput,0.512126646871265,catapult,DSP,1,catapult_fpga_area
Throughput,0.512126646871265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508828168727421,catapult,CLB,234,catapult_fpga_area
Throughput,0.508828168727421,catapult,LUT,1211,catapult_fpga_area
Throughput,0.508828168727421,catapult,FF,264,catapult_fpga_area
Throughput,0.508828168727421,catapult,DSP,1,catapult_fpga_area
Throughput,0.508828168727421,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525138373961539,catapult,CLB,454,catapult_fpga_area
Throughput,0.525138373961539,catapult,LUT,2022,catapult_fpga_area
Throughput,0.525138373961539,catapult,FF,279,catapult_fpga_area
Throughput,0.525138373961539,catapult,DSP,1,catapult_fpga_area
Throughput,0.525138373961539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475516827351728,catapult,CLB,119,catapult_fpga_area
Throughput,0.475516827351728,catapult,LUT,602,catapult_fpga_area
Throughput,0.475516827351728,catapult,FF,370,catapult_fpga_area
Throughput,0.475516827351728,catapult,DSP,1,catapult_fpga_area
Throughput,0.475516827351728,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5055519717538,catapult,CLB,176,catapult_fpga_area
Throughput,0.5055519717538,catapult,LUT,747,catapult_fpga_area
Throughput,0.5055519717538,catapult,FF,372,catapult_fpga_area
Throughput,0.5055519717538,catapult,DSP,1,catapult_fpga_area
Throughput,0.5055519717538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.558908697234129,catapult,CLB,163,catapult_fpga_area
Throughput,0.558908697234129,catapult,LUT,795,catapult_fpga_area
Throughput,0.558908697234129,catapult,FF,263,catapult_fpga_area
Throughput,0.558908697234129,catapult,DSP,1,catapult_fpga_area
Throughput,0.558908697234129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492475467334595,catapult,CLB,188,catapult_fpga_area
Throughput,0.492475467334595,catapult,LUT,961,catapult_fpga_area
Throughput,0.492475467334595,catapult,FF,265,catapult_fpga_area
Throughput,0.492475467334595,catapult,DSP,1,catapult_fpga_area
Throughput,0.492475467334595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534140383843963,catapult,CLB,276,catapult_fpga_area
Throughput,0.534140383843963,catapult,LUT,1386,catapult_fpga_area
Throughput,0.534140383843963,catapult,FF,272,catapult_fpga_area
Throughput,0.534140383843963,catapult,DSP,1,catapult_fpga_area
Throughput,0.534140383843963,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509238088157261,catapult,CLB,261,catapult_fpga_area
Throughput,0.509238088157261,catapult,LUT,1279,catapult_fpga_area
Throughput,0.509238088157261,catapult,FF,264,catapult_fpga_area
Throughput,0.509238088157261,catapult,DSP,1,catapult_fpga_area
Throughput,0.509238088157261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507836165958828,catapult,CLB,310,catapult_fpga_area
Throughput,0.507836165958828,catapult,LUT,1584,catapult_fpga_area
Throughput,0.507836165958828,catapult,FF,267,catapult_fpga_area
Throughput,0.507836165958828,catapult,DSP,1,catapult_fpga_area
Throughput,0.507836165958828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485132860910953,catapult,CLB,469,catapult_fpga_area
Throughput,0.485132860910953,catapult,LUT,2191,catapult_fpga_area
Throughput,0.485132860910953,catapult,FF,280,catapult_fpga_area
Throughput,0.485132860910953,catapult,DSP,1,catapult_fpga_area
Throughput,0.485132860910953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459560090698779,catapult,CLB,358,catapult_fpga_area
Throughput,0.459560090698779,catapult,LUT,1816,catapult_fpga_area
Throughput,0.459560090698779,catapult,FF,269,catapult_fpga_area
Throughput,0.459560090698779,catapult,DSP,1,catapult_fpga_area
Throughput,0.459560090698779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468645726325893,catapult,CLB,465,catapult_fpga_area
Throughput,0.468645726325893,catapult,LUT,2527,catapult_fpga_area
Throughput,0.468645726325893,catapult,FF,272,catapult_fpga_area
Throughput,0.468645726325893,catapult,DSP,1,catapult_fpga_area
Throughput,0.468645726325893,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488557017535288,catapult,CLB,688,catapult_fpga_area
Throughput,0.488557017535288,catapult,LUT,3465,catapult_fpga_area
Throughput,0.488557017535288,catapult,FF,283,catapult_fpga_area
Throughput,0.488557017535288,catapult,DSP,1,catapult_fpga_area
Throughput,0.488557017535288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530725278551163,catapult,CLB,154,catapult_fpga_area
Throughput,0.530725278551163,catapult,LUT,782,catapult_fpga_area
Throughput,0.530725278551163,catapult,FF,263,catapult_fpga_area
Throughput,0.530725278551163,catapult,DSP,1,catapult_fpga_area
Throughput,0.530725278551163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.550848858090317,catapult,CLB,199,catapult_fpga_area
Throughput,0.550848858090317,catapult,LUT,916,catapult_fpga_area
Throughput,0.550848858090317,catapult,FF,265,catapult_fpga_area
Throughput,0.550848858090317,catapult,DSP,1,catapult_fpga_area
Throughput,0.550848858090317,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522939800216079,catapult,CLB,330,catapult_fpga_area
Throughput,0.522939800216079,catapult,LUT,1334,catapult_fpga_area
Throughput,0.522939800216079,catapult,FF,274,catapult_fpga_area
Throughput,0.522939800216079,catapult,DSP,1,catapult_fpga_area
Throughput,0.522939800216079,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485265636835932,catapult,CLB,226,catapult_fpga_area
Throughput,0.485265636835932,catapult,LUT,1159,catapult_fpga_area
Throughput,0.485265636835932,catapult,FF,264,catapult_fpga_area
Throughput,0.485265636835932,catapult,DSP,1,catapult_fpga_area
Throughput,0.485265636835932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474837866610446,catapult,CLB,289,catapult_fpga_area
Throughput,0.474837866610446,catapult,LUT,1491,catapult_fpga_area
Throughput,0.474837866610446,catapult,FF,266,catapult_fpga_area
Throughput,0.474837866610446,catapult,DSP,1,catapult_fpga_area
Throughput,0.474837866610446,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528221836268134,catapult,CLB,507,catapult_fpga_area
Throughput,0.528221836268134,catapult,LUT,2194,catapult_fpga_area
Throughput,0.528221836268134,catapult,FF,285,catapult_fpga_area
Throughput,0.528221836268134,catapult,DSP,1,catapult_fpga_area
Throughput,0.528221836268134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481171749444247,catapult,CLB,401,catapult_fpga_area
Throughput,0.481171749444247,catapult,LUT,2045,catapult_fpga_area
Throughput,0.481171749444247,catapult,FF,268,catapult_fpga_area
Throughput,0.481171749444247,catapult,DSP,1,catapult_fpga_area
Throughput,0.481171749444247,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51819378374737,catapult,CLB,508,catapult_fpga_area
Throughput,0.51819378374737,catapult,LUT,2721,catapult_fpga_area
Throughput,0.51819378374737,catapult,FF,274,catapult_fpga_area
Throughput,0.51819378374737,catapult,DSP,1,catapult_fpga_area
Throughput,0.51819378374737,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488540309949514,catapult,CLB,695,catapult_fpga_area
Throughput,0.488540309949514,catapult,LUT,3443,catapult_fpga_area
Throughput,0.488540309949514,catapult,FF,284,catapult_fpga_area
Throughput,0.488540309949514,catapult,DSP,1,catapult_fpga_area
Throughput,0.488540309949514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585881429316335,catapult,CLB,103,catapult_fpga_area
Throughput,0.585881429316335,catapult,LUT,429,catapult_fpga_area
Throughput,0.585881429316335,catapult,FF,330,catapult_fpga_area
Throughput,0.585881429316335,catapult,DSP,1,catapult_fpga_area
Throughput,0.585881429316335,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582600518980542,catapult,CLB,134,catapult_fpga_area
Throughput,0.582600518980542,catapult,LUT,548,catapult_fpga_area
Throughput,0.582600518980542,catapult,FF,332,catapult_fpga_area
Throughput,0.582600518980542,catapult,DSP,1,catapult_fpga_area
Throughput,0.582600518980542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566432314736983,catapult,CLB,240,catapult_fpga_area
Throughput,0.566432314736983,catapult,LUT,753,catapult_fpga_area
Throughput,0.566432314736983,catapult,FF,305,catapult_fpga_area
Throughput,0.566432314736983,catapult,DSP,1,catapult_fpga_area
Throughput,0.566432314736983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509116753708661,catapult,CLB,120,catapult_fpga_area
Throughput,0.509116753708661,catapult,LUT,638,catapult_fpga_area
Throughput,0.509116753708661,catapult,FF,407,catapult_fpga_area
Throughput,0.509116753708661,catapult,DSP,1,catapult_fpga_area
Throughput,0.509116753708661,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446369387630301,catapult,CLB,202,catapult_fpga_area
Throughput,0.446369387630301,catapult,LUT,856,catapult_fpga_area
Throughput,0.446369387630301,catapult,FF,409,catapult_fpga_area
Throughput,0.446369387630301,catapult,DSP,1,catapult_fpga_area
Throughput,0.446369387630301,catapult,BRAM,0,catapult_fpga_area
Throughput,0.461032814932669,catapult,CLB,275,catapult_fpga_area
Throughput,0.461032814932669,catapult,LUT,1073,catapult_fpga_area
Throughput,0.461032814932669,catapult,FF,340,catapult_fpga_area
Throughput,0.461032814932669,catapult,DSP,1,catapult_fpga_area
Throughput,0.461032814932669,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543389664728577,catapult,CLB,235,catapult_fpga_area
Throughput,0.543389664728577,catapult,LUT,1045,catapult_fpga_area
Throughput,0.543389664728577,catapult,FF,415,catapult_fpga_area
Throughput,0.543389664728577,catapult,DSP,1,catapult_fpga_area
Throughput,0.543389664728577,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502200643218584,catapult,CLB,258,catapult_fpga_area
Throughput,0.502200643218584,catapult,LUT,1225,catapult_fpga_area
Throughput,0.502200643218584,catapult,FF,417,catapult_fpga_area
Throughput,0.502200643218584,catapult,DSP,1,catapult_fpga_area
Throughput,0.502200643218584,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544846892574718,catapult,CLB,331,catapult_fpga_area
Throughput,0.544846892574718,catapult,LUT,1347,catapult_fpga_area
Throughput,0.544846892574718,catapult,FF,276,catapult_fpga_area
Throughput,0.544846892574718,catapult,DSP,1,catapult_fpga_area
Throughput,0.544846892574718,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506390393571678,catapult,CLB,259,catapult_fpga_area
Throughput,0.506390393571678,catapult,LUT,1320,catapult_fpga_area
Throughput,0.506390393571678,catapult,FF,571,catapult_fpga_area
Throughput,0.506390393571678,catapult,DSP,1,catapult_fpga_area
Throughput,0.506390393571678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554423914742908,catapult,CLB,329,catapult_fpga_area
Throughput,0.554423914742908,catapult,LUT,1606,catapult_fpga_area
Throughput,0.554423914742908,catapult,FF,576,catapult_fpga_area
Throughput,0.554423914742908,catapult,DSP,1,catapult_fpga_area
Throughput,0.554423914742908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479259333455704,catapult,CLB,408,catapult_fpga_area
Throughput,0.479259333455704,catapult,LUT,1870,catapult_fpga_area
Throughput,0.479259333455704,catapult,FF,282,catapult_fpga_area
Throughput,0.479259333455704,catapult,DSP,1,catapult_fpga_area
Throughput,0.479259333455704,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481196060929045,catapult,CLB,143,catapult_fpga_area
Throughput,0.481196060929045,catapult,LUT,678,catapult_fpga_area
Throughput,0.481196060929045,catapult,FF,408,catapult_fpga_area
Throughput,0.481196060929045,catapult,DSP,1,catapult_fpga_area
Throughput,0.481196060929045,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513210289455735,catapult,CLB,185,catapult_fpga_area
Throughput,0.513210289455735,catapult,LUT,863,catapult_fpga_area
Throughput,0.513210289455735,catapult,FF,410,catapult_fpga_area
Throughput,0.513210289455735,catapult,DSP,1,catapult_fpga_area
Throughput,0.513210289455735,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519712972919316,catapult,CLB,296,catapult_fpga_area
Throughput,0.519712972919316,catapult,LUT,1098,catapult_fpga_area
Throughput,0.519712972919316,catapult,FF,341,catapult_fpga_area
Throughput,0.519712972919316,catapult,DSP,1,catapult_fpga_area
Throughput,0.519712972919316,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556245299727217,catapult,CLB,199,catapult_fpga_area
Throughput,0.556245299727217,catapult,LUT,1035,catapult_fpga_area
Throughput,0.556245299727217,catapult,FF,416,catapult_fpga_area
Throughput,0.556245299727217,catapult,DSP,1,catapult_fpga_area
Throughput,0.556245299727217,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515327913457891,catapult,CLB,265,catapult_fpga_area
Throughput,0.515327913457891,catapult,LUT,1261,catapult_fpga_area
Throughput,0.515327913457891,catapult,FF,419,catapult_fpga_area
Throughput,0.515327913457891,catapult,DSP,1,catapult_fpga_area
Throughput,0.515327913457891,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524772406207428,catapult,CLB,344,catapult_fpga_area
Throughput,0.524772406207428,catapult,LUT,1503,catapult_fpga_area
Throughput,0.524772406207428,catapult,FF,274,catapult_fpga_area
Throughput,0.524772406207428,catapult,DSP,1,catapult_fpga_area
Throughput,0.524772406207428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517551999743294,catapult,CLB,314,catapult_fpga_area
Throughput,0.517551999743294,catapult,LUT,1579,catapult_fpga_area
Throughput,0.517551999743294,catapult,FF,576,catapult_fpga_area
Throughput,0.517551999743294,catapult,DSP,1,catapult_fpga_area
Throughput,0.517551999743294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512147105037274,catapult,CLB,387,catapult_fpga_area
Throughput,0.512147105037274,catapult,LUT,1929,catapult_fpga_area
Throughput,0.512147105037274,catapult,FF,579,catapult_fpga_area
Throughput,0.512147105037274,catapult,DSP,1,catapult_fpga_area
Throughput,0.512147105037274,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50066864297269,catapult,CLB,449,catapult_fpga_area
Throughput,0.50066864297269,catapult,LUT,2246,catapult_fpga_area
Throughput,0.50066864297269,catapult,FF,287,catapult_fpga_area
Throughput,0.50066864297269,catapult,DSP,1,catapult_fpga_area
Throughput,0.50066864297269,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500451407169267,catapult,CLB,517,catapult_fpga_area
Throughput,0.500451407169267,catapult,LUT,2448,catapult_fpga_area
Throughput,0.500451407169267,catapult,FF,887,catapult_fpga_area
Throughput,0.500451407169267,catapult,DSP,1,catapult_fpga_area
Throughput,0.500451407169267,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494821691003647,catapult,CLB,647,catapult_fpga_area
Throughput,0.494821691003647,catapult,LUT,3503,catapult_fpga_area
Throughput,0.494821691003647,catapult,FF,893,catapult_fpga_area
Throughput,0.494821691003647,catapult,DSP,1,catapult_fpga_area
Throughput,0.494821691003647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495568870940486,catapult,CLB,709,catapult_fpga_area
Throughput,0.495568870940486,catapult,LUT,3441,catapult_fpga_area
Throughput,0.495568870940486,catapult,FF,291,catapult_fpga_area
Throughput,0.495568870940486,catapult,DSP,1,catapult_fpga_area
Throughput,0.495568870940486,catapult,BRAM,0,catapult_fpga_area
Throughput,0.557840221172491,catapult,CLB,206,catapult_fpga_area
Throughput,0.557840221172491,catapult,LUT,1022,catapult_fpga_area
Throughput,0.557840221172491,catapult,FF,415,catapult_fpga_area
Throughput,0.557840221172491,catapult,DSP,1,catapult_fpga_area
Throughput,0.557840221172491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483377377068674,catapult,CLB,265,catapult_fpga_area
Throughput,0.483377377068674,catapult,LUT,1281,catapult_fpga_area
Throughput,0.483377377068674,catapult,FF,421,catapult_fpga_area
Throughput,0.483377377068674,catapult,DSP,1,catapult_fpga_area
Throughput,0.483377377068674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529190687513957,catapult,CLB,336,catapult_fpga_area
Throughput,0.529190687513957,catapult,LUT,1588,catapult_fpga_area
Throughput,0.529190687513957,catapult,FF,277,catapult_fpga_area
Throughput,0.529190687513957,catapult,DSP,1,catapult_fpga_area
Throughput,0.529190687513957,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48965937335352,catapult,CLB,349,catapult_fpga_area
Throughput,0.48965937335352,catapult,LUT,1580,catapult_fpga_area
Throughput,0.48965937335352,catapult,FF,576,catapult_fpga_area
Throughput,0.48965937335352,catapult,DSP,1,catapult_fpga_area
Throughput,0.48965937335352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524385498853169,catapult,CLB,427,catapult_fpga_area
Throughput,0.524385498853169,catapult,LUT,2044,catapult_fpga_area
Throughput,0.524385498853169,catapult,FF,581,catapult_fpga_area
Throughput,0.524385498853169,catapult,DSP,1,catapult_fpga_area
Throughput,0.524385498853169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535643599889229,catapult,CLB,496,catapult_fpga_area
Throughput,0.535643599889229,catapult,LUT,2198,catapult_fpga_area
Throughput,0.535643599889229,catapult,FF,283,catapult_fpga_area
Throughput,0.535643599889229,catapult,DSP,1,catapult_fpga_area
Throughput,0.535643599889229,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522943902238775,catapult,CLB,536,catapult_fpga_area
Throughput,0.522943902238775,catapult,LUT,2625,catapult_fpga_area
Throughput,0.522943902238775,catapult,FF,895,catapult_fpga_area
Throughput,0.522943902238775,catapult,DSP,1,catapult_fpga_area
Throughput,0.522943902238775,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479566165264255,catapult,CLB,678,catapult_fpga_area
Throughput,0.479566165264255,catapult,LUT,3607,catapult_fpga_area
Throughput,0.479566165264255,catapult,FF,903,catapult_fpga_area
Throughput,0.479566165264255,catapult,DSP,1,catapult_fpga_area
Throughput,0.479566165264255,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515177383300731,catapult,CLB,738,catapult_fpga_area
Throughput,0.515177383300731,catapult,LUT,3693,catapult_fpga_area
Throughput,0.515177383300731,catapult,FF,301,catapult_fpga_area
Throughput,0.515177383300731,catapult,DSP,1,catapult_fpga_area
Throughput,0.515177383300731,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484970991460146,catapult,CLB,345,catapult_fpga_area
Throughput,0.484970991460146,catapult,LUT,1694,catapult_fpga_area
Throughput,0.484970991460146,catapult,FF,575,catapult_fpga_area
Throughput,0.484970991460146,catapult,DSP,1,catapult_fpga_area
Throughput,0.484970991460146,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474716819549218,catapult,CLB,424,catapult_fpga_area
Throughput,0.474716819549218,catapult,LUT,2003,catapult_fpga_area
Throughput,0.474716819549218,catapult,FF,580,catapult_fpga_area
Throughput,0.474716819549218,catapult,DSP,1,catapult_fpga_area
Throughput,0.474716819549218,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514386357650777,catapult,CLB,512,catapult_fpga_area
Throughput,0.514386357650777,catapult,LUT,2435,catapult_fpga_area
Throughput,0.514386357650777,catapult,FF,285,catapult_fpga_area
Throughput,0.514386357650777,catapult,DSP,1,catapult_fpga_area
Throughput,0.514386357650777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505917463613151,catapult,CLB,553,catapult_fpga_area
Throughput,0.505917463613151,catapult,LUT,2683,catapult_fpga_area
Throughput,0.505917463613151,catapult,FF,892,catapult_fpga_area
Throughput,0.505917463613151,catapult,DSP,1,catapult_fpga_area
Throughput,0.505917463613151,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504600951475554,catapult,CLB,657,catapult_fpga_area
Throughput,0.504600951475554,catapult,LUT,3594,catapult_fpga_area
Throughput,0.504600951475554,catapult,FF,897,catapult_fpga_area
Throughput,0.504600951475554,catapult,DSP,1,catapult_fpga_area
Throughput,0.504600951475554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487756102438537,catapult,CLB,765,catapult_fpga_area
Throughput,0.487756102438537,catapult,LUT,3969,catapult_fpga_area
Throughput,0.487756102438537,catapult,FF,306,catapult_fpga_area
Throughput,0.487756102438537,catapult,DSP,1,catapult_fpga_area
Throughput,0.487756102438537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544734703304797,catapult,CLB,120,catapult_fpga_area
Throughput,0.544734703304797,catapult,LUT,644,catapult_fpga_area
Throughput,0.544734703304797,catapult,FF,257,catapult_fpga_area
Throughput,0.544734703304797,catapult,DSP,1,catapult_fpga_area
Throughput,0.544734703304797,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554379347373545,catapult,CLB,146,catapult_fpga_area
Throughput,0.554379347373545,catapult,LUT,749,catapult_fpga_area
Throughput,0.554379347373545,catapult,FF,259,catapult_fpga_area
Throughput,0.554379347373545,catapult,DSP,1,catapult_fpga_area
Throughput,0.554379347373545,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517850299835324,catapult,CLB,146,catapult_fpga_area
Throughput,0.517850299835324,catapult,LUT,820,catapult_fpga_area
Throughput,0.517850299835324,catapult,FF,374,catapult_fpga_area
Throughput,0.517850299835324,catapult,DSP,1,catapult_fpga_area
Throughput,0.517850299835324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514312017671761,catapult,CLB,269,catapult_fpga_area
Throughput,0.514312017671761,catapult,LUT,1302,catapult_fpga_area
Throughput,0.514312017671761,catapult,FF,385,catapult_fpga_area
Throughput,0.514312017671761,catapult,DSP,1,catapult_fpga_area
Throughput,0.514312017671761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539234718088089,catapult,CLB,213,catapult_fpga_area
Throughput,0.539234718088089,catapult,LUT,1058,catapult_fpga_area
Throughput,0.539234718088089,catapult,FF,269,catapult_fpga_area
Throughput,0.539234718088089,catapult,DSP,1,catapult_fpga_area
Throughput,0.539234718088089,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544434868440036,catapult,CLB,268,catapult_fpga_area
Throughput,0.544434868440036,catapult,LUT,1308,catapult_fpga_area
Throughput,0.544434868440036,catapult,FF,270,catapult_fpga_area
Throughput,0.544434868440036,catapult,DSP,1,catapult_fpga_area
Throughput,0.544434868440036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508496208906514,catapult,CLB,398,catapult_fpga_area
Throughput,0.508496208906514,catapult,LUT,1803,catapult_fpga_area
Throughput,0.508496208906514,catapult,FF,277,catapult_fpga_area
Throughput,0.508496208906514,catapult,DSP,1,catapult_fpga_area
Throughput,0.508496208906514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480551365414622,catapult,CLB,314,catapult_fpga_area
Throughput,0.480551365414622,catapult,LUT,1693,catapult_fpga_area
Throughput,0.480551365414622,catapult,FF,275,catapult_fpga_area
Throughput,0.480551365414622,catapult,DSP,1,catapult_fpga_area
Throughput,0.480551365414622,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467972872548524,catapult,CLB,408,catapult_fpga_area
Throughput,0.467972872548524,catapult,LUT,1940,catapult_fpga_area
Throughput,0.467972872548524,catapult,FF,282,catapult_fpga_area
Throughput,0.467972872548524,catapult,DSP,1,catapult_fpga_area
Throughput,0.467972872548524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518530732798002,catapult,CLB,547,catapult_fpga_area
Throughput,0.518530732798002,catapult,LUT,2814,catapult_fpga_area
Throughput,0.518530732798002,catapult,FF,291,catapult_fpga_area
Throughput,0.518530732798002,catapult,DSP,1,catapult_fpga_area
Throughput,0.518530732798002,catapult,BRAM,0,catapult_fpga_area
Throughput,0.469085836140812,catapult,CLB,149,catapult_fpga_area
Throughput,0.469085836140812,catapult,LUT,751,catapult_fpga_area
Throughput,0.469085836140812,catapult,FF,375,catapult_fpga_area
Throughput,0.469085836140812,catapult,DSP,1,catapult_fpga_area
Throughput,0.469085836140812,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495757554725437,catapult,CLB,172,catapult_fpga_area
Throughput,0.495757554725437,catapult,LUT,900,catapult_fpga_area
Throughput,0.495757554725437,catapult,FF,382,catapult_fpga_area
Throughput,0.495757554725437,catapult,DSP,1,catapult_fpga_area
Throughput,0.495757554725437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517091155414332,catapult,CLB,298,catapult_fpga_area
Throughput,0.517091155414332,catapult,LUT,1201,catapult_fpga_area
Throughput,0.517091155414332,catapult,FF,384,catapult_fpga_area
Throughput,0.517091155414332,catapult,DSP,1,catapult_fpga_area
Throughput,0.517091155414332,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549205519295787,catapult,CLB,205,catapult_fpga_area
Throughput,0.549205519295787,catapult,LUT,1085,catapult_fpga_area
Throughput,0.549205519295787,catapult,FF,266,catapult_fpga_area
Throughput,0.549205519295787,catapult,DSP,1,catapult_fpga_area
Throughput,0.549205519295787,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518100890822672,catapult,CLB,268,catapult_fpga_area
Throughput,0.518100890822672,catapult,LUT,1278,catapult_fpga_area
Throughput,0.518100890822672,catapult,FF,267,catapult_fpga_area
Throughput,0.518100890822672,catapult,DSP,1,catapult_fpga_area
Throughput,0.518100890822672,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541579494933795,catapult,CLB,392,catapult_fpga_area
Throughput,0.541579494933795,catapult,LUT,1766,catapult_fpga_area
Throughput,0.541579494933795,catapult,FF,281,catapult_fpga_area
Throughput,0.541579494933795,catapult,DSP,1,catapult_fpga_area
Throughput,0.541579494933795,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487080672249261,catapult,CLB,321,catapult_fpga_area
Throughput,0.487080672249261,catapult,LUT,1663,catapult_fpga_area
Throughput,0.487080672249261,catapult,FF,276,catapult_fpga_area
Throughput,0.487080672249261,catapult,DSP,1,catapult_fpga_area
Throughput,0.487080672249261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494832709431759,catapult,CLB,376,catapult_fpga_area
Throughput,0.494832709431759,catapult,LUT,2031,catapult_fpga_area
Throughput,0.494832709431759,catapult,FF,279,catapult_fpga_area
Throughput,0.494832709431759,catapult,DSP,1,catapult_fpga_area
Throughput,0.494832709431759,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486914892632832,catapult,CLB,641,catapult_fpga_area
Throughput,0.486914892632832,catapult,LUT,3000,catapult_fpga_area
Throughput,0.486914892632832,catapult,FF,288,catapult_fpga_area
Throughput,0.486914892632832,catapult,DSP,1,catapult_fpga_area
Throughput,0.486914892632832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476919481683907,catapult,CLB,498,catapult_fpga_area
Throughput,0.476919481683907,catapult,LUT,2662,catapult_fpga_area
Throughput,0.476919481683907,catapult,FF,285,catapult_fpga_area
Throughput,0.476919481683907,catapult,DSP,1,catapult_fpga_area
Throughput,0.476919481683907,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473289661318651,catapult,CLB,629,catapult_fpga_area
Throughput,0.473289661318651,catapult,LUT,3202,catapult_fpga_area
Throughput,0.473289661318651,catapult,FF,284,catapult_fpga_area
Throughput,0.473289661318651,catapult,DSP,1,catapult_fpga_area
Throughput,0.473289661318651,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504805241089935,catapult,CLB,776,catapult_fpga_area
Throughput,0.504805241089935,catapult,LUT,4051,catapult_fpga_area
Throughput,0.504805241089935,catapult,FF,301,catapult_fpga_area
Throughput,0.504805241089935,catapult,DSP,1,catapult_fpga_area
Throughput,0.504805241089935,catapult,BRAM,0,catapult_fpga_area
Throughput,0.531375039188909,catapult,CLB,195,catapult_fpga_area
Throughput,0.531375039188909,catapult,LUT,1006,catapult_fpga_area
Throughput,0.531375039188909,catapult,FF,267,catapult_fpga_area
Throughput,0.531375039188909,catapult,DSP,1,catapult_fpga_area
Throughput,0.531375039188909,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50611026928103,catapult,CLB,234,catapult_fpga_area
Throughput,0.50611026928103,catapult,LUT,1156,catapult_fpga_area
Throughput,0.50611026928103,catapult,FF,268,catapult_fpga_area
Throughput,0.50611026928103,catapult,DSP,1,catapult_fpga_area
Throughput,0.50611026928103,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524616583969606,catapult,CLB,418,catapult_fpga_area
Throughput,0.524616583969606,catapult,LUT,1865,catapult_fpga_area
Throughput,0.524616583969606,catapult,FF,278,catapult_fpga_area
Throughput,0.524616583969606,catapult,DSP,1,catapult_fpga_area
Throughput,0.524616583969606,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504930392820698,catapult,CLB,309,catapult_fpga_area
Throughput,0.504930392820698,catapult,LUT,1693,catapult_fpga_area
Throughput,0.504930392820698,catapult,FF,271,catapult_fpga_area
Throughput,0.504930392820698,catapult,DSP,1,catapult_fpga_area
Throughput,0.504930392820698,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514189046744926,catapult,CLB,466,catapult_fpga_area
Throughput,0.514189046744926,catapult,LUT,2206,catapult_fpga_area
Throughput,0.514189046744926,catapult,FF,282,catapult_fpga_area
Throughput,0.514189046744926,catapult,DSP,1,catapult_fpga_area
Throughput,0.514189046744926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446172420654928,catapult,CLB,587,catapult_fpga_area
Throughput,0.446172420654928,catapult,LUT,2879,catapult_fpga_area
Throughput,0.446172420654928,catapult,FF,287,catapult_fpga_area
Throughput,0.446172420654928,catapult,DSP,1,catapult_fpga_area
Throughput,0.446172420654928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491263372188991,catapult,CLB,505,catapult_fpga_area
Throughput,0.491263372188991,catapult,LUT,2684,catapult_fpga_area
Throughput,0.491263372188991,catapult,FF,286,catapult_fpga_area
Throughput,0.491263372188991,catapult,DSP,1,catapult_fpga_area
Throughput,0.491263372188991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479460855856806,catapult,CLB,624,catapult_fpga_area
Throughput,0.479460855856806,catapult,LUT,3040,catapult_fpga_area
Throughput,0.479460855856806,catapult,FF,292,catapult_fpga_area
Throughput,0.479460855856806,catapult,DSP,1,catapult_fpga_area
Throughput,0.479460855856806,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498454293236673,catapult,CLB,834,catapult_fpga_area
Throughput,0.498454293236673,catapult,LUT,4431,catapult_fpga_area
Throughput,0.498454293236673,catapult,FF,302,catapult_fpga_area
Throughput,0.498454293236673,catapult,DSP,1,catapult_fpga_area
Throughput,0.498454293236673,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493249632159087,catapult,CLB,260,catapult_fpga_area
Throughput,0.493249632159087,catapult,LUT,1379,catapult_fpga_area
Throughput,0.493249632159087,catapult,FF,274,catapult_fpga_area
Throughput,0.493249632159087,catapult,DSP,1,catapult_fpga_area
Throughput,0.493249632159087,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492400293864495,catapult,CLB,360,catapult_fpga_area
Throughput,0.492400293864495,catapult,LUT,1708,catapult_fpga_area
Throughput,0.492400293864495,catapult,FF,276,catapult_fpga_area
Throughput,0.492400293864495,catapult,DSP,1,catapult_fpga_area
Throughput,0.492400293864495,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506648238181417,catapult,CLB,520,catapult_fpga_area
Throughput,0.506648238181417,catapult,LUT,2571,catapult_fpga_area
Throughput,0.506648238181417,catapult,FF,286,catapult_fpga_area
Throughput,0.506648238181417,catapult,DSP,1,catapult_fpga_area
Throughput,0.506648238181417,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50809961597831,catapult,CLB,500,catapult_fpga_area
Throughput,0.50809961597831,catapult,LUT,2748,catapult_fpga_area
Throughput,0.50809961597831,catapult,FF,293,catapult_fpga_area
Throughput,0.50809961597831,catapult,DSP,1,catapult_fpga_area
Throughput,0.50809961597831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486108478023522,catapult,CLB,654,catapult_fpga_area
Throughput,0.486108478023522,catapult,LUT,3488,catapult_fpga_area
Throughput,0.486108478023522,catapult,FF,298,catapult_fpga_area
Throughput,0.486108478023522,catapult,DSP,1,catapult_fpga_area
Throughput,0.486108478023522,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559047461871,catapult,CLB,796,catapult_fpga_area
Throughput,0.52559047461871,catapult,LUT,4429,catapult_fpga_area
Throughput,0.52559047461871,catapult,FF,307,catapult_fpga_area
Throughput,0.52559047461871,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559047461871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519191121001125,catapult,CLB,126,catapult_fpga_area
Throughput,0.519191121001125,catapult,LUT,648,catapult_fpga_area
Throughput,0.519191121001125,catapult,FF,351,catapult_fpga_area
Throughput,0.519191121001125,catapult,DSP,3,catapult_fpga_area
Throughput,0.519191121001125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502127766410163,catapult,CLB,180,catapult_fpga_area
Throughput,0.502127766410163,catapult,LUT,935,catapult_fpga_area
Throughput,0.502127766410163,catapult,FF,354,catapult_fpga_area
Throughput,0.502127766410163,catapult,DSP,3,catapult_fpga_area
Throughput,0.502127766410163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482192858820199,catapult,CLB,271,catapult_fpga_area
Throughput,0.482192858820199,catapult,LUT,1224,catapult_fpga_area
Throughput,0.482192858820199,catapult,FF,360,catapult_fpga_area
Throughput,0.482192858820199,catapult,DSP,3,catapult_fpga_area
Throughput,0.482192858820199,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532828354141169,catapult,CLB,162,catapult_fpga_area
Throughput,0.532828354141169,catapult,LUT,836,catapult_fpga_area
Throughput,0.532828354141169,catapult,FF,263,catapult_fpga_area
Throughput,0.532828354141169,catapult,DSP,3,catapult_fpga_area
Throughput,0.532828354141169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502899972692531,catapult,CLB,229,catapult_fpga_area
Throughput,0.502899972692531,catapult,LUT,1089,catapult_fpga_area
Throughput,0.502899972692531,catapult,FF,266,catapult_fpga_area
Throughput,0.502899972692531,catapult,DSP,3,catapult_fpga_area
Throughput,0.502899972692531,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511767583822413,catapult,CLB,318,catapult_fpga_area
Throughput,0.511767583822413,catapult,LUT,1582,catapult_fpga_area
Throughput,0.511767583822413,catapult,FF,272,catapult_fpga_area
Throughput,0.511767583822413,catapult,DSP,3,catapult_fpga_area
Throughput,0.511767583822413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523449764264399,catapult,CLB,232,catapult_fpga_area
Throughput,0.523449764264399,catapult,LUT,1170,catapult_fpga_area
Throughput,0.523449764264399,catapult,FF,264,catapult_fpga_area
Throughput,0.523449764264399,catapult,DSP,3,catapult_fpga_area
Throughput,0.523449764264399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510836632912285,catapult,CLB,314,catapult_fpga_area
Throughput,0.510836632912285,catapult,LUT,1507,catapult_fpga_area
Throughput,0.510836632912285,catapult,FF,267,catapult_fpga_area
Throughput,0.510836632912285,catapult,DSP,3,catapult_fpga_area
Throughput,0.510836632912285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477450034853853,catapult,CLB,468,catapult_fpga_area
Throughput,0.477450034853853,catapult,LUT,2314,catapult_fpga_area
Throughput,0.477450034853853,catapult,FF,281,catapult_fpga_area
Throughput,0.477450034853853,catapult,DSP,3,catapult_fpga_area
Throughput,0.477450034853853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493540541394232,catapult,CLB,310,catapult_fpga_area
Throughput,0.493540541394232,catapult,LUT,1657,catapult_fpga_area
Throughput,0.493540541394232,catapult,FF,265,catapult_fpga_area
Throughput,0.493540541394232,catapult,DSP,3,catapult_fpga_area
Throughput,0.493540541394232,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479637930918708,catapult,CLB,412,catapult_fpga_area
Throughput,0.479637930918708,catapult,LUT,2133,catapult_fpga_area
Throughput,0.479637930918708,catapult,FF,268,catapult_fpga_area
Throughput,0.479637930918708,catapult,DSP,3,catapult_fpga_area
Throughput,0.479637930918708,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506190968641976,catapult,CLB,677,catapult_fpga_area
Throughput,0.506190968641976,catapult,LUT,3432,catapult_fpga_area
Throughput,0.506190968641976,catapult,FF,284,catapult_fpga_area
Throughput,0.506190968641976,catapult,DSP,3,catapult_fpga_area
Throughput,0.506190968641976,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,160,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,817,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,263,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,3,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501022587100272,catapult,CLB,215,catapult_fpga_area
Throughput,0.501022587100272,catapult,LUT,1041,catapult_fpga_area
Throughput,0.501022587100272,catapult,FF,266,catapult_fpga_area
Throughput,0.501022587100272,catapult,DSP,3,catapult_fpga_area
Throughput,0.501022587100272,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515539122459616,catapult,CLB,309,catapult_fpga_area
Throughput,0.515539122459616,catapult,LUT,1624,catapult_fpga_area
Throughput,0.515539122459616,catapult,FF,272,catapult_fpga_area
Throughput,0.515539122459616,catapult,DSP,3,catapult_fpga_area
Throughput,0.515539122459616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508997031529312,catapult,CLB,201,catapult_fpga_area
Throughput,0.508997031529312,catapult,LUT,1098,catapult_fpga_area
Throughput,0.508997031529312,catapult,FF,264,catapult_fpga_area
Throughput,0.508997031529312,catapult,DSP,3,catapult_fpga_area
Throughput,0.508997031529312,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490577237706748,catapult,CLB,272,catapult_fpga_area
Throughput,0.490577237706748,catapult,LUT,1372,catapult_fpga_area
Throughput,0.490577237706748,catapult,FF,267,catapult_fpga_area
Throughput,0.490577237706748,catapult,DSP,3,catapult_fpga_area
Throughput,0.490577237706748,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517400970747701,catapult,CLB,473,catapult_fpga_area
Throughput,0.517400970747701,catapult,LUT,2258,catapult_fpga_area
Throughput,0.517400970747701,catapult,FF,273,catapult_fpga_area
Throughput,0.517400970747701,catapult,DSP,3,catapult_fpga_area
Throughput,0.517400970747701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505758822836225,catapult,CLB,328,catapult_fpga_area
Throughput,0.505758822836225,catapult,LUT,1762,catapult_fpga_area
Throughput,0.505758822836225,catapult,FF,265,catapult_fpga_area
Throughput,0.505758822836225,catapult,DSP,3,catapult_fpga_area
Throughput,0.505758822836225,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474412558649252,catapult,CLB,435,catapult_fpga_area
Throughput,0.474412558649252,catapult,LUT,2240,catapult_fpga_area
Throughput,0.474412558649252,catapult,FF,268,catapult_fpga_area
Throughput,0.474412558649252,catapult,DSP,3,catapult_fpga_area
Throughput,0.474412558649252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510716100580429,catapult,CLB,668,catapult_fpga_area
Throughput,0.510716100580429,catapult,LUT,3314,catapult_fpga_area
Throughput,0.510716100580429,catapult,FF,278,catapult_fpga_area
Throughput,0.510716100580429,catapult,DSP,3,catapult_fpga_area
Throughput,0.510716100580429,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,236,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1230,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,264,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,3,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525565337494409,catapult,CLB,345,catapult_fpga_area
Throughput,0.525565337494409,catapult,LUT,1673,catapult_fpga_area
Throughput,0.525565337494409,catapult,FF,267,catapult_fpga_area
Throughput,0.525565337494409,catapult,DSP,3,catapult_fpga_area
Throughput,0.525565337494409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515293392598944,catapult,CLB,489,catapult_fpga_area
Throughput,0.515293392598944,catapult,LUT,2440,catapult_fpga_area
Throughput,0.515293392598944,catapult,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,DSP,3,catapult_fpga_area
Throughput,0.515293392598944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475788321775642,catapult,CLB,343,catapult_fpga_area
Throughput,0.475788321775642,catapult,LUT,1867,catapult_fpga_area
Throughput,0.475788321775642,catapult,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,DSP,3,catapult_fpga_area
Throughput,0.475788321775642,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507622974203616,catapult,CLB,446,catapult_fpga_area
Throughput,0.507622974203616,catapult,LUT,2230,catapult_fpga_area
Throughput,0.507622974203616,catapult,FF,268,catapult_fpga_area
Throughput,0.507622974203616,catapult,DSP,3,catapult_fpga_area
Throughput,0.507622974203616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491413531366434,catapult,CLB,732,catapult_fpga_area
Throughput,0.491413531366434,catapult,LUT,3532,catapult_fpga_area
Throughput,0.491413531366434,catapult,FF,280,catapult_fpga_area
Throughput,0.491413531366434,catapult,DSP,3,catapult_fpga_area
Throughput,0.491413531366434,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490118716555524,catapult,CLB,352,catapult_fpga_area
Throughput,0.490118716555524,catapult,LUT,1952,catapult_fpga_area
Throughput,0.490118716555524,catapult,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,DSP,3,catapult_fpga_area
Throughput,0.490118716555524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877374142203,catapult,CLB,513,catapult_fpga_area
Throughput,0.496877374142203,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496877374142203,catapult,FF,271,catapult_fpga_area
Throughput,0.496877374142203,catapult,DSP,3,catapult_fpga_area
Throughput,0.496877374142203,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489952063090147,catapult,CLB,718,catapult_fpga_area
Throughput,0.489952063090147,catapult,LUT,3665,catapult_fpga_area
Throughput,0.489952063090147,catapult,FF,282,catapult_fpga_area
Throughput,0.489952063090147,catapult,DSP,3,catapult_fpga_area
Throughput,0.489952063090147,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585847105622375,catapult,CLB,88,catapult_fpga_area
Throughput,0.585847105622375,catapult,LUT,400,catapult_fpga_area
Throughput,0.585847105622375,catapult,FF,300,catapult_fpga_area
Throughput,0.585847105622375,catapult,DSP,1,catapult_fpga_area
Throughput,0.585847105622375,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621969066990422,catapult,CLB,118,catapult_fpga_area
Throughput,0.621969066990422,catapult,LUT,485,catapult_fpga_area
Throughput,0.621969066990422,catapult,FF,302,catapult_fpga_area
Throughput,0.621969066990422,catapult,DSP,1,catapult_fpga_area
Throughput,0.621969066990422,catapult,BRAM,0,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577877018524426,catapult,CLB,100,catapult_fpga_area
Throughput,0.577877018524426,catapult,LUT,453,catapult_fpga_area
Throughput,0.577877018524426,catapult,FF,257,catapult_fpga_area
Throughput,0.577877018524426,catapult,DSP,1,catapult_fpga_area
Throughput,0.577877018524426,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546570244387953,catapult,CLB,146,catapult_fpga_area
Throughput,0.546570244387953,catapult,LUT,626,catapult_fpga_area
Throughput,0.546570244387953,catapult,FF,260,catapult_fpga_area
Throughput,0.546570244387953,catapult,DSP,1,catapult_fpga_area
Throughput,0.546570244387953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519913465602785,catapult,CLB,193,catapult_fpga_area
Throughput,0.519913465602785,catapult,LUT,891,catapult_fpga_area
Throughput,0.519913465602785,catapult,FF,267,catapult_fpga_area
Throughput,0.519913465602785,catapult,DSP,1,catapult_fpga_area
Throughput,0.519913465602785,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532692681601594,catapult,CLB,254,catapult_fpga_area
Throughput,0.532692681601594,catapult,LUT,1146,catapult_fpga_area
Throughput,0.532692681601594,catapult,FF,274,catapult_fpga_area
Throughput,0.532692681601594,catapult,DSP,1,catapult_fpga_area
Throughput,0.532692681601594,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534453833610626,catapult,CLB,189,catapult_fpga_area
Throughput,0.534453833610626,catapult,LUT,954,catapult_fpga_area
Throughput,0.534453833610626,catapult,FF,266,catapult_fpga_area
Throughput,0.534453833610626,catapult,DSP,1,catapult_fpga_area
Throughput,0.534453833610626,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516831656559162,catapult,CLB,276,catapult_fpga_area
Throughput,0.516831656559162,catapult,LUT,1292,catapult_fpga_area
Throughput,0.516831656559162,catapult,FF,268,catapult_fpga_area
Throughput,0.516831656559162,catapult,DSP,1,catapult_fpga_area
Throughput,0.516831656559162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518661707569193,catapult,CLB,464,catapult_fpga_area
Throughput,0.518661707569193,catapult,LUT,1906,catapult_fpga_area
Throughput,0.518661707569193,catapult,FF,282,catapult_fpga_area
Throughput,0.518661707569193,catapult,DSP,1,catapult_fpga_area
Throughput,0.518661707569193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459959597148986,catapult,CLB,104,catapult_fpga_area
Throughput,0.459959597148986,catapult,LUT,528,catapult_fpga_area
Throughput,0.459959597148986,catapult,FF,346,catapult_fpga_area
Throughput,0.459959597148986,catapult,DSP,1,catapult_fpga_area
Throughput,0.459959597148986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465454653778538,catapult,CLB,170,catapult_fpga_area
Throughput,0.465454653778538,catapult,LUT,748,catapult_fpga_area
Throughput,0.465454653778538,catapult,FF,348,catapult_fpga_area
Throughput,0.465454653778538,catapult,DSP,1,catapult_fpga_area
Throughput,0.465454653778538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502759394939123,catapult,CLB,235,catapult_fpga_area
Throughput,0.502759394939123,catapult,LUT,984,catapult_fpga_area
Throughput,0.502759394939123,catapult,FF,359,catapult_fpga_area
Throughput,0.502759394939123,catapult,DSP,1,catapult_fpga_area
Throughput,0.502759394939123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538190538825604,catapult,CLB,148,catapult_fpga_area
Throughput,0.538190538825604,catapult,LUT,720,catapult_fpga_area
Throughput,0.538190538825604,catapult,FF,265,catapult_fpga_area
Throughput,0.538190538825604,catapult,DSP,1,catapult_fpga_area
Throughput,0.538190538825604,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484310049481958,catapult,CLB,205,catapult_fpga_area
Throughput,0.484310049481958,catapult,LUT,901,catapult_fpga_area
Throughput,0.484310049481958,catapult,FF,267,catapult_fpga_area
Throughput,0.484310049481958,catapult,DSP,1,catapult_fpga_area
Throughput,0.484310049481958,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519432488839993,catapult,CLB,260,catapult_fpga_area
Throughput,0.519432488839993,catapult,LUT,1181,catapult_fpga_area
Throughput,0.519432488839993,catapult,FF,274,catapult_fpga_area
Throughput,0.519432488839993,catapult,DSP,1,catapult_fpga_area
Throughput,0.519432488839993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536325025837458,catapult,CLB,205,catapult_fpga_area
Throughput,0.536325025837458,catapult,LUT,1032,catapult_fpga_area
Throughput,0.536325025837458,catapult,FF,266,catapult_fpga_area
Throughput,0.536325025837458,catapult,DSP,1,catapult_fpga_area
Throughput,0.536325025837458,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510970015257565,catapult,CLB,294,catapult_fpga_area
Throughput,0.510970015257565,catapult,LUT,1481,catapult_fpga_area
Throughput,0.510970015257565,catapult,FF,269,catapult_fpga_area
Throughput,0.510970015257565,catapult,DSP,1,catapult_fpga_area
Throughput,0.510970015257565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499669967986145,catapult,CLB,450,catapult_fpga_area
Throughput,0.499669967986145,catapult,LUT,1998,catapult_fpga_area
Throughput,0.499669967986145,catapult,FF,283,catapult_fpga_area
Throughput,0.499669967986145,catapult,DSP,1,catapult_fpga_area
Throughput,0.499669967986145,catapult,BRAM,0,catapult_fpga_area
Throughput,0.449887887938326,catapult,CLB,295,catapult_fpga_area
Throughput,0.449887887938326,catapult,LUT,1587,catapult_fpga_area
Throughput,0.449887887938326,catapult,FF,271,catapult_fpga_area
Throughput,0.449887887938326,catapult,DSP,1,catapult_fpga_area
Throughput,0.449887887938326,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476696455428166,catapult,CLB,477,catapult_fpga_area
Throughput,0.476696455428166,catapult,LUT,2415,catapult_fpga_area
Throughput,0.476696455428166,catapult,FF,276,catapult_fpga_area
Throughput,0.476696455428166,catapult,DSP,1,catapult_fpga_area
Throughput,0.476696455428166,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488033420528638,catapult,CLB,642,catapult_fpga_area
Throughput,0.488033420528638,catapult,LUT,2985,catapult_fpga_area
Throughput,0.488033420528638,catapult,FF,289,catapult_fpga_area
Throughput,0.488033420528638,catapult,DSP,1,catapult_fpga_area
Throughput,0.488033420528638,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559517083157,catapult,CLB,145,catapult_fpga_area
Throughput,0.52559517083157,catapult,LUT,725,catapult_fpga_area
Throughput,0.52559517083157,catapult,FF,265,catapult_fpga_area
Throughput,0.52559517083157,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559517083157,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540650424086193,catapult,CLB,201,catapult_fpga_area
Throughput,0.540650424086193,catapult,LUT,939,catapult_fpga_area
Throughput,0.540650424086193,catapult,FF,267,catapult_fpga_area
Throughput,0.540650424086193,catapult,DSP,1,catapult_fpga_area
Throughput,0.540650424086193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538183876979777,catapult,CLB,279,catapult_fpga_area
Throughput,0.538183876979777,catapult,LUT,1230,catapult_fpga_area
Throughput,0.538183876979777,catapult,FF,276,catapult_fpga_area
Throughput,0.538183876979777,catapult,DSP,1,catapult_fpga_area
Throughput,0.538183876979777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516904054853858,catapult,CLB,222,catapult_fpga_area
Throughput,0.516904054853858,catapult,LUT,1117,catapult_fpga_area
Throughput,0.516904054853858,catapult,FF,266,catapult_fpga_area
Throughput,0.516904054853858,catapult,DSP,1,catapult_fpga_area
Throughput,0.516904054853858,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513405004671986,catapult,CLB,292,catapult_fpga_area
Throughput,0.513405004671986,catapult,LUT,1472,catapult_fpga_area
Throughput,0.513405004671986,catapult,FF,269,catapult_fpga_area
Throughput,0.513405004671986,catapult,DSP,1,catapult_fpga_area
Throughput,0.513405004671986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517533785899378,catapult,CLB,442,catapult_fpga_area
Throughput,0.517533785899378,catapult,LUT,2135,catapult_fpga_area
Throughput,0.517533785899378,catapult,FF,285,catapult_fpga_area
Throughput,0.517533785899378,catapult,DSP,1,catapult_fpga_area
Throughput,0.517533785899378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498146645405768,catapult,CLB,514,catapult_fpga_area
Throughput,0.498146645405768,catapult,LUT,2625,catapult_fpga_area
Throughput,0.498146645405768,catapult,FF,279,catapult_fpga_area
Throughput,0.498146645405768,catapult,DSP,1,catapult_fpga_area
Throughput,0.498146645405768,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487904362938394,catapult,CLB,536,catapult_fpga_area
Throughput,0.487904362938394,catapult,LUT,2650,catapult_fpga_area
Throughput,0.487904362938394,catapult,FF,282,catapult_fpga_area
Throughput,0.487904362938394,catapult,DSP,1,catapult_fpga_area
Throughput,0.487904362938394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493127041854158,catapult,CLB,225,catapult_fpga_area
Throughput,0.493127041854158,catapult,LUT,1101,catapult_fpga_area
Throughput,0.493127041854158,catapult,FF,266,catapult_fpga_area
Throughput,0.493127041854158,catapult,DSP,1,catapult_fpga_area
Throughput,0.493127041854158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548470835886008,catapult,CLB,259,catapult_fpga_area
Throughput,0.548470835886008,catapult,LUT,1362,catapult_fpga_area
Throughput,0.548470835886008,catapult,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,DSP,1,catapult_fpga_area
Throughput,0.548470835886008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484961583768142,catapult,CLB,428,catapult_fpga_area
Throughput,0.484961583768142,catapult,LUT,1853,catapult_fpga_area
Throughput,0.484961583768142,catapult,FF,279,catapult_fpga_area
Throughput,0.484961583768142,catapult,DSP,1,catapult_fpga_area
Throughput,0.484961583768142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49969418715746,catapult,CLB,338,catapult_fpga_area
Throughput,0.49969418715746,catapult,LUT,1720,catapult_fpga_area
Throughput,0.49969418715746,catapult,FF,272,catapult_fpga_area
Throughput,0.49969418715746,catapult,DSP,1,catapult_fpga_area
Throughput,0.49969418715746,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47976955708634,catapult,CLB,469,catapult_fpga_area
Throughput,0.47976955708634,catapult,LUT,2400,catapult_fpga_area
Throughput,0.47976955708634,catapult,FF,275,catapult_fpga_area
Throughput,0.47976955708634,catapult,DSP,1,catapult_fpga_area
Throughput,0.47976955708634,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50558264355008,catapult,CLB,598,catapult_fpga_area
Throughput,0.50558264355008,catapult,LUT,3147,catapult_fpga_area
Throughput,0.50558264355008,catapult,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,DSP,1,catapult_fpga_area
Throughput,0.50558264355008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.6192832415762,catapult,CLB,146,catapult_fpga_area
Throughput,0.6192832415762,catapult,LUT,621,catapult_fpga_area
Throughput,0.6192832415762,catapult,FF,393,catapult_fpga_area
Throughput,0.6192832415762,catapult,DSP,1,catapult_fpga_area
Throughput,0.6192832415762,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611217428987231,catapult,CLB,235,catapult_fpga_area
Throughput,0.611217428987231,catapult,LUT,763,catapult_fpga_area
Throughput,0.611217428987231,catapult,FF,325,catapult_fpga_area
Throughput,0.611217428987231,catapult,DSP,1,catapult_fpga_area
Throughput,0.611217428987231,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475314313472642,catapult,CLB,151,catapult_fpga_area
Throughput,0.475314313472642,catapult,LUT,723,catapult_fpga_area
Throughput,0.475314313472642,catapult,FF,522,catapult_fpga_area
Throughput,0.475314313472642,catapult,DSP,1,catapult_fpga_area
Throughput,0.475314313472642,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508110200972828,catapult,CLB,223,catapult_fpga_area
Throughput,0.508110200972828,catapult,LUT,1063,catapult_fpga_area
Throughput,0.508110200972828,catapult,FF,524,catapult_fpga_area
Throughput,0.508110200972828,catapult,DSP,1,catapult_fpga_area
Throughput,0.508110200972828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475684891106215,catapult,CLB,271,catapult_fpga_area
Throughput,0.475684891106215,catapult,LUT,1255,catapult_fpga_area
Throughput,0.475684891106215,catapult,FF,384,catapult_fpga_area
Throughput,0.475684891106215,catapult,DSP,1,catapult_fpga_area
Throughput,0.475684891106215,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540829665156129,catapult,CLB,236,catapult_fpga_area
Throughput,0.540829665156129,catapult,LUT,1137,catapult_fpga_area
Throughput,0.540829665156129,catapult,FF,572,catapult_fpga_area
Throughput,0.540829665156129,catapult,DSP,1,catapult_fpga_area
Throughput,0.540829665156129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535876675485411,catapult,CLB,318,catapult_fpga_area
Throughput,0.535876675485411,catapult,LUT,1524,catapult_fpga_area
Throughput,0.535876675485411,catapult,FF,575,catapult_fpga_area
Throughput,0.535876675485411,catapult,DSP,1,catapult_fpga_area
Throughput,0.535876675485411,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556109193152294,catapult,CLB,378,catapult_fpga_area
Throughput,0.556109193152294,catapult,LUT,1701,catapult_fpga_area
Throughput,0.556109193152294,catapult,FF,277,catapult_fpga_area
Throughput,0.556109193152294,catapult,DSP,1,catapult_fpga_area
Throughput,0.556109193152294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507017631031101,catapult,CLB,375,catapult_fpga_area
Throughput,0.507017631031101,catapult,LUT,1779,catapult_fpga_area
Throughput,0.507017631031101,catapult,FF,885,catapult_fpga_area
Throughput,0.507017631031101,catapult,DSP,1,catapult_fpga_area
Throughput,0.507017631031101,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513169468058793,catapult,CLB,524,catapult_fpga_area
Throughput,0.513169468058793,catapult,LUT,2679,catapult_fpga_area
Throughput,0.513169468058793,catapult,FF,885,catapult_fpga_area
Throughput,0.513169468058793,catapult,DSP,1,catapult_fpga_area
Throughput,0.513169468058793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523611474002952,catapult,CLB,546,catapult_fpga_area
Throughput,0.523611474002952,catapult,LUT,2659,catapult_fpga_area
Throughput,0.523611474002952,catapult,FF,289,catapult_fpga_area
Throughput,0.523611474002952,catapult,DSP,1,catapult_fpga_area
Throughput,0.523611474002952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,catapult_fpga_area
Throughput,0.440538337848851,catapult,CLB,178,catapult_fpga_area
Throughput,0.440538337848851,catapult,LUT,971,catapult_fpga_area
Throughput,0.440538337848851,catapult,FF,526,catapult_fpga_area
Throughput,0.440538337848851,catapult,DSP,1,catapult_fpga_area
Throughput,0.440538337848851,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476574004794334,catapult,CLB,297,catapult_fpga_area
Throughput,0.476574004794334,catapult,LUT,1167,catapult_fpga_area
Throughput,0.476574004794334,catapult,FF,382,catapult_fpga_area
Throughput,0.476574004794334,catapult,DSP,1,catapult_fpga_area
Throughput,0.476574004794334,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564224233995074,catapult,CLB,239,catapult_fpga_area
Throughput,0.564224233995074,catapult,LUT,1138,catapult_fpga_area
Throughput,0.564224233995074,catapult,FF,569,catapult_fpga_area
Throughput,0.564224233995074,catapult,DSP,1,catapult_fpga_area
Throughput,0.564224233995074,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536108516941565,catapult,CLB,312,catapult_fpga_area
Throughput,0.536108516941565,catapult,LUT,1510,catapult_fpga_area
Throughput,0.536108516941565,catapult,FF,572,catapult_fpga_area
Throughput,0.536108516941565,catapult,DSP,1,catapult_fpga_area
Throughput,0.536108516941565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560301307631192,catapult,CLB,401,catapult_fpga_area
Throughput,0.560301307631192,catapult,LUT,1838,catapult_fpga_area
Throughput,0.560301307631192,catapult,FF,281,catapult_fpga_area
Throughput,0.560301307631192,catapult,DSP,1,catapult_fpga_area
Throughput,0.560301307631192,catapult,BRAM,0,catapult_fpga_area
Throughput,0.472769873590791,catapult,CLB,415,catapult_fpga_area
Throughput,0.472769873590791,catapult,LUT,1861,catapult_fpga_area
Throughput,0.472769873590791,catapult,FF,886,catapult_fpga_area
Throughput,0.472769873590791,catapult,DSP,1,catapult_fpga_area
Throughput,0.472769873590791,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482325658567454,catapult,CLB,506,catapult_fpga_area
Throughput,0.482325658567454,catapult,LUT,2707,catapult_fpga_area
Throughput,0.482325658567454,catapult,FF,887,catapult_fpga_area
Throughput,0.482325658567454,catapult,DSP,1,catapult_fpga_area
Throughput,0.482325658567454,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,catapult_fpga_area
Throughput,0.460502896793472,catapult,CLB,617,catapult_fpga_area
Throughput,0.460502896793472,catapult,LUT,3023,catapult_fpga_area
Throughput,0.460502896793472,catapult,FF,1504,catapult_fpga_area
Throughput,0.460502896793472,catapult,DSP,1,catapult_fpga_area
Throughput,0.460502896793472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485411915697542,catapult,CLB,779,catapult_fpga_area
Throughput,0.485411915697542,catapult,LUT,4633,catapult_fpga_area
Throughput,0.485411915697542,catapult,FF,1502,catapult_fpga_area
Throughput,0.485411915697542,catapult,DSP,1,catapult_fpga_area
Throughput,0.485411915697542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503195290092085,catapult,CLB,819,catapult_fpga_area
Throughput,0.503195290092085,catapult,LUT,4281,catapult_fpga_area
Throughput,0.503195290092085,catapult,FF,300,catapult_fpga_area
Throughput,0.503195290092085,catapult,DSP,1,catapult_fpga_area
Throughput,0.503195290092085,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553757995573259,catapult,CLB,219,catapult_fpga_area
Throughput,0.553757995573259,catapult,LUT,1035,catapult_fpga_area
Throughput,0.553757995573259,catapult,FF,568,catapult_fpga_area
Throughput,0.553757995573259,catapult,DSP,1,catapult_fpga_area
Throughput,0.553757995573259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511508166483632,catapult,CLB,272,catapult_fpga_area
Throughput,0.511508166483632,catapult,LUT,1367,catapult_fpga_area
Throughput,0.511508166483632,catapult,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,DSP,1,catapult_fpga_area
Throughput,0.511508166483632,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548353841767015,catapult,CLB,314,catapult_fpga_area
Throughput,0.548353841767015,catapult,LUT,1473,catapult_fpga_area
Throughput,0.548353841767015,catapult,FF,275,catapult_fpga_area
Throughput,0.548353841767015,catapult,DSP,1,catapult_fpga_area
Throughput,0.548353841767015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491505072086591,catapult,CLB,376,catapult_fpga_area
Throughput,0.491505072086591,catapult,LUT,1801,catapult_fpga_area
Throughput,0.491505072086591,catapult,FF,882,catapult_fpga_area
Throughput,0.491505072086591,catapult,DSP,1,catapult_fpga_area
Throughput,0.491505072086591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512438942899953,catapult,CLB,516,catapult_fpga_area
Throughput,0.512438942899953,catapult,LUT,2591,catapult_fpga_area
Throughput,0.512438942899953,catapult,FF,887,catapult_fpga_area
Throughput,0.512438942899953,catapult,DSP,1,catapult_fpga_area
Throughput,0.512438942899953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51702912993821,catapult,CLB,559,catapult_fpga_area
Throughput,0.51702912993821,catapult,LUT,2771,catapult_fpga_area
Throughput,0.51702912993821,catapult,FF,287,catapult_fpga_area
Throughput,0.51702912993821,catapult,DSP,1,catapult_fpga_area
Throughput,0.51702912993821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486833585675409,catapult,CLB,687,catapult_fpga_area
Throughput,0.486833585675409,catapult,LUT,3141,catapult_fpga_area
Throughput,0.486833585675409,catapult,FF,1507,catapult_fpga_area
Throughput,0.486833585675409,catapult,DSP,1,catapult_fpga_area
Throughput,0.486833585675409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465860789615404,catapult,CLB,873,catapult_fpga_area
Throughput,0.465860789615404,catapult,LUT,4463,catapult_fpga_area
Throughput,0.465860789615404,catapult,FF,305,catapult_fpga_area
Throughput,0.465860789615404,catapult,DSP,1,catapult_fpga_area
Throughput,0.465860789615404,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501830930148647,catapult,CLB,330,catapult_fpga_area
Throughput,0.501830930148647,catapult,LUT,1607,catapult_fpga_area
Throughput,0.501830930148647,catapult,FF,877,catapult_fpga_area
Throughput,0.501830930148647,catapult,DSP,1,catapult_fpga_area
Throughput,0.501830930148647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495714547734832,catapult,CLB,424,catapult_fpga_area
Throughput,0.495714547734832,catapult,LUT,2174,catapult_fpga_area
Throughput,0.495714547734832,catapult,FF,883,catapult_fpga_area
Throughput,0.495714547734832,catapult,DSP,1,catapult_fpga_area
Throughput,0.495714547734832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505633515816469,catapult,CLB,479,catapult_fpga_area
Throughput,0.505633515816469,catapult,LUT,2235,catapult_fpga_area
Throughput,0.505633515816469,catapult,FF,280,catapult_fpga_area
Throughput,0.505633515816469,catapult,DSP,1,catapult_fpga_area
Throughput,0.505633515816469,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497690467386095,catapult,CLB,645,catapult_fpga_area
Throughput,0.497690467386095,catapult,LUT,3435,catapult_fpga_area
Throughput,0.497690467386095,catapult,FF,1509,catapult_fpga_area
Throughput,0.497690467386095,catapult,DSP,1,catapult_fpga_area
Throughput,0.497690467386095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47436462416328,catapult,CLB,869,catapult_fpga_area
Throughput,0.47436462416328,catapult,LUT,4461,catapult_fpga_area
Throughput,0.47436462416328,catapult,FF,314,catapult_fpga_area
Throughput,0.47436462416328,catapult,DSP,1,catapult_fpga_area
Throughput,0.47436462416328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483029716954246,catapult,CLB,150,catapult_fpga_area
Throughput,0.483029716954246,catapult,LUT,746,catapult_fpga_area
Throughput,0.483029716954246,catapult,FF,336,catapult_fpga_area
Throughput,0.483029716954246,catapult,DSP,1,catapult_fpga_area
Throughput,0.483029716954246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47638556742285,catapult,CLB,182,catapult_fpga_area
Throughput,0.47638556742285,catapult,LUT,836,catapult_fpga_area
Throughput,0.47638556742285,catapult,FF,337,catapult_fpga_area
Throughput,0.47638556742285,catapult,DSP,1,catapult_fpga_area
Throughput,0.47638556742285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467059899965111,catapult,CLB,335,catapult_fpga_area
Throughput,0.467059899965111,catapult,LUT,1310,catapult_fpga_area
Throughput,0.467059899965111,catapult,FF,351,catapult_fpga_area
Throughput,0.467059899965111,catapult,DSP,1,catapult_fpga_area
Throughput,0.467059899965111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542668387287233,catapult,CLB,193,catapult_fpga_area
Throughput,0.542668387287233,catapult,LUT,992,catapult_fpga_area
Throughput,0.542668387287233,catapult,FF,264,catapult_fpga_area
Throughput,0.542668387287233,catapult,DSP,1,catapult_fpga_area
Throughput,0.542668387287233,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530339671953093,catapult,CLB,225,catapult_fpga_area
Throughput,0.530339671953093,catapult,LUT,1120,catapult_fpga_area
Throughput,0.530339671953093,catapult,FF,270,catapult_fpga_area
Throughput,0.530339671953093,catapult,DSP,1,catapult_fpga_area
Throughput,0.530339671953093,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524676038779855,catapult,CLB,250,catapult_fpga_area
Throughput,0.524676038779855,catapult,LUT,1289,catapult_fpga_area
Throughput,0.524676038779855,catapult,FF,265,catapult_fpga_area
Throughput,0.524676038779855,catapult,DSP,1,catapult_fpga_area
Throughput,0.524676038779855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502048105245348,catapult,CLB,341,catapult_fpga_area
Throughput,0.502048105245348,catapult,LUT,1738,catapult_fpga_area
Throughput,0.502048105245348,catapult,FF,266,catapult_fpga_area
Throughput,0.502048105245348,catapult,DSP,1,catapult_fpga_area
Throughput,0.502048105245348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520102210486405,catapult,CLB,478,catapult_fpga_area
Throughput,0.520102210486405,catapult,LUT,2130,catapult_fpga_area
Throughput,0.520102210486405,catapult,FF,275,catapult_fpga_area
Throughput,0.520102210486405,catapult,DSP,1,catapult_fpga_area
Throughput,0.520102210486405,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509751287249438,catapult,CLB,346,catapult_fpga_area
Throughput,0.509751287249438,catapult,LUT,1851,catapult_fpga_area
Throughput,0.509751287249438,catapult,FF,272,catapult_fpga_area
Throughput,0.509751287249438,catapult,DSP,1,catapult_fpga_area
Throughput,0.509751287249438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493642136107997,catapult,CLB,455,catapult_fpga_area
Throughput,0.493642136107997,catapult,LUT,2334,catapult_fpga_area
Throughput,0.493642136107997,catapult,FF,270,catapult_fpga_area
Throughput,0.493642136107997,catapult,DSP,1,catapult_fpga_area
Throughput,0.493642136107997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523607361500617,catapult,CLB,681,catapult_fpga_area
Throughput,0.523607361500617,catapult,LUT,3412,catapult_fpga_area
Throughput,0.523607361500617,catapult,FF,293,catapult_fpga_area
Throughput,0.523607361500617,catapult,DSP,1,catapult_fpga_area
Throughput,0.523607361500617,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536558982855867,catapult,CLB,200,catapult_fpga_area
Throughput,0.536558982855867,catapult,LUT,1042,catapult_fpga_area
Throughput,0.536558982855867,catapult,FF,264,catapult_fpga_area
Throughput,0.536558982855867,catapult,DSP,1,catapult_fpga_area
Throughput,0.536558982855867,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521191652594492,catapult,CLB,238,catapult_fpga_area
Throughput,0.521191652594492,catapult,LUT,1209,catapult_fpga_area
Throughput,0.521191652594492,catapult,FF,270,catapult_fpga_area
Throughput,0.521191652594492,catapult,DSP,1,catapult_fpga_area
Throughput,0.521191652594492,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508298997736036,catapult,CLB,391,catapult_fpga_area
Throughput,0.508298997736036,catapult,LUT,1679,catapult_fpga_area
Throughput,0.508298997736036,catapult,FF,278,catapult_fpga_area
Throughput,0.508298997736036,catapult,DSP,1,catapult_fpga_area
Throughput,0.508298997736036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500200580432754,catapult,CLB,271,catapult_fpga_area
Throughput,0.500200580432754,catapult,LUT,1441,catapult_fpga_area
Throughput,0.500200580432754,catapult,FF,269,catapult_fpga_area
Throughput,0.500200580432754,catapult,DSP,1,catapult_fpga_area
Throughput,0.500200580432754,catapult,BRAM,0,catapult_fpga_area
Throughput,0.447698917105859,catapult,CLB,332,catapult_fpga_area
Throughput,0.447698917105859,catapult,LUT,1717,catapult_fpga_area
Throughput,0.447698917105859,catapult,FF,274,catapult_fpga_area
Throughput,0.447698917105859,catapult,DSP,1,catapult_fpga_area
Throughput,0.447698917105859,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497650591557258,catapult,CLB,488,catapult_fpga_area
Throughput,0.497650591557258,catapult,LUT,2479,catapult_fpga_area
Throughput,0.497650591557258,catapult,FF,286,catapult_fpga_area
Throughput,0.497650591557258,catapult,DSP,1,catapult_fpga_area
Throughput,0.497650591557258,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496076284626745,catapult,CLB,741,catapult_fpga_area
Throughput,0.496076284626745,catapult,LUT,3442,catapult_fpga_area
Throughput,0.496076284626745,catapult,FF,290,catapult_fpga_area
Throughput,0.496076284626745,catapult,DSP,1,catapult_fpga_area
Throughput,0.496076284626745,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489759136456691,catapult,CLB,540,catapult_fpga_area
Throughput,0.489759136456691,catapult,LUT,3088,catapult_fpga_area
Throughput,0.489759136456691,catapult,FF,279,catapult_fpga_area
Throughput,0.489759136456691,catapult,DSP,1,catapult_fpga_area
Throughput,0.489759136456691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476597399589268,catapult,CLB,295,catapult_fpga_area
Throughput,0.476597399589268,catapult,LUT,1547,catapult_fpga_area
Throughput,0.476597399589268,catapult,FF,267,catapult_fpga_area
Throughput,0.476597399589268,catapult,DSP,1,catapult_fpga_area
Throughput,0.476597399589268,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478242821097013,catapult,CLB,375,catapult_fpga_area
Throughput,0.478242821097013,catapult,LUT,1909,catapult_fpga_area
Throughput,0.478242821097013,catapult,FF,277,catapult_fpga_area
Throughput,0.478242821097013,catapult,DSP,1,catapult_fpga_area
Throughput,0.478242821097013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498620566203598,catapult,CLB,519,catapult_fpga_area
Throughput,0.498620566203598,catapult,LUT,2573,catapult_fpga_area
Throughput,0.498620566203598,catapult,FF,287,catapult_fpga_area
Throughput,0.498620566203598,catapult,DSP,1,catapult_fpga_area
Throughput,0.498620566203598,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490042819941607,catapult,CLB,458,catapult_fpga_area
Throughput,0.490042819941607,catapult,LUT,2400,catapult_fpga_area
Throughput,0.490042819941607,catapult,FF,281,catapult_fpga_area
Throughput,0.490042819941607,catapult,DSP,1,catapult_fpga_area
Throughput,0.490042819941607,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47450552965019,catapult,CLB,560,catapult_fpga_area
Throughput,0.47450552965019,catapult,LUT,2942,catapult_fpga_area
Throughput,0.47450552965019,catapult,FF,287,catapult_fpga_area
Throughput,0.47450552965019,catapult,DSP,1,catapult_fpga_area
Throughput,0.47450552965019,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490770568685304,catapult,CLB,790,catapult_fpga_area
Throughput,0.490770568685304,catapult,LUT,4107,catapult_fpga_area
Throughput,0.490770568685304,catapult,FF,296,catapult_fpga_area
Throughput,0.490770568685304,catapult,DSP,1,catapult_fpga_area
Throughput,0.490770568685304,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475274102456739,catapult,CLB,662,catapult_fpga_area
Throughput,0.475274102456739,catapult,LUT,3634,catapult_fpga_area
Throughput,0.475274102456739,catapult,FF,293,catapult_fpga_area
Throughput,0.475274102456739,catapult,DSP,1,catapult_fpga_area
Throughput,0.475274102456739,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494316350600792,catapult,CLB,408,catapult_fpga_area
Throughput,0.494316350600792,catapult,LUT,2281,catapult_fpga_area
Throughput,0.494316350600792,catapult,FF,284,catapult_fpga_area
Throughput,0.494316350600792,catapult,DSP,1,catapult_fpga_area
Throughput,0.494316350600792,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476174830446047,catapult,CLB,515,catapult_fpga_area
Throughput,0.476174830446047,catapult,LUT,2765,catapult_fpga_area
Throughput,0.476174830446047,catapult,FF,288,catapult_fpga_area
Throughput,0.476174830446047,catapult,DSP,1,catapult_fpga_area
Throughput,0.476174830446047,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495114212946643,catapult,CLB,804,catapult_fpga_area
Throughput,0.495114212946643,catapult,LUT,4055,catapult_fpga_area
Throughput,0.495114212946643,catapult,FF,300,catapult_fpga_area
Throughput,0.495114212946643,catapult,DSP,1,catapult_fpga_area
Throughput,0.495114212946643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.458842514695579,catapult,CLB,645,catapult_fpga_area
Throughput,0.458842514695579,catapult,LUT,3617,catapult_fpga_area
Throughput,0.458842514695579,catapult,FF,304,catapult_fpga_area
Throughput,0.458842514695579,catapult,DSP,1,catapult_fpga_area
Throughput,0.458842514695579,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546489298100075,catapult,CLB,131,catapult_fpga_area
Throughput,0.546489298100075,catapult,LUT,659,catapult_fpga_area
Throughput,0.546489298100075,catapult,FF,264,catapult_fpga_area
Throughput,0.546489298100075,catapult,DSP,1,catapult_fpga_area
Throughput,0.546489298100075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.555119170207864,catapult,CLB,212,catapult_fpga_area
Throughput,0.555119170207864,catapult,LUT,991,catapult_fpga_area
Throughput,0.555119170207864,catapult,FF,266,catapult_fpga_area
Throughput,0.555119170207864,catapult,DSP,1,catapult_fpga_area
Throughput,0.555119170207864,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545386520881214,catapult,CLB,308,catapult_fpga_area
Throughput,0.545386520881214,catapult,LUT,1431,catapult_fpga_area
Throughput,0.545386520881214,catapult,FF,275,catapult_fpga_area
Throughput,0.545386520881214,catapult,DSP,1,catapult_fpga_area
Throughput,0.545386520881214,catapult,BRAM,0,catapult_fpga_area
Throughput,0.54532614593473,catapult,CLB,129,catapult_fpga_area
Throughput,0.54532614593473,catapult,LUT,643,catapult_fpga_area
Throughput,0.54532614593473,catapult,FF,265,catapult_fpga_area
Throughput,0.54532614593473,catapult,DSP,1,catapult_fpga_area
Throughput,0.54532614593473,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548716716215786,catapult,CLB,221,catapult_fpga_area
Throughput,0.548716716215786,catapult,LUT,994,catapult_fpga_area
Throughput,0.548716716215786,catapult,FF,269,catapult_fpga_area
Throughput,0.548716716215786,catapult,DSP,1,catapult_fpga_area
Throughput,0.548716716215786,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544022579113123,catapult,CLB,350,catapult_fpga_area
Throughput,0.544022579113123,catapult,LUT,1525,catapult_fpga_area
Throughput,0.544022579113123,catapult,FF,277,catapult_fpga_area
Throughput,0.544022579113123,catapult,DSP,1,catapult_fpga_area
Throughput,0.544022579113123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.552823990792164,catapult,CLB,145,catapult_fpga_area
Throughput,0.552823990792164,catapult,LUT,777,catapult_fpga_area
Throughput,0.552823990792164,catapult,FF,266,catapult_fpga_area
Throughput,0.552823990792164,catapult,DSP,1,catapult_fpga_area
Throughput,0.552823990792164,catapult,BRAM,0,catapult_fpga_area
Throughput,0.561363169411546,catapult,CLB,264,catapult_fpga_area
Throughput,0.561363169411546,catapult,LUT,1196,catapult_fpga_area
Throughput,0.561363169411546,catapult,FF,269,catapult_fpga_area
Throughput,0.561363169411546,catapult,DSP,1,catapult_fpga_area
Throughput,0.561363169411546,catapult,BRAM,0,catapult_fpga_area
Throughput,0.579879570610776,catapult,CLB,378,catapult_fpga_area
Throughput,0.579879570610776,catapult,LUT,1787,catapult_fpga_area
Throughput,0.579879570610776,catapult,FF,278,catapult_fpga_area
Throughput,0.579879570610776,catapult,DSP,1,catapult_fpga_area
Throughput,0.579879570610776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523721987420198,catapult,CLB,155,catapult_fpga_area
Throughput,0.523721987420198,catapult,LUT,812,catapult_fpga_area
Throughput,0.523721987420198,catapult,FF,267,catapult_fpga_area
Throughput,0.523721987420198,catapult,DSP,1,catapult_fpga_area
Throughput,0.523721987420198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536254849754798,catapult,CLB,252,catapult_fpga_area
Throughput,0.536254849754798,catapult,LUT,1322,catapult_fpga_area
Throughput,0.536254849754798,catapult,FF,270,catapult_fpga_area
Throughput,0.536254849754798,catapult,DSP,1,catapult_fpga_area
Throughput,0.536254849754798,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540073158310025,catapult,CLB,149,catapult_fpga_area
Throughput,0.540073158310025,catapult,LUT,783,catapult_fpga_area
Throughput,0.540073158310025,catapult,FF,265,catapult_fpga_area
Throughput,0.540073158310025,catapult,DSP,1,catapult_fpga_area
Throughput,0.540073158310025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529491344140252,catapult,CLB,233,catapult_fpga_area
Throughput,0.529491344140252,catapult,LUT,1131,catapult_fpga_area
Throughput,0.529491344140252,catapult,FF,269,catapult_fpga_area
Throughput,0.529491344140252,catapult,DSP,1,catapult_fpga_area
Throughput,0.529491344140252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,414,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,1799,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,276,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,1,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553705257154564,catapult,CLB,202,catapult_fpga_area
Throughput,0.553705257154564,catapult,LUT,935,catapult_fpga_area
Throughput,0.553705257154564,catapult,FF,266,catapult_fpga_area
Throughput,0.553705257154564,catapult,DSP,1,catapult_fpga_area
Throughput,0.553705257154564,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535070385833905,catapult,CLB,275,catapult_fpga_area
Throughput,0.535070385833905,catapult,LUT,1303,catapult_fpga_area
Throughput,0.535070385833905,catapult,FF,270,catapult_fpga_area
Throughput,0.535070385833905,catapult,DSP,1,catapult_fpga_area
Throughput,0.535070385833905,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523729941797892,catapult,CLB,458,catapult_fpga_area
Throughput,0.523729941797892,catapult,LUT,2249,catapult_fpga_area
Throughput,0.523729941797892,catapult,FF,278,catapult_fpga_area
Throughput,0.523729941797892,catapult,DSP,1,catapult_fpga_area
Throughput,0.523729941797892,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547436164837409,catapult,CLB,233,catapult_fpga_area
Throughput,0.547436164837409,catapult,LUT,1257,catapult_fpga_area
Throughput,0.547436164837409,catapult,FF,270,catapult_fpga_area
Throughput,0.547436164837409,catapult,DSP,1,catapult_fpga_area
Throughput,0.547436164837409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507897295040586,catapult,CLB,385,catapult_fpga_area
Throughput,0.507897295040586,catapult,LUT,1809,catapult_fpga_area
Throughput,0.507897295040586,catapult,FF,273,catapult_fpga_area
Throughput,0.507897295040586,catapult,DSP,1,catapult_fpga_area
Throughput,0.507897295040586,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504766255366296,catapult,CLB,262,catapult_fpga_area
Throughput,0.504766255366296,catapult,LUT,1297,catapult_fpga_area
Throughput,0.504766255366296,catapult,FF,266,catapult_fpga_area
Throughput,0.504766255366296,catapult,DSP,1,catapult_fpga_area
Throughput,0.504766255366296,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474624216276763,catapult,CLB,378,catapult_fpga_area
Throughput,0.474624216276763,catapult,LUT,1870,catapult_fpga_area
Throughput,0.474624216276763,catapult,FF,270,catapult_fpga_area
Throughput,0.474624216276763,catapult,DSP,1,catapult_fpga_area
Throughput,0.474624216276763,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534277080368095,catapult,CLB,260,catapult_fpga_area
Throughput,0.534277080368095,catapult,LUT,1405,catapult_fpga_area
Throughput,0.534277080368095,catapult,FF,270,catapult_fpga_area
Throughput,0.534277080368095,catapult,DSP,1,catapult_fpga_area
Throughput,0.534277080368095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518020911468154,catapult,CLB,427,catapult_fpga_area
Throughput,0.518020911468154,catapult,LUT,2251,catapult_fpga_area
Throughput,0.518020911468154,catapult,FF,273,catapult_fpga_area
Throughput,0.518020911468154,catapult,DSP,1,catapult_fpga_area
Throughput,0.518020911468154,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535127079303158,catapult,CLB,457,catapult_fpga_area
Throughput,0.535127079303158,catapult,LUT,2498,catapult_fpga_area
Throughput,0.535127079303158,catapult,FF,272,catapult_fpga_area
Throughput,0.535127079303158,catapult,DSP,1,catapult_fpga_area
Throughput,0.535127079303158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494274326205238,catapult,CLB,115,catapult_fpga_area
Throughput,0.494274326205238,catapult,LUT,578,catapult_fpga_area
Throughput,0.494274326205238,catapult,FF,335,catapult_fpga_area
Throughput,0.494274326205238,catapult,DSP,1,catapult_fpga_area
Throughput,0.494274326205238,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480788647233831,catapult,CLB,151,catapult_fpga_area
Throughput,0.480788647233831,catapult,LUT,660,catapult_fpga_area
Throughput,0.480788647233831,catapult,FF,337,catapult_fpga_area
Throughput,0.480788647233831,catapult,DSP,1,catapult_fpga_area
Throughput,0.480788647233831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516643142182259,catapult,CLB,218,catapult_fpga_area
Throughput,0.516643142182259,catapult,LUT,1009,catapult_fpga_area
Throughput,0.516643142182259,catapult,FF,348,catapult_fpga_area
Throughput,0.516643142182259,catapult,DSP,1,catapult_fpga_area
Throughput,0.516643142182259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55203998094358,catapult,CLB,124,catapult_fpga_area
Throughput,0.55203998094358,catapult,LUT,583,catapult_fpga_area
Throughput,0.55203998094358,catapult,FF,265,catapult_fpga_area
Throughput,0.55203998094358,catapult,DSP,1,catapult_fpga_area
Throughput,0.55203998094358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.570963317890679,catapult,CLB,168,catapult_fpga_area
Throughput,0.570963317890679,catapult,LUT,854,catapult_fpga_area
Throughput,0.570963317890679,catapult,FF,267,catapult_fpga_area
Throughput,0.570963317890679,catapult,DSP,1,catapult_fpga_area
Throughput,0.570963317890679,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5427982880142,catapult,CLB,306,catapult_fpga_area
Throughput,0.5427982880142,catapult,LUT,1144,catapult_fpga_area
Throughput,0.5427982880142,catapult,FF,278,catapult_fpga_area
Throughput,0.5427982880142,catapult,DSP,1,catapult_fpga_area
Throughput,0.5427982880142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520933450230799,catapult,CLB,164,catapult_fpga_area
Throughput,0.520933450230799,catapult,LUT,859,catapult_fpga_area
Throughput,0.520933450230799,catapult,FF,266,catapult_fpga_area
Throughput,0.520933450230799,catapult,DSP,1,catapult_fpga_area
Throughput,0.520933450230799,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487679984394241,catapult,CLB,207,catapult_fpga_area
Throughput,0.487679984394241,catapult,LUT,1106,catapult_fpga_area
Throughput,0.487679984394241,catapult,FF,270,catapult_fpga_area
Throughput,0.487679984394241,catapult,DSP,1,catapult_fpga_area
Throughput,0.487679984394241,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535918891891226,catapult,CLB,388,catapult_fpga_area
Throughput,0.535918891891226,catapult,LUT,1669,catapult_fpga_area
Throughput,0.535918891891226,catapult,FF,281,catapult_fpga_area
Throughput,0.535918891891226,catapult,DSP,1,catapult_fpga_area
Throughput,0.535918891891226,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501812295103767,catapult,CLB,244,catapult_fpga_area
Throughput,0.501812295103767,catapult,LUT,1249,catapult_fpga_area
Throughput,0.501812295103767,catapult,FF,267,catapult_fpga_area
Throughput,0.501812295103767,catapult,DSP,1,catapult_fpga_area
Throughput,0.501812295103767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489044426751904,catapult,CLB,322,catapult_fpga_area
Throughput,0.489044426751904,catapult,LUT,1664,catapult_fpga_area
Throughput,0.489044426751904,catapult,FF,269,catapult_fpga_area
Throughput,0.489044426751904,catapult,DSP,1,catapult_fpga_area
Throughput,0.489044426751904,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49543260679793,catapult,CLB,578,catapult_fpga_area
Throughput,0.49543260679793,catapult,LUT,2531,catapult_fpga_area
Throughput,0.49543260679793,catapult,FF,286,catapult_fpga_area
Throughput,0.49543260679793,catapult,DSP,1,catapult_fpga_area
Throughput,0.49543260679793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549748682389845,catapult,CLB,133,catapult_fpga_area
Throughput,0.549748682389845,catapult,LUT,661,catapult_fpga_area
Throughput,0.549748682389845,catapult,FF,265,catapult_fpga_area
Throughput,0.549748682389845,catapult,DSP,1,catapult_fpga_area
Throughput,0.549748682389845,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529593134778275,catapult,CLB,179,catapult_fpga_area
Throughput,0.529593134778275,catapult,LUT,829,catapult_fpga_area
Throughput,0.529593134778275,catapult,FF,267,catapult_fpga_area
Throughput,0.529593134778275,catapult,DSP,1,catapult_fpga_area
Throughput,0.529593134778275,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551748490967877,catapult,CLB,239,catapult_fpga_area
Throughput,0.551748490967877,catapult,LUT,1181,catapult_fpga_area
Throughput,0.551748490967877,catapult,FF,276,catapult_fpga_area
Throughput,0.551748490967877,catapult,DSP,1,catapult_fpga_area
Throughput,0.551748490967877,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515836702606729,catapult,CLB,225,catapult_fpga_area
Throughput,0.515836702606729,catapult,LUT,1174,catapult_fpga_area
Throughput,0.515836702606729,catapult,FF,269,catapult_fpga_area
Throughput,0.515836702606729,catapult,DSP,1,catapult_fpga_area
Throughput,0.515836702606729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542030391644059,catapult,CLB,199,catapult_fpga_area
Throughput,0.542030391644059,catapult,LUT,965,catapult_fpga_area
Throughput,0.542030391644059,catapult,FF,266,catapult_fpga_area
Throughput,0.542030391644059,catapult,DSP,1,catapult_fpga_area
Throughput,0.542030391644059,catapult,BRAM,0,catapult_fpga_area
Throughput,0.466425959776358,catapult,CLB,265,catapult_fpga_area
Throughput,0.466425959776358,catapult,LUT,1272,catapult_fpga_area
Throughput,0.466425959776358,catapult,FF,270,catapult_fpga_area
Throughput,0.466425959776358,catapult,DSP,1,catapult_fpga_area
Throughput,0.466425959776358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480692735915583,catapult,CLB,300,catapult_fpga_area
Throughput,0.480692735915583,catapult,LUT,1501,catapult_fpga_area
Throughput,0.480692735915583,catapult,FF,267,catapult_fpga_area
Throughput,0.480692735915583,catapult,DSP,1,catapult_fpga_area
Throughput,0.480692735915583,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496307472405305,catapult,CLB,348,catapult_fpga_area
Throughput,0.496307472405305,catapult,LUT,1757,catapult_fpga_area
Throughput,0.496307472405305,catapult,FF,271,catapult_fpga_area
Throughput,0.496307472405305,catapult,DSP,1,catapult_fpga_area
Throughput,0.496307472405305,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486306342844999,catapult,CLB,587,catapult_fpga_area
Throughput,0.486306342844999,catapult,LUT,2828,catapult_fpga_area
Throughput,0.486306342844999,catapult,FF,280,catapult_fpga_area
Throughput,0.486306342844999,catapult,DSP,1,catapult_fpga_area
Throughput,0.486306342844999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454398601179346,catapult,CLB,293,catapult_fpga_area
Throughput,0.454398601179346,catapult,LUT,1570,catapult_fpga_area
Throughput,0.454398601179346,catapult,FF,267,catapult_fpga_area
Throughput,0.454398601179346,catapult,DSP,1,catapult_fpga_area
Throughput,0.454398601179346,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467710221713354,catapult,CLB,560,catapult_fpga_area
Throughput,0.467710221713354,catapult,LUT,3114,catapult_fpga_area
Throughput,0.467710221713354,catapult,FF,273,catapult_fpga_area
Throughput,0.467710221713354,catapult,DSP,1,catapult_fpga_area
Throughput,0.467710221713354,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496122554177823,catapult,CLB,523,catapult_fpga_area
Throughput,0.496122554177823,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496122554177823,catapult,FF,284,catapult_fpga_area
Throughput,0.496122554177823,catapult,DSP,1,catapult_fpga_area
Throughput,0.496122554177823,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499950504900015,catapult,CLB,167,catapult_fpga_area
Throughput,0.499950504900015,catapult,LUT,747,catapult_fpga_area
Throughput,0.499950504900015,catapult,FF,503,catapult_fpga_area
Throughput,0.499950504900015,catapult,DSP,1,catapult_fpga_area
Throughput,0.499950504900015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487008559662445,catapult,CLB,175,catapult_fpga_area
Throughput,0.487008559662445,catapult,LUT,938,catapult_fpga_area
Throughput,0.487008559662445,catapult,FF,505,catapult_fpga_area
Throughput,0.487008559662445,catapult,DSP,1,catapult_fpga_area
Throughput,0.487008559662445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49884094306878,catapult,CLB,252,catapult_fpga_area
Throughput,0.49884094306878,catapult,LUT,1089,catapult_fpga_area
Throughput,0.49884094306878,catapult,FF,361,catapult_fpga_area
Throughput,0.49884094306878,catapult,DSP,1,catapult_fpga_area
Throughput,0.49884094306878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494692444760168,catapult,CLB,216,catapult_fpga_area
Throughput,0.494692444760168,catapult,LUT,1008,catapult_fpga_area
Throughput,0.494692444760168,catapult,FF,568,catapult_fpga_area
Throughput,0.494692444760168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494692444760168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.537052024766691,catapult,CLB,279,catapult_fpga_area
Throughput,0.537052024766691,catapult,LUT,1410,catapult_fpga_area
Throughput,0.537052024766691,catapult,FF,572,catapult_fpga_area
Throughput,0.537052024766691,catapult,DSP,1,catapult_fpga_area
Throughput,0.537052024766691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545488564104998,catapult,CLB,341,catapult_fpga_area
Throughput,0.545488564104998,catapult,LUT,1596,catapult_fpga_area
Throughput,0.545488564104998,catapult,FF,274,catapult_fpga_area
Throughput,0.545488564104998,catapult,DSP,1,catapult_fpga_area
Throughput,0.545488564104998,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508085417288013,catapult,CLB,398,catapult_fpga_area
Throughput,0.508085417288013,catapult,LUT,1637,catapult_fpga_area
Throughput,0.508085417288013,catapult,FF,880,catapult_fpga_area
Throughput,0.508085417288013,catapult,DSP,1,catapult_fpga_area
Throughput,0.508085417288013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498887480917554,catapult,CLB,437,catapult_fpga_area
Throughput,0.498887480917554,catapult,LUT,2291,catapult_fpga_area
Throughput,0.498887480917554,catapult,FF,882,catapult_fpga_area
Throughput,0.498887480917554,catapult,DSP,1,catapult_fpga_area
Throughput,0.498887480917554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507542075238037,catapult,CLB,505,catapult_fpga_area
Throughput,0.507542075238037,catapult,LUT,2413,catapult_fpga_area
Throughput,0.507542075238037,catapult,FF,289,catapult_fpga_area
Throughput,0.507542075238037,catapult,DSP,1,catapult_fpga_area
Throughput,0.507542075238037,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485081088580172,catapult,CLB,678,catapult_fpga_area
Throughput,0.485081088580172,catapult,LUT,2861,catapult_fpga_area
Throughput,0.485081088580172,catapult,FF,1504,catapult_fpga_area
Throughput,0.485081088580172,catapult,DSP,1,catapult_fpga_area
Throughput,0.485081088580172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506056484000518,catapult,CLB,750,catapult_fpga_area
Throughput,0.506056484000518,catapult,LUT,3975,catapult_fpga_area
Throughput,0.506056484000518,catapult,FF,1501,catapult_fpga_area
Throughput,0.506056484000518,catapult,DSP,1,catapult_fpga_area
Throughput,0.506056484000518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522075710375367,catapult,CLB,865,catapult_fpga_area
Throughput,0.522075710375367,catapult,LUT,4137,catapult_fpga_area
Throughput,0.522075710375367,catapult,FF,308,catapult_fpga_area
Throughput,0.522075710375367,catapult,DSP,1,catapult_fpga_area
Throughput,0.522075710375367,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519724857660355,catapult,CLB,279,catapult_fpga_area
Throughput,0.519724857660355,catapult,LUT,1422,catapult_fpga_area
Throughput,0.519724857660355,catapult,FF,572,catapult_fpga_area
Throughput,0.519724857660355,catapult,DSP,1,catapult_fpga_area
Throughput,0.519724857660355,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512244172454172,catapult,CLB,321,catapult_fpga_area
Throughput,0.512244172454172,catapult,LUT,1509,catapult_fpga_area
Throughput,0.512244172454172,catapult,FF,275,catapult_fpga_area
Throughput,0.512244172454172,catapult,DSP,1,catapult_fpga_area
Throughput,0.512244172454172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525166228240394,catapult,CLB,369,catapult_fpga_area
Throughput,0.525166228240394,catapult,LUT,1702,catapult_fpga_area
Throughput,0.525166228240394,catapult,FF,879,catapult_fpga_area
Throughput,0.525166228240394,catapult,DSP,1,catapult_fpga_area
Throughput,0.525166228240394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503617230759933,catapult,CLB,453,catapult_fpga_area
Throughput,0.503617230759933,catapult,LUT,2348,catapult_fpga_area
Throughput,0.503617230759933,catapult,FF,879,catapult_fpga_area
Throughput,0.503617230759933,catapult,DSP,1,catapult_fpga_area
Throughput,0.503617230759933,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487076876317543,catapult,CLB,519,catapult_fpga_area
Throughput,0.487076876317543,catapult,LUT,2397,catapult_fpga_area
Throughput,0.487076876317543,catapult,FF,286,catapult_fpga_area
Throughput,0.487076876317543,catapult,DSP,1,catapult_fpga_area
Throughput,0.487076876317543,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480480942203908,catapult,CLB,659,catapult_fpga_area
Throughput,0.480480942203908,catapult,LUT,2967,catapult_fpga_area
Throughput,0.480480942203908,catapult,FF,1502,catapult_fpga_area
Throughput,0.480480942203908,catapult,DSP,1,catapult_fpga_area
Throughput,0.480480942203908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504962264169999,catapult,CLB,808,catapult_fpga_area
Throughput,0.504962264169999,catapult,LUT,4323,catapult_fpga_area
Throughput,0.504962264169999,catapult,FF,1503,catapult_fpga_area
Throughput,0.504962264169999,catapult,DSP,1,catapult_fpga_area
Throughput,0.504962264169999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516252932961975,catapult,CLB,840,catapult_fpga_area
Throughput,0.516252932961975,catapult,LUT,4380,catapult_fpga_area
Throughput,0.516252932961975,catapult,FF,307,catapult_fpga_area
Throughput,0.516252932961975,catapult,DSP,1,catapult_fpga_area
Throughput,0.516252932961975,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535294652941712,catapult,CLB,373,catapult_fpga_area
Throughput,0.535294652941712,catapult,LUT,1603,catapult_fpga_area
Throughput,0.535294652941712,catapult,FF,877,catapult_fpga_area
Throughput,0.535294652941712,catapult,DSP,1,catapult_fpga_area
Throughput,0.535294652941712,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488624814322571,catapult,CLB,448,catapult_fpga_area
Throughput,0.488624814322571,catapult,LUT,2422,catapult_fpga_area
Throughput,0.488624814322571,catapult,FF,883,catapult_fpga_area
Throughput,0.488624814322571,catapult,DSP,1,catapult_fpga_area
Throughput,0.488624814322571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501183042571991,catapult,CLB,496,catapult_fpga_area
Throughput,0.501183042571991,catapult,LUT,2260,catapult_fpga_area
Throughput,0.501183042571991,catapult,FF,285,catapult_fpga_area
Throughput,0.501183042571991,catapult,DSP,1,catapult_fpga_area
Throughput,0.501183042571991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502196103560872,catapult,CLB,656,catapult_fpga_area
Throughput,0.502196103560872,catapult,LUT,2888,catapult_fpga_area
Throughput,0.502196103560872,catapult,FF,1499,catapult_fpga_area
Throughput,0.502196103560872,catapult,DSP,1,catapult_fpga_area
Throughput,0.502196103560872,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853817333088,catapult,CLB,739,catapult_fpga_area
Throughput,0.479853817333088,catapult,LUT,4151,catapult_fpga_area
Throughput,0.479853817333088,catapult,FF,1501,catapult_fpga_area
Throughput,0.479853817333088,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853817333088,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485581860604015,catapult,CLB,817,catapult_fpga_area
Throughput,0.485581860604015,catapult,LUT,4111,catapult_fpga_area
Throughput,0.485581860604015,catapult,FF,297,catapult_fpga_area
Throughput,0.485581860604015,catapult,DSP,1,catapult_fpga_area
Throughput,0.485581860604015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518967213727306,catapult,CLB,560,catapult_fpga_area
Throughput,0.518967213727306,catapult,LUT,2519,catapult_fpga_area
Throughput,0.518967213727306,catapult,FF,1496,catapult_fpga_area
Throughput,0.518967213727306,catapult,DSP,1,catapult_fpga_area
Throughput,0.518967213727306,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487342496996752,catapult,CLB,820,catapult_fpga_area
Throughput,0.487342496996752,catapult,LUT,4640,catapult_fpga_area
Throughput,0.487342496996752,catapult,FF,1500,catapult_fpga_area
Throughput,0.487342496996752,catapult,DSP,1,catapult_fpga_area
Throughput,0.487342496996752,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471470606400779,catapult,CLB,751,catapult_fpga_area
Throughput,0.471470606400779,catapult,LUT,3638,catapult_fpga_area
Throughput,0.471470606400779,catapult,FF,297,catapult_fpga_area
Throughput,0.471470606400779,catapult,DSP,1,catapult_fpga_area
Throughput,0.471470606400779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544518468705162,catapult,CLB,168,catapult_fpga_area
Throughput,0.544518468705162,catapult,LUT,841,catapult_fpga_area
Throughput,0.544518468705162,catapult,FF,264,catapult_fpga_area
Throughput,0.544518468705162,catapult,DSP,1,catapult_fpga_area
Throughput,0.544518468705162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503118074265259,catapult,CLB,243,catapult_fpga_area
Throughput,0.503118074265259,catapult,LUT,1014,catapult_fpga_area
Throughput,0.503118074265259,catapult,FF,266,catapult_fpga_area
Throughput,0.503118074265259,catapult,DSP,1,catapult_fpga_area
Throughput,0.503118074265259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556513686619352,catapult,CLB,349,catapult_fpga_area
Throughput,0.556513686619352,catapult,LUT,1534,catapult_fpga_area
Throughput,0.556513686619352,catapult,FF,273,catapult_fpga_area
Throughput,0.556513686619352,catapult,DSP,1,catapult_fpga_area
Throughput,0.556513686619352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520317622689595,catapult,CLB,208,catapult_fpga_area
Throughput,0.520317622689595,catapult,LUT,1127,catapult_fpga_area
Throughput,0.520317622689595,catapult,FF,268,catapult_fpga_area
Throughput,0.520317622689595,catapult,DSP,1,catapult_fpga_area
Throughput,0.520317622689595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519248273888926,catapult,CLB,260,catapult_fpga_area
Throughput,0.519248273888926,catapult,LUT,1316,catapult_fpga_area
Throughput,0.519248273888926,catapult,FF,276,catapult_fpga_area
Throughput,0.519248273888926,catapult,DSP,1,catapult_fpga_area
Throughput,0.519248273888926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50514183877691,catapult,CLB,451,catapult_fpga_area
Throughput,0.50514183877691,catapult,LUT,2033,catapult_fpga_area
Throughput,0.50514183877691,catapult,FF,282,catapult_fpga_area
Throughput,0.50514183877691,catapult,DSP,1,catapult_fpga_area
Throughput,0.50514183877691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48509567784602,catapult,CLB,377,catapult_fpga_area
Throughput,0.48509567784602,catapult,LUT,1963,catapult_fpga_area
Throughput,0.48509567784602,catapult,FF,284,catapult_fpga_area
Throughput,0.48509567784602,catapult,DSP,1,catapult_fpga_area
Throughput,0.48509567784602,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467311119855021,catapult,CLB,409,catapult_fpga_area
Throughput,0.467311119855021,catapult,LUT,1935,catapult_fpga_area
Throughput,0.467311119855021,catapult,FF,285,catapult_fpga_area
Throughput,0.467311119855021,catapult,DSP,1,catapult_fpga_area
Throughput,0.467311119855021,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528809823594331,catapult,CLB,598,catapult_fpga_area
Throughput,0.528809823594331,catapult,LUT,3125,catapult_fpga_area
Throughput,0.528809823594331,catapult,FF,298,catapult_fpga_area
Throughput,0.528809823594331,catapult,DSP,1,catapult_fpga_area
Throughput,0.528809823594331,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494437577255871,catapult,CLB,485,catapult_fpga_area
Throughput,0.494437577255871,catapult,LUT,2583,catapult_fpga_area
Throughput,0.494437577255871,catapult,FF,285,catapult_fpga_area
Throughput,0.494437577255871,catapult,DSP,1,catapult_fpga_area
Throughput,0.494437577255871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488700033475952,catapult,CLB,661,catapult_fpga_area
Throughput,0.488700033475952,catapult,LUT,3110,catapult_fpga_area
Throughput,0.488700033475952,catapult,FF,289,catapult_fpga_area
Throughput,0.488700033475952,catapult,DSP,1,catapult_fpga_area
Throughput,0.488700033475952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515684279519444,catapult,CLB,281,catapult_fpga_area
Throughput,0.515684279519444,catapult,LUT,1410,catapult_fpga_area
Throughput,0.515684279519444,catapult,FF,272,catapult_fpga_area
Throughput,0.515684279519444,catapult,DSP,1,catapult_fpga_area
Throughput,0.515684279519444,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506321422965727,catapult,CLB,279,catapult_fpga_area
Throughput,0.506321422965727,catapult,LUT,1460,catapult_fpga_area
Throughput,0.506321422965727,catapult,FF,275,catapult_fpga_area
Throughput,0.506321422965727,catapult,DSP,1,catapult_fpga_area
Throughput,0.506321422965727,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498042196127025,catapult,CLB,420,catapult_fpga_area
Throughput,0.498042196127025,catapult,LUT,2022,catapult_fpga_area
Throughput,0.498042196127025,catapult,FF,282,catapult_fpga_area
Throughput,0.498042196127025,catapult,DSP,1,catapult_fpga_area
Throughput,0.498042196127025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487262946576491,catapult,CLB,354,catapult_fpga_area
Throughput,0.487262946576491,catapult,LUT,1916,catapult_fpga_area
Throughput,0.487262946576491,catapult,FF,282,catapult_fpga_area
Throughput,0.487262946576491,catapult,DSP,1,catapult_fpga_area
Throughput,0.487262946576491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492458490673821,catapult,CLB,671,catapult_fpga_area
Throughput,0.492458490673821,catapult,LUT,3122,catapult_fpga_area
Throughput,0.492458490673821,catapult,FF,293,catapult_fpga_area
Throughput,0.492458490673821,catapult,DSP,1,catapult_fpga_area
Throughput,0.492458490673821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.4983209077015,catapult,CLB,553,catapult_fpga_area
Throughput,0.4983209077015,catapult,LUT,2857,catapult_fpga_area
Throughput,0.4983209077015,catapult,FF,300,catapult_fpga_area
Throughput,0.4983209077015,catapult,DSP,1,catapult_fpga_area
Throughput,0.4983209077015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479197325312209,catapult,CLB,660,catapult_fpga_area
Throughput,0.479197325312209,catapult,LUT,3706,catapult_fpga_area
Throughput,0.479197325312209,catapult,FF,301,catapult_fpga_area
Throughput,0.479197325312209,catapult,DSP,1,catapult_fpga_area
Throughput,0.479197325312209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454264842763039,catapult,CLB,356,catapult_fpga_area
Throughput,0.454264842763039,catapult,LUT,1917,catapult_fpga_area
Throughput,0.454264842763039,catapult,FF,283,catapult_fpga_area
Throughput,0.454264842763039,catapult,DSP,1,catapult_fpga_area
Throughput,0.454264842763039,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503413394521553,catapult,CLB,467,catapult_fpga_area
Throughput,0.503413394521553,catapult,LUT,2291,catapult_fpga_area
Throughput,0.503413394521553,catapult,FF,283,catapult_fpga_area
Throughput,0.503413394521553,catapult,DSP,1,catapult_fpga_area
Throughput,0.503413394521553,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495171336710072,catapult,CLB,691,catapult_fpga_area
Throughput,0.495171336710072,catapult,LUT,3365,catapult_fpga_area
Throughput,0.495171336710072,catapult,FF,298,catapult_fpga_area
Throughput,0.495171336710072,catapult,DSP,1,catapult_fpga_area
Throughput,0.495171336710072,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519502918827149,catapult,CLB,147,catapult_fpga_area
Throughput,0.519502918827149,catapult,LUT,736,catapult_fpga_area
Throughput,0.519502918827149,catapult,FF,263,catapult_fpga_area
Throughput,0.519502918827149,catapult,DSP,1,catapult_fpga_area
Throughput,0.519502918827149,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563364729649717,catapult,CLB,218,catapult_fpga_area
Throughput,0.563364729649717,catapult,LUT,1125,catapult_fpga_area
Throughput,0.563364729649717,catapult,FF,265,catapult_fpga_area
Throughput,0.563364729649717,catapult,DSP,1,catapult_fpga_area
Throughput,0.563364729649717,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509344173535597,catapult,CLB,384,catapult_fpga_area
Throughput,0.509344173535597,catapult,LUT,1665,catapult_fpga_area
Throughput,0.509344173535597,catapult,FF,272,catapult_fpga_area
Throughput,0.509344173535597,catapult,DSP,1,catapult_fpga_area
Throughput,0.509344173535597,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530345297216111,catapult,CLB,258,catapult_fpga_area
Throughput,0.530345297216111,catapult,LUT,1456,catapult_fpga_area
Throughput,0.530345297216111,catapult,FF,268,catapult_fpga_area
Throughput,0.530345297216111,catapult,DSP,1,catapult_fpga_area
Throughput,0.530345297216111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481007884681246,catapult,CLB,294,catapult_fpga_area
Throughput,0.481007884681246,catapult,LUT,1623,catapult_fpga_area
Throughput,0.481007884681246,catapult,FF,265,catapult_fpga_area
Throughput,0.481007884681246,catapult,DSP,1,catapult_fpga_area
Throughput,0.481007884681246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493193194131198,catapult,CLB,277,catapult_fpga_area
Throughput,0.493193194131198,catapult,LUT,1316,catapult_fpga_area
Throughput,0.493193194131198,catapult,FF,264,catapult_fpga_area
Throughput,0.493193194131198,catapult,DSP,1,catapult_fpga_area
Throughput,0.493193194131198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488899297011701,catapult,CLB,386,catapult_fpga_area
Throughput,0.488899297011701,catapult,LUT,1914,catapult_fpga_area
Throughput,0.488899297011701,catapult,FF,269,catapult_fpga_area
Throughput,0.488899297011701,catapult,DSP,1,catapult_fpga_area
Throughput,0.488899297011701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478987994165926,catapult,CLB,545,catapult_fpga_area
Throughput,0.478987994165926,catapult,LUT,2710,catapult_fpga_area
Throughput,0.478987994165926,catapult,FF,283,catapult_fpga_area
Throughput,0.478987994165926,catapult,DSP,1,catapult_fpga_area
Throughput,0.478987994165926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.457177132365581,catapult,CLB,348,catapult_fpga_area
Throughput,0.457177132365581,catapult,LUT,1859,catapult_fpga_area
Throughput,0.457177132365581,catapult,FF,265,catapult_fpga_area
Throughput,0.457177132365581,catapult,DSP,1,catapult_fpga_area
Throughput,0.457177132365581,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492070771586653,catapult,CLB,364,catapult_fpga_area
Throughput,0.492070771586653,catapult,LUT,1961,catapult_fpga_area
Throughput,0.492070771586653,catapult,FF,265,catapult_fpga_area
Throughput,0.492070771586653,catapult,DSP,1,catapult_fpga_area
Throughput,0.492070771586653,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487906505403809,catapult,CLB,552,catapult_fpga_area
Throughput,0.487906505403809,catapult,LUT,2761,catapult_fpga_area
Throughput,0.487906505403809,catapult,FF,274,catapult_fpga_area
Throughput,0.487906505403809,catapult,DSP,1,catapult_fpga_area
Throughput,0.487906505403809,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606291364228324,catapult,CLB,91,catapult_fpga_area
Throughput,0.606291364228324,catapult,LUT,382,catapult_fpga_area
Throughput,0.606291364228324,catapult,FF,255,catapult_fpga_area
Throughput,0.606291364228324,catapult,DSP,1,catapult_fpga_area
Throughput,0.606291364228324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.616614048934491,catapult,CLB,112,catapult_fpga_area
Throughput,0.616614048934491,catapult,LUT,414,catapult_fpga_area
Throughput,0.616614048934491,catapult,FF,257,catapult_fpga_area
Throughput,0.616614048934491,catapult,DSP,1,catapult_fpga_area
Throughput,0.616614048934491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606725430046985,catapult,CLB,189,catapult_fpga_area
Throughput,0.606725430046985,catapult,LUT,575,catapult_fpga_area
Throughput,0.606725430046985,catapult,FF,264,catapult_fpga_area
Throughput,0.606725430046985,catapult,DSP,1,catapult_fpga_area
Throughput,0.606725430046985,catapult,BRAM,0,catapult_fpga_area
Throughput,0.648204085759993,catapult,CLB,76,catapult_fpga_area
Throughput,0.648204085759993,catapult,LUT,357,catapult_fpga_area
Throughput,0.648204085759993,catapult,FF,292,catapult_fpga_area
Throughput,0.648204085759993,catapult,DSP,1,catapult_fpga_area
Throughput,0.648204085759993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.614731675770843,catapult,CLB,119,catapult_fpga_area
Throughput,0.614731675770843,catapult,LUT,442,catapult_fpga_area
Throughput,0.614731675770843,catapult,FF,294,catapult_fpga_area
Throughput,0.614731675770843,catapult,DSP,1,catapult_fpga_area
Throughput,0.614731675770843,catapult,BRAM,0,catapult_fpga_area
Throughput,0.614197041781368,catapult,CLB,139,catapult_fpga_area
Throughput,0.614197041781368,catapult,LUT,567,catapult_fpga_area
Throughput,0.614197041781368,catapult,FF,303,catapult_fpga_area
Throughput,0.614197041781368,catapult,DSP,1,catapult_fpga_area
Throughput,0.614197041781368,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490652096262016,catapult,CLB,129,catapult_fpga_area
Throughput,0.490652096262016,catapult,LUT,570,catapult_fpga_area
Throughput,0.490652096262016,catapult,FF,333,catapult_fpga_area
Throughput,0.490652096262016,catapult,DSP,1,catapult_fpga_area
Throughput,0.490652096262016,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511064025078934,catapult,CLB,166,catapult_fpga_area
Throughput,0.511064025078934,catapult,LUT,840,catapult_fpga_area
Throughput,0.511064025078934,catapult,FF,340,catapult_fpga_area
Throughput,0.511064025078934,catapult,DSP,1,catapult_fpga_area
Throughput,0.511064025078934,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546185739199587,catapult,CLB,115,catapult_fpga_area
Throughput,0.546185739199587,catapult,LUT,548,catapult_fpga_area
Throughput,0.546185739199587,catapult,FF,263,catapult_fpga_area
Throughput,0.546185739199587,catapult,DSP,1,catapult_fpga_area
Throughput,0.546185739199587,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533803649935837,catapult,CLB,161,catapult_fpga_area
Throughput,0.533803649935837,catapult,LUT,638,catapult_fpga_area
Throughput,0.533803649935837,catapult,FF,265,catapult_fpga_area
Throughput,0.533803649935837,catapult,DSP,1,catapult_fpga_area
Throughput,0.533803649935837,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518268712998853,catapult,CLB,234,catapult_fpga_area
Throughput,0.518268712998853,catapult,LUT,959,catapult_fpga_area
Throughput,0.518268712998853,catapult,FF,272,catapult_fpga_area
Throughput,0.518268712998853,catapult,DSP,1,catapult_fpga_area
Throughput,0.518268712998853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64339092754453,catapult,CLB,77,catapult_fpga_area
Throughput,0.64339092754453,catapult,LUT,359,catapult_fpga_area
Throughput,0.64339092754453,catapult,FF,293,catapult_fpga_area
Throughput,0.64339092754453,catapult,DSP,1,catapult_fpga_area
Throughput,0.64339092754453,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611012771999973,catapult,CLB,102,catapult_fpga_area
Throughput,0.611012771999973,catapult,LUT,452,catapult_fpga_area
Throughput,0.611012771999973,catapult,FF,295,catapult_fpga_area
Throughput,0.611012771999973,catapult,DSP,1,catapult_fpga_area
Throughput,0.611012771999973,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560647480562352,catapult,CLB,141,catapult_fpga_area
Throughput,0.560647480562352,catapult,LUT,595,catapult_fpga_area
Throughput,0.560647480562352,catapult,FF,304,catapult_fpga_area
Throughput,0.560647480562352,catapult,DSP,1,catapult_fpga_area
Throughput,0.560647480562352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473674138718314,catapult,CLB,118,catapult_fpga_area
Throughput,0.473674138718314,catapult,LUT,543,catapult_fpga_area
Throughput,0.473674138718314,catapult,FF,332,catapult_fpga_area
Throughput,0.473674138718314,catapult,DSP,1,catapult_fpga_area
Throughput,0.473674138718314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538838103397644,catapult,CLB,138,catapult_fpga_area
Throughput,0.538838103397644,catapult,LUT,654,catapult_fpga_area
Throughput,0.538838103397644,catapult,FF,334,catapult_fpga_area
Throughput,0.538838103397644,catapult,DSP,1,catapult_fpga_area
Throughput,0.538838103397644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468127974953281,catapult,CLB,216,catapult_fpga_area
Throughput,0.468127974953281,catapult,LUT,827,catapult_fpga_area
Throughput,0.468127974953281,catapult,FF,341,catapult_fpga_area
Throughput,0.468127974953281,catapult,DSP,1,catapult_fpga_area
Throughput,0.468127974953281,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553080520227537,catapult,CLB,136,catapult_fpga_area
Throughput,0.553080520227537,catapult,LUT,637,catapult_fpga_area
Throughput,0.553080520227537,catapult,FF,263,catapult_fpga_area
Throughput,0.553080520227537,catapult,DSP,1,catapult_fpga_area
Throughput,0.553080520227537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487604127861505,catapult,CLB,176,catapult_fpga_area
Throughput,0.487604127861505,catapult,LUT,803,catapult_fpga_area
Throughput,0.487604127861505,catapult,FF,265,catapult_fpga_area
Throughput,0.487604127861505,catapult,DSP,1,catapult_fpga_area
Throughput,0.487604127861505,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547649024883529,catapult,CLB,230,catapult_fpga_area
Throughput,0.547649024883529,catapult,LUT,1090,catapult_fpga_area
Throughput,0.547649024883529,catapult,FF,272,catapult_fpga_area
Throughput,0.547649024883529,catapult,DSP,1,catapult_fpga_area
Throughput,0.547649024883529,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505715597685036,catapult,CLB,207,catapult_fpga_area
Throughput,0.505715597685036,catapult,LUT,957,catapult_fpga_area
Throughput,0.505715597685036,catapult,FF,266,catapult_fpga_area
Throughput,0.505715597685036,catapult,DSP,1,catapult_fpga_area
Throughput,0.505715597685036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484112164915714,catapult,CLB,342,catapult_fpga_area
Throughput,0.484112164915714,catapult,LUT,1392,catapult_fpga_area
Throughput,0.484112164915714,catapult,FF,273,catapult_fpga_area
Throughput,0.484112164915714,catapult,DSP,1,catapult_fpga_area
Throughput,0.484112164915714,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489473864543003,catapult,CLB,106,catapult_fpga_area
Throughput,0.489473864543003,catapult,LUT,562,catapult_fpga_area
Throughput,0.489473864543003,catapult,FF,334,catapult_fpga_area
Throughput,0.489473864543003,catapult,DSP,1,catapult_fpga_area
Throughput,0.489473864543003,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507166259243105,catapult,CLB,142,catapult_fpga_area
Throughput,0.507166259243105,catapult,LUT,694,catapult_fpga_area
Throughput,0.507166259243105,catapult,FF,336,catapult_fpga_area
Throughput,0.507166259243105,catapult,DSP,1,catapult_fpga_area
Throughput,0.507166259243105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532734965420173,catapult,CLB,181,catapult_fpga_area
Throughput,0.532734965420173,catapult,LUT,874,catapult_fpga_area
Throughput,0.532734965420173,catapult,FF,343,catapult_fpga_area
Throughput,0.532734965420173,catapult,DSP,1,catapult_fpga_area
Throughput,0.532734965420173,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56710335515358,catapult,CLB,140,catapult_fpga_area
Throughput,0.56710335515358,catapult,LUT,699,catapult_fpga_area
Throughput,0.56710335515358,catapult,FF,263,catapult_fpga_area
Throughput,0.56710335515358,catapult,DSP,1,catapult_fpga_area
Throughput,0.56710335515358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515065936165818,catapult,CLB,186,catapult_fpga_area
Throughput,0.515065936165818,catapult,LUT,833,catapult_fpga_area
Throughput,0.515065936165818,catapult,FF,265,catapult_fpga_area
Throughput,0.515065936165818,catapult,DSP,1,catapult_fpga_area
Throughput,0.515065936165818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551028853523857,catapult,CLB,299,catapult_fpga_area
Throughput,0.551028853523857,catapult,LUT,1155,catapult_fpga_area
Throughput,0.551028853523857,catapult,FF,272,catapult_fpga_area
Throughput,0.551028853523857,catapult,DSP,1,catapult_fpga_area
Throughput,0.551028853523857,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523629569780709,catapult,CLB,172,catapult_fpga_area
Throughput,0.523629569780709,catapult,LUT,902,catapult_fpga_area
Throughput,0.523629569780709,catapult,FF,264,catapult_fpga_area
Throughput,0.523629569780709,catapult,DSP,1,catapult_fpga_area
Throughput,0.523629569780709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.46712840752656,catapult,CLB,250,catapult_fpga_area
Throughput,0.46712840752656,catapult,LUT,1141,catapult_fpga_area
Throughput,0.46712840752656,catapult,FF,266,catapult_fpga_area
Throughput,0.46712840752656,catapult,DSP,1,catapult_fpga_area
Throughput,0.46712840752656,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525121552511368,catapult,CLB,318,catapult_fpga_area
Throughput,0.525121552511368,catapult,LUT,1473,catapult_fpga_area
Throughput,0.525121552511368,catapult,FF,275,catapult_fpga_area
Throughput,0.525121552511368,catapult,DSP,1,catapult_fpga_area
Throughput,0.525121552511368,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51922131341185,catapult,CLB,229,catapult_fpga_area
Throughput,0.51922131341185,catapult,LUT,1116,catapult_fpga_area
Throughput,0.51922131341185,catapult,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,DSP,1,catapult_fpga_area
Throughput,0.51922131341185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515370141412413,catapult,CLB,293,catapult_fpga_area
Throughput,0.515370141412413,catapult,LUT,1492,catapult_fpga_area
Throughput,0.515370141412413,catapult,FF,269,catapult_fpga_area
Throughput,0.515370141412413,catapult,DSP,1,catapult_fpga_area
Throughput,0.515370141412413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483670556506506,catapult,CLB,472,catapult_fpga_area
Throughput,0.483670556506506,catapult,LUT,2254,catapult_fpga_area
Throughput,0.483670556506506,catapult,FF,279,catapult_fpga_area
Throughput,0.483670556506506,catapult,DSP,1,catapult_fpga_area
Throughput,0.483670556506506,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506741691463227,catapult,CLB,143,catapult_fpga_area
Throughput,0.506741691463227,catapult,LUT,677,catapult_fpga_area
Throughput,0.506741691463227,catapult,FF,263,catapult_fpga_area
Throughput,0.506741691463227,catapult,DSP,1,catapult_fpga_area
Throughput,0.506741691463227,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543950670201621,catapult,CLB,156,catapult_fpga_area
Throughput,0.543950670201621,catapult,LUT,829,catapult_fpga_area
Throughput,0.543950670201621,catapult,FF,265,catapult_fpga_area
Throughput,0.543950670201621,catapult,DSP,1,catapult_fpga_area
Throughput,0.543950670201621,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500044253916472,catapult,CLB,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,LUT,1076,catapult_fpga_area
Throughput,0.500044253916472,catapult,FF,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,DSP,1,catapult_fpga_area
Throughput,0.500044253916472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503859564262249,catapult,CLB,183,catapult_fpga_area
Throughput,0.503859564262249,catapult,LUT,972,catapult_fpga_area
Throughput,0.503859564262249,catapult,FF,264,catapult_fpga_area
Throughput,0.503859564262249,catapult,DSP,1,catapult_fpga_area
Throughput,0.503859564262249,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482408957369521,catapult,CLB,252,catapult_fpga_area
Throughput,0.482408957369521,catapult,LUT,1216,catapult_fpga_area
Throughput,0.482408957369521,catapult,FF,266,catapult_fpga_area
Throughput,0.482408957369521,catapult,DSP,1,catapult_fpga_area
Throughput,0.482408957369521,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473833043979288,catapult,CLB,394,catapult_fpga_area
Throughput,0.473833043979288,catapult,LUT,1851,catapult_fpga_area
Throughput,0.473833043979288,catapult,FF,278,catapult_fpga_area
Throughput,0.473833043979288,catapult,DSP,1,catapult_fpga_area
Throughput,0.473833043979288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492877914140667,catapult,CLB,253,catapult_fpga_area
Throughput,0.492877914140667,catapult,LUT,1369,catapult_fpga_area
Throughput,0.492877914140667,catapult,FF,265,catapult_fpga_area
Throughput,0.492877914140667,catapult,DSP,1,catapult_fpga_area
Throughput,0.492877914140667,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523435516670113,catapult,CLB,368,catapult_fpga_area
Throughput,0.523435516670113,catapult,LUT,1895,catapult_fpga_area
Throughput,0.523435516670113,catapult,FF,270,catapult_fpga_area
Throughput,0.523435516670113,catapult,DSP,1,catapult_fpga_area
Throughput,0.523435516670113,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473230979782153,catapult,CLB,501,catapult_fpga_area
Throughput,0.473230979782153,catapult,LUT,2545,catapult_fpga_area
Throughput,0.473230979782153,catapult,FF,280,catapult_fpga_area
Throughput,0.473230979782153,catapult,DSP,1,catapult_fpga_area
Throughput,0.473230979782153,catapult,BRAM,0,catapult_fpga_area
Throughput,0.60594933172878,catapult,CLB,88,catapult_fpga_area
Throughput,0.60594933172878,catapult,LUT,418,catapult_fpga_area
Throughput,0.60594933172878,catapult,FF,304,catapult_fpga_area
Throughput,0.60594933172878,catapult,DSP,1,catapult_fpga_area
Throughput,0.60594933172878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.622230684559532,catapult,CLB,115,catapult_fpga_area
Throughput,0.622230684559532,catapult,LUT,486,catapult_fpga_area
Throughput,0.622230684559532,catapult,FF,306,catapult_fpga_area
Throughput,0.622230684559532,catapult,DSP,1,catapult_fpga_area
Throughput,0.622230684559532,catapult,BRAM,0,catapult_fpga_area
Throughput,0.59820812737526,catapult,CLB,192,catapult_fpga_area
Throughput,0.59820812737526,catapult,LUT,726,catapult_fpga_area
Throughput,0.59820812737526,catapult,FF,298,catapult_fpga_area
Throughput,0.59820812737526,catapult,DSP,1,catapult_fpga_area
Throughput,0.59820812737526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.57542961575112,catapult,CLB,104,catapult_fpga_area
Throughput,0.57542961575112,catapult,LUT,490,catapult_fpga_area
Throughput,0.57542961575112,catapult,FF,295,catapult_fpga_area
Throughput,0.57542961575112,catapult,DSP,1,catapult_fpga_area
Throughput,0.57542961575112,catapult,BRAM,0,catapult_fpga_area
Throughput,0.619783360924023,catapult,CLB,162,catapult_fpga_area
Throughput,0.619783360924023,catapult,LUT,615,catapult_fpga_area
Throughput,0.619783360924023,catapult,FF,297,catapult_fpga_area
Throughput,0.619783360924023,catapult,DSP,1,catapult_fpga_area
Throughput,0.619783360924023,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621138459837498,catapult,CLB,189,catapult_fpga_area
Throughput,0.621138459837498,catapult,LUT,864,catapult_fpga_area
Throughput,0.621138459837498,catapult,FF,266,catapult_fpga_area
Throughput,0.621138459837498,catapult,DSP,1,catapult_fpga_area
Throughput,0.621138459837498,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506468104158204,catapult,CLB,136,catapult_fpga_area
Throughput,0.506468104158204,catapult,LUT,697,catapult_fpga_area
Throughput,0.506468104158204,catapult,FF,449,catapult_fpga_area
Throughput,0.506468104158204,catapult,DSP,1,catapult_fpga_area
Throughput,0.506468104158204,catapult,BRAM,0,catapult_fpga_area
Throughput,0.464161401915966,catapult,CLB,232,catapult_fpga_area
Throughput,0.464161401915966,catapult,LUT,1115,catapult_fpga_area
Throughput,0.464161401915966,catapult,FF,451,catapult_fpga_area
Throughput,0.464161401915966,catapult,DSP,1,catapult_fpga_area
Throughput,0.464161401915966,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483705415662575,catapult,CLB,295,catapult_fpga_area
Throughput,0.483705415662575,catapult,LUT,1196,catapult_fpga_area
Throughput,0.483705415662575,catapult,FF,382,catapult_fpga_area
Throughput,0.483705415662575,catapult,DSP,1,catapult_fpga_area
Throughput,0.483705415662575,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492668841306932,catapult,CLB,193,catapult_fpga_area
Throughput,0.492668841306932,catapult,LUT,958,catapult_fpga_area
Throughput,0.492668841306932,catapult,FF,420,catapult_fpga_area
Throughput,0.492668841306932,catapult,DSP,1,catapult_fpga_area
Throughput,0.492668841306932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513379701787999,catapult,CLB,315,catapult_fpga_area
Throughput,0.513379701787999,catapult,LUT,1548,catapult_fpga_area
Throughput,0.513379701787999,catapult,FF,423,catapult_fpga_area
Throughput,0.513379701787999,catapult,DSP,1,catapult_fpga_area
Throughput,0.513379701787999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566853577186184,catapult,CLB,108,catapult_fpga_area
Throughput,0.566853577186184,catapult,LUT,529,catapult_fpga_area
Throughput,0.566853577186184,catapult,FF,296,catapult_fpga_area
Throughput,0.566853577186184,catapult,DSP,1,catapult_fpga_area
Throughput,0.566853577186184,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513687723068894,catapult,CLB,145,catapult_fpga_area
Throughput,0.513687723068894,catapult,LUT,642,catapult_fpga_area
Throughput,0.513687723068894,catapult,FF,298,catapult_fpga_area
Throughput,0.513687723068894,catapult,DSP,1,catapult_fpga_area
Throughput,0.513687723068894,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55151935308986,catapult,CLB,196,catapult_fpga_area
Throughput,0.55151935308986,catapult,LUT,888,catapult_fpga_area
Throughput,0.55151935308986,catapult,FF,267,catapult_fpga_area
Throughput,0.55151935308986,catapult,DSP,1,catapult_fpga_area
Throughput,0.55151935308986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479643682301292,catapult,CLB,135,catapult_fpga_area
Throughput,0.479643682301292,catapult,LUT,726,catapult_fpga_area
Throughput,0.479643682301292,catapult,FF,450,catapult_fpga_area
Throughput,0.479643682301292,catapult,DSP,1,catapult_fpga_area
Throughput,0.479643682301292,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465548914758925,catapult,CLB,193,catapult_fpga_area
Throughput,0.465548914758925,catapult,LUT,912,catapult_fpga_area
Throughput,0.465548914758925,catapult,FF,452,catapult_fpga_area
Throughput,0.465548914758925,catapult,DSP,1,catapult_fpga_area
Throughput,0.465548914758925,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50679433829637,catapult,CLB,210,catapult_fpga_area
Throughput,0.50679433829637,catapult,LUT,1135,catapult_fpga_area
Throughput,0.50679433829637,catapult,FF,387,catapult_fpga_area
Throughput,0.50679433829637,catapult,DSP,1,catapult_fpga_area
Throughput,0.50679433829637,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498821534125628,catapult,CLB,186,catapult_fpga_area
Throughput,0.498821534125628,catapult,LUT,956,catapult_fpga_area
Throughput,0.498821534125628,catapult,FF,421,catapult_fpga_area
Throughput,0.498821534125628,catapult,DSP,1,catapult_fpga_area
Throughput,0.498821534125628,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538462656807056,catapult,CLB,298,catapult_fpga_area
Throughput,0.538462656807056,catapult,LUT,1449,catapult_fpga_area
Throughput,0.538462656807056,catapult,FF,421,catapult_fpga_area
Throughput,0.538462656807056,catapult,DSP,1,catapult_fpga_area
Throughput,0.538462656807056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53921203866366,catapult,CLB,358,catapult_fpga_area
Throughput,0.53921203866366,catapult,LUT,1628,catapult_fpga_area
Throughput,0.53921203866366,catapult,FF,278,catapult_fpga_area
Throughput,0.53921203866366,catapult,DSP,1,catapult_fpga_area
Throughput,0.53921203866366,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499072722880887,catapult,CLB,321,catapult_fpga_area
Throughput,0.499072722880887,catapult,LUT,1585,catapult_fpga_area
Throughput,0.499072722880887,catapult,FF,588,catapult_fpga_area
Throughput,0.499072722880887,catapult,DSP,1,catapult_fpga_area
Throughput,0.499072722880887,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47931630322508,catapult,CLB,651,catapult_fpga_area
Throughput,0.47931630322508,catapult,LUT,3882,catapult_fpga_area
Throughput,0.47931630322508,catapult,FF,658,catapult_fpga_area
Throughput,0.47931630322508,catapult,DSP,1,catapult_fpga_area
Throughput,0.47931630322508,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502841051943481,catapult,CLB,463,catapult_fpga_area
Throughput,0.502841051943481,catapult,LUT,2297,catapult_fpga_area
Throughput,0.502841051943481,catapult,FF,295,catapult_fpga_area
Throughput,0.502841051943481,catapult,DSP,1,catapult_fpga_area
Throughput,0.502841051943481,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501357927947847,catapult,CLB,141,catapult_fpga_area
Throughput,0.501357927947847,catapult,LUT,705,catapult_fpga_area
Throughput,0.501357927947847,catapult,FF,452,catapult_fpga_area
Throughput,0.501357927947847,catapult,DSP,1,catapult_fpga_area
Throughput,0.501357927947847,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501239816686574,catapult,CLB,206,catapult_fpga_area
Throughput,0.501239816686574,catapult,LUT,960,catapult_fpga_area
Throughput,0.501239816686574,catapult,FF,454,catapult_fpga_area
Throughput,0.501239816686574,catapult,DSP,1,catapult_fpga_area
Throughput,0.501239816686574,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524896634730206,catapult,CLB,218,catapult_fpga_area
Throughput,0.524896634730206,catapult,LUT,1071,catapult_fpga_area
Throughput,0.524896634730206,catapult,FF,423,catapult_fpga_area
Throughput,0.524896634730206,catapult,DSP,1,catapult_fpga_area
Throughput,0.524896634730206,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485269404588999,catapult,CLB,304,catapult_fpga_area
Throughput,0.485269404588999,catapult,LUT,1501,catapult_fpga_area
Throughput,0.485269404588999,catapult,FF,424,catapult_fpga_area
Throughput,0.485269404588999,catapult,DSP,1,catapult_fpga_area
Throughput,0.485269404588999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528018231413494,catapult,CLB,384,catapult_fpga_area
Throughput,0.528018231413494,catapult,LUT,1670,catapult_fpga_area
Throughput,0.528018231413494,catapult,FF,284,catapult_fpga_area
Throughput,0.528018231413494,catapult,DSP,1,catapult_fpga_area
Throughput,0.528018231413494,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477206699218526,catapult,CLB,329,catapult_fpga_area
Throughput,0.477206699218526,catapult,LUT,1624,catapult_fpga_area
Throughput,0.477206699218526,catapult,FF,583,catapult_fpga_area
Throughput,0.477206699218526,catapult,DSP,1,catapult_fpga_area
Throughput,0.477206699218526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486466501916678,catapult,CLB,589,catapult_fpga_area
Throughput,0.486466501916678,catapult,LUT,3267,catapult_fpga_area
Throughput,0.486466501916678,catapult,FF,660,catapult_fpga_area
Throughput,0.486466501916678,catapult,DSP,1,catapult_fpga_area
Throughput,0.486466501916678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471087921023052,catapult,CLB,502,catapult_fpga_area
Throughput,0.471087921023052,catapult,LUT,2366,catapult_fpga_area
Throughput,0.471087921023052,catapult,FF,291,catapult_fpga_area
Throughput,0.471087921023052,catapult,DSP,1,catapult_fpga_area
Throughput,0.471087921023052,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488826883914369,catapult,CLB,549,catapult_fpga_area
Throughput,0.488826883914369,catapult,LUT,2586,catapult_fpga_area
Throughput,0.488826883914369,catapult,FF,895,catapult_fpga_area
Throughput,0.488826883914369,catapult,DSP,1,catapult_fpga_area
Throughput,0.488826883914369,catapult,BRAM,0,catapult_fpga_area
Throughput,0.470584249168713,catapult,CLB,728,catapult_fpga_area
Throughput,0.470584249168713,catapult,LUT,4367,catapult_fpga_area
Throughput,0.470584249168713,catapult,FF,903,catapult_fpga_area
Throughput,0.470584249168713,catapult,DSP,1,catapult_fpga_area
Throughput,0.470584249168713,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459821065230676,catapult,CLB,756,catapult_fpga_area
Throughput,0.459821065230676,catapult,LUT,3846,catapult_fpga_area
Throughput,0.459821065230676,catapult,FF,307,catapult_fpga_area
Throughput,0.459821065230676,catapult,DSP,1,catapult_fpga_area
Throughput,0.459821065230676,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509267393391237,catapult,CLB,192,catapult_fpga_area
Throughput,0.509267393391237,catapult,LUT,957,catapult_fpga_area
Throughput,0.509267393391237,catapult,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,DSP,1,catapult_fpga_area
Throughput,0.509267393391237,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5196392456501,catapult,CLB,245,catapult_fpga_area
Throughput,0.5196392456501,catapult,LUT,1270,catapult_fpga_area
Throughput,0.5196392456501,catapult,FF,421,catapult_fpga_area
Throughput,0.5196392456501,catapult,DSP,1,catapult_fpga_area
Throughput,0.5196392456501,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530244060736276,catapult,CLB,342,catapult_fpga_area
Throughput,0.530244060736276,catapult,LUT,1587,catapult_fpga_area
Throughput,0.530244060736276,catapult,FF,281,catapult_fpga_area
Throughput,0.530244060736276,catapult,DSP,1,catapult_fpga_area
Throughput,0.530244060736276,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514069570063056,catapult,CLB,346,catapult_fpga_area
Throughput,0.514069570063056,catapult,LUT,1730,catapult_fpga_area
Throughput,0.514069570063056,catapult,FF,589,catapult_fpga_area
Throughput,0.514069570063056,catapult,DSP,1,catapult_fpga_area
Throughput,0.514069570063056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489224583926722,catapult,CLB,526,catapult_fpga_area
Throughput,0.489224583926722,catapult,LUT,2893,catapult_fpga_area
Throughput,0.489224583926722,catapult,FF,603,catapult_fpga_area
Throughput,0.489224583926722,catapult,DSP,1,catapult_fpga_area
Throughput,0.489224583926722,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47220350459997,catapult,CLB,550,catapult_fpga_area
Throughput,0.47220350459997,catapult,LUT,2747,catapult_fpga_area
Throughput,0.47220350459997,catapult,FF,301,catapult_fpga_area
Throughput,0.47220350459997,catapult,DSP,1,catapult_fpga_area
Throughput,0.47220350459997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497250453616726,catapult,CLB,507,catapult_fpga_area
Throughput,0.497250453616726,catapult,LUT,2777,catapult_fpga_area
Throughput,0.497250453616726,catapult,FF,903,catapult_fpga_area
Throughput,0.497250453616726,catapult,DSP,1,catapult_fpga_area
Throughput,0.497250453616726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473916803905075,catapult,CLB,880,catapult_fpga_area
Throughput,0.473916803905075,catapult,LUT,5207,catapult_fpga_area
Throughput,0.473916803905075,catapult,FF,975,catapult_fpga_area
Throughput,0.473916803905075,catapult,DSP,1,catapult_fpga_area
Throughput,0.473916803905075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.463606431519303,catapult,CLB,719,catapult_fpga_area
Throughput,0.463606431519303,catapult,LUT,3896,catapult_fpga_area
Throughput,0.463606431519303,catapult,FF,313,catapult_fpga_area
Throughput,0.463606431519303,catapult,DSP,1,catapult_fpga_area
Throughput,0.463606431519303,catapult,BRAM,0,catapult_fpga_area
Throughput,0.624539792240593,catapult,CLB,87,catapult_fpga_area
Throughput,0.624539792240593,catapult,LUT,476,catapult_fpga_area
Throughput,0.624539792240593,catapult,FF,303,catapult_fpga_area
Throughput,0.624539792240593,catapult,DSP,1,catapult_fpga_area
Throughput,0.624539792240593,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563737580156437,catapult,CLB,145,catapult_fpga_area
Throughput,0.563737580156437,catapult,LUT,620,catapult_fpga_area
Throughput,0.563737580156437,catapult,FF,305,catapult_fpga_area
Throughput,0.563737580156437,catapult,DSP,1,catapult_fpga_area
Throughput,0.563737580156437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.674161090792645,catapult,CLB,218,catapult_fpga_area
Throughput,0.674161090792645,catapult,LUT,871,catapult_fpga_area
Throughput,0.674161090792645,catapult,FF,312,catapult_fpga_area
Throughput,0.674161090792645,catapult,DSP,1,catapult_fpga_area
Throughput,0.674161090792645,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479370299175004,catapult,CLB,147,catapult_fpga_area
Throughput,0.479370299175004,catapult,LUT,747,catapult_fpga_area
Throughput,0.479370299175004,catapult,FF,351,catapult_fpga_area
Throughput,0.479370299175004,catapult,DSP,1,catapult_fpga_area
Throughput,0.479370299175004,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510977586990102,catapult,CLB,192,catapult_fpga_area
Throughput,0.510977586990102,catapult,LUT,945,catapult_fpga_area
Throughput,0.510977586990102,catapult,FF,358,catapult_fpga_area
Throughput,0.510977586990102,catapult,DSP,1,catapult_fpga_area
Throughput,0.510977586990102,catapult,BRAM,0,catapult_fpga_area
Throughput,0.433279693307302,catapult,CLB,297,catapult_fpga_area
Throughput,0.433279693307302,catapult,LUT,1317,catapult_fpga_area
Throughput,0.433279693307302,catapult,FF,366,catapult_fpga_area
Throughput,0.433279693307302,catapult,DSP,1,catapult_fpga_area
Throughput,0.433279693307302,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549188930328245,catapult,CLB,194,catapult_fpga_area
Throughput,0.549188930328245,catapult,LUT,959,catapult_fpga_area
Throughput,0.549188930328245,catapult,FF,265,catapult_fpga_area
Throughput,0.549188930328245,catapult,DSP,1,catapult_fpga_area
Throughput,0.549188930328245,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51192923090312,catapult,CLB,349,catapult_fpga_area
Throughput,0.51192923090312,catapult,LUT,1608,catapult_fpga_area
Throughput,0.51192923090312,catapult,FF,274,catapult_fpga_area
Throughput,0.51192923090312,catapult,DSP,1,catapult_fpga_area
Throughput,0.51192923090312,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491911015264983,catapult,CLB,260,catapult_fpga_area
Throughput,0.491911015264983,catapult,LUT,1310,catapult_fpga_area
Throughput,0.491911015264983,catapult,FF,266,catapult_fpga_area
Throughput,0.491911015264983,catapult,DSP,1,catapult_fpga_area
Throughput,0.491911015264983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,324,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1645,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,268,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528942685886328,catapult,CLB,469,catapult_fpga_area
Throughput,0.528942685886328,catapult,LUT,2392,catapult_fpga_area
Throughput,0.528942685886328,catapult,FF,279,catapult_fpga_area
Throughput,0.528942685886328,catapult,DSP,1,catapult_fpga_area
Throughput,0.528942685886328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.437152736794709,catapult,CLB,144,catapult_fpga_area
Throughput,0.437152736794709,catapult,LUT,758,catapult_fpga_area
Throughput,0.437152736794709,catapult,FF,352,catapult_fpga_area
Throughput,0.437152736794709,catapult,DSP,1,catapult_fpga_area
Throughput,0.437152736794709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491339405960831,catapult,CLB,230,catapult_fpga_area
Throughput,0.491339405960831,catapult,LUT,984,catapult_fpga_area
Throughput,0.491339405960831,catapult,FF,360,catapult_fpga_area
Throughput,0.491339405960831,catapult,DSP,1,catapult_fpga_area
Throughput,0.491339405960831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.461493874130315,catapult,CLB,274,catapult_fpga_area
Throughput,0.461493874130315,catapult,LUT,1229,catapult_fpga_area
Throughput,0.461493874130315,catapult,FF,361,catapult_fpga_area
Throughput,0.461493874130315,catapult,DSP,1,catapult_fpga_area
Throughput,0.461493874130315,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56152676882336,catapult,CLB,192,catapult_fpga_area
Throughput,0.56152676882336,catapult,LUT,1009,catapult_fpga_area
Throughput,0.56152676882336,catapult,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,DSP,1,catapult_fpga_area
Throughput,0.56152676882336,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534427270327208,catapult,CLB,407,catapult_fpga_area
Throughput,0.534427270327208,catapult,LUT,1695,catapult_fpga_area
Throughput,0.534427270327208,catapult,FF,274,catapult_fpga_area
Throughput,0.534427270327208,catapult,DSP,1,catapult_fpga_area
Throughput,0.534427270327208,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51131880881125,catapult,CLB,293,catapult_fpga_area
Throughput,0.51131880881125,catapult,LUT,1510,catapult_fpga_area
Throughput,0.51131880881125,catapult,FF,271,catapult_fpga_area
Throughput,0.51131880881125,catapult,DSP,1,catapult_fpga_area
Throughput,0.51131880881125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534398139439438,catapult,CLB,353,catapult_fpga_area
Throughput,0.534398139439438,catapult,LUT,1775,catapult_fpga_area
Throughput,0.534398139439438,catapult,FF,276,catapult_fpga_area
Throughput,0.534398139439438,catapult,DSP,1,catapult_fpga_area
Throughput,0.534398139439438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505469176489618,catapult,CLB,495,catapult_fpga_area
Throughput,0.505469176489618,catapult,LUT,2458,catapult_fpga_area
Throughput,0.505469176489618,catapult,FF,282,catapult_fpga_area
Throughput,0.505469176489618,catapult,DSP,1,catapult_fpga_area
Throughput,0.505469176489618,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481197218680076,catapult,CLB,375,catapult_fpga_area
Throughput,0.481197218680076,catapult,LUT,2103,catapult_fpga_area
Throughput,0.481197218680076,catapult,FF,280,catapult_fpga_area
Throughput,0.481197218680076,catapult,DSP,1,catapult_fpga_area
Throughput,0.481197218680076,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468622666434855,catapult,CLB,595,catapult_fpga_area
Throughput,0.468622666434855,catapult,LUT,3117,catapult_fpga_area
Throughput,0.468622666434855,catapult,FF,285,catapult_fpga_area
Throughput,0.468622666434855,catapult,DSP,1,catapult_fpga_area
Throughput,0.468622666434855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494009151025514,catapult,CLB,684,catapult_fpga_area
Throughput,0.494009151025514,catapult,LUT,3545,catapult_fpga_area
Throughput,0.494009151025514,catapult,FF,292,catapult_fpga_area
Throughput,0.494009151025514,catapult,DSP,1,catapult_fpga_area
Throughput,0.494009151025514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526086249736299,catapult,CLB,204,catapult_fpga_area
Throughput,0.526086249736299,catapult,LUT,986,catapult_fpga_area
Throughput,0.526086249736299,catapult,FF,265,catapult_fpga_area
Throughput,0.526086249736299,catapult,DSP,1,catapult_fpga_area
Throughput,0.526086249736299,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496981088378644,catapult,CLB,254,catapult_fpga_area
Throughput,0.496981088378644,catapult,LUT,1276,catapult_fpga_area
Throughput,0.496981088378644,catapult,FF,272,catapult_fpga_area
Throughput,0.496981088378644,catapult,DSP,1,catapult_fpga_area
Throughput,0.496981088378644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538042568851962,catapult,CLB,364,catapult_fpga_area
Throughput,0.538042568851962,catapult,LUT,1625,catapult_fpga_area
Throughput,0.538042568851962,catapult,FF,274,catapult_fpga_area
Throughput,0.538042568851962,catapult,DSP,1,catapult_fpga_area
Throughput,0.538042568851962,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527390277771185,catapult,CLB,296,catapult_fpga_area
Throughput,0.527390277771185,catapult,LUT,1597,catapult_fpga_area
Throughput,0.527390277771185,catapult,FF,271,catapult_fpga_area
Throughput,0.527390277771185,catapult,DSP,1,catapult_fpga_area
Throughput,0.527390277771185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503651726845493,catapult,CLB,406,catapult_fpga_area
Throughput,0.503651726845493,catapult,LUT,2114,catapult_fpga_area
Throughput,0.503651726845493,catapult,FF,281,catapult_fpga_area
Throughput,0.503651726845493,catapult,DSP,1,catapult_fpga_area
Throughput,0.503651726845493,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493048022877428,catapult,CLB,501,catapult_fpga_area
Throughput,0.493048022877428,catapult,LUT,2507,catapult_fpga_area
Throughput,0.493048022877428,catapult,FF,282,catapult_fpga_area
Throughput,0.493048022877428,catapult,DSP,1,catapult_fpga_area
Throughput,0.493048022877428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47066487060952,catapult,CLB,460,catapult_fpga_area
Throughput,0.47066487060952,catapult,LUT,2366,catapult_fpga_area
Throughput,0.47066487060952,catapult,FF,288,catapult_fpga_area
Throughput,0.47066487060952,catapult,DSP,1,catapult_fpga_area
Throughput,0.47066487060952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474048679110761,catapult,CLB,571,catapult_fpga_area
Throughput,0.474048679110761,catapult,LUT,2998,catapult_fpga_area
Throughput,0.474048679110761,catapult,FF,290,catapult_fpga_area
Throughput,0.474048679110761,catapult,DSP,1,catapult_fpga_area
Throughput,0.474048679110761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488976035284511,catapult,CLB,724,catapult_fpga_area
Throughput,0.488976035284511,catapult,LUT,3737,catapult_fpga_area
Throughput,0.488976035284511,catapult,FF,298,catapult_fpga_area
Throughput,0.488976035284511,catapult,DSP,1,catapult_fpga_area
Throughput,0.488976035284511,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,310,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1588,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,275,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473164028934927,catapult,CLB,362,catapult_fpga_area
Throughput,0.473164028934927,catapult,LUT,1758,catapult_fpga_area
Throughput,0.473164028934927,catapult,FF,275,catapult_fpga_area
Throughput,0.473164028934927,catapult,DSP,1,catapult_fpga_area
Throughput,0.473164028934927,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503226436296314,catapult,CLB,520,catapult_fpga_area
Throughput,0.503226436296314,catapult,LUT,2371,catapult_fpga_area
Throughput,0.503226436296314,catapult,FF,284,catapult_fpga_area
Throughput,0.503226436296314,catapult,DSP,1,catapult_fpga_area
Throughput,0.503226436296314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516707744932389,catapult,CLB,469,catapult_fpga_area
Throughput,0.516707744932389,catapult,LUT,2625,catapult_fpga_area
Throughput,0.516707744932389,catapult,FF,279,catapult_fpga_area
Throughput,0.516707744932389,catapult,DSP,1,catapult_fpga_area
Throughput,0.516707744932389,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485892830505518,catapult,CLB,724,catapult_fpga_area
Throughput,0.485892830505518,catapult,LUT,4244,catapult_fpga_area
Throughput,0.485892830505518,catapult,FF,310,catapult_fpga_area
Throughput,0.485892830505518,catapult,DSP,1,catapult_fpga_area
Throughput,0.485892830505518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474908449523643,catapult,CLB,808,catapult_fpga_area
Throughput,0.474908449523643,catapult,LUT,4178,catapult_fpga_area
Throughput,0.474908449523643,catapult,FF,307,catapult_fpga_area
Throughput,0.474908449523643,catapult,DSP,1,catapult_fpga_area
Throughput,0.474908449523643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513213450092815,catapult,CLB,131,catapult_fpga_area
Throughput,0.513213450092815,catapult,LUT,643,catapult_fpga_area
Throughput,0.513213450092815,catapult,FF,339,catapult_fpga_area
Throughput,0.513213450092815,catapult,DSP,1,catapult_fpga_area
Throughput,0.513213450092815,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486533482991033,catapult,CLB,194,catapult_fpga_area
Throughput,0.486533482991033,catapult,LUT,940,catapult_fpga_area
Throughput,0.486533482991033,catapult,FF,341,catapult_fpga_area
Throughput,0.486533482991033,catapult,DSP,1,catapult_fpga_area
Throughput,0.486533482991033,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527167025491689,catapult,CLB,292,catapult_fpga_area
Throughput,0.527167025491689,catapult,LUT,1315,catapult_fpga_area
Throughput,0.527167025491689,catapult,FF,349,catapult_fpga_area
Throughput,0.527167025491689,catapult,DSP,1,catapult_fpga_area
Throughput,0.527167025491689,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554912781583555,catapult,CLB,137,catapult_fpga_area
Throughput,0.554912781583555,catapult,LUT,709,catapult_fpga_area
Throughput,0.554912781583555,catapult,FF,265,catapult_fpga_area
Throughput,0.554912781583555,catapult,DSP,1,catapult_fpga_area
Throughput,0.554912781583555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.568257047665969,catapult,CLB,200,catapult_fpga_area
Throughput,0.568257047665969,catapult,LUT,944,catapult_fpga_area
Throughput,0.568257047665969,catapult,FF,267,catapult_fpga_area
Throughput,0.568257047665969,catapult,DSP,1,catapult_fpga_area
Throughput,0.568257047665969,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525192706333771,catapult,CLB,285,catapult_fpga_area
Throughput,0.525192706333771,catapult,LUT,1428,catapult_fpga_area
Throughput,0.525192706333771,catapult,FF,276,catapult_fpga_area
Throughput,0.525192706333771,catapult,DSP,1,catapult_fpga_area
Throughput,0.525192706333771,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541811894829977,catapult,CLB,224,catapult_fpga_area
Throughput,0.541811894829977,catapult,LUT,1123,catapult_fpga_area
Throughput,0.541811894829977,catapult,FF,266,catapult_fpga_area
Throughput,0.541811894829977,catapult,DSP,1,catapult_fpga_area
Throughput,0.541811894829977,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505226824108818,catapult,CLB,288,catapult_fpga_area
Throughput,0.505226824108818,catapult,LUT,1348,catapult_fpga_area
Throughput,0.505226824108818,catapult,FF,268,catapult_fpga_area
Throughput,0.505226824108818,catapult,DSP,1,catapult_fpga_area
Throughput,0.505226824108818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514972835182944,catapult,CLB,451,catapult_fpga_area
Throughput,0.514972835182944,catapult,LUT,2317,catapult_fpga_area
Throughput,0.514972835182944,catapult,FF,280,catapult_fpga_area
Throughput,0.514972835182944,catapult,DSP,1,catapult_fpga_area
Throughput,0.514972835182944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500103521428936,catapult,CLB,262,catapult_fpga_area
Throughput,0.500103521428936,catapult,LUT,1337,catapult_fpga_area
Throughput,0.500103521428936,catapult,FF,267,catapult_fpga_area
Throughput,0.500103521428936,catapult,DSP,1,catapult_fpga_area
Throughput,0.500103521428936,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494839320724168,catapult,CLB,405,catapult_fpga_area
Throughput,0.494839320724168,catapult,LUT,2176,catapult_fpga_area
Throughput,0.494839320724168,catapult,FF,271,catapult_fpga_area
Throughput,0.494839320724168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494839320724168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526912309672687,catapult,CLB,618,catapult_fpga_area
Throughput,0.526912309672687,catapult,LUT,3181,catapult_fpga_area
Throughput,0.526912309672687,catapult,FF,278,catapult_fpga_area
Throughput,0.526912309672687,catapult,DSP,1,catapult_fpga_area
Throughput,0.526912309672687,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543262432153313,catapult,CLB,157,catapult_fpga_area
Throughput,0.543262432153313,catapult,LUT,777,catapult_fpga_area
Throughput,0.543262432153313,catapult,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,DSP,1,catapult_fpga_area
Throughput,0.543262432153313,catapult,BRAM,0,catapult_fpga_area
Throughput,0.559645945588983,catapult,CLB,198,catapult_fpga_area
Throughput,0.559645945588983,catapult,LUT,995,catapult_fpga_area
Throughput,0.559645945588983,catapult,FF,267,catapult_fpga_area
Throughput,0.559645945588983,catapult,DSP,1,catapult_fpga_area
Throughput,0.559645945588983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530010520708836,catapult,CLB,290,catapult_fpga_area
Throughput,0.530010520708836,catapult,LUT,1483,catapult_fpga_area
Throughput,0.530010520708836,catapult,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,DSP,1,catapult_fpga_area
Throughput,0.530010520708836,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52284355788767,catapult,CLB,217,catapult_fpga_area
Throughput,0.52284355788767,catapult,LUT,1172,catapult_fpga_area
Throughput,0.52284355788767,catapult,FF,266,catapult_fpga_area
Throughput,0.52284355788767,catapult,DSP,1,catapult_fpga_area
Throughput,0.52284355788767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515919735271265,catapult,CLB,294,catapult_fpga_area
Throughput,0.515919735271265,catapult,LUT,1596,catapult_fpga_area
Throughput,0.515919735271265,catapult,FF,269,catapult_fpga_area
Throughput,0.515919735271265,catapult,DSP,1,catapult_fpga_area
Throughput,0.515919735271265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503017096545077,catapult,CLB,461,catapult_fpga_area
Throughput,0.503017096545077,catapult,LUT,2213,catapult_fpga_area
Throughput,0.503017096545077,catapult,FF,281,catapult_fpga_area
Throughput,0.503017096545077,catapult,DSP,1,catapult_fpga_area
Throughput,0.503017096545077,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525996592594073,catapult,CLB,296,catapult_fpga_area
Throughput,0.525996592594073,catapult,LUT,1584,catapult_fpga_area
Throughput,0.525996592594073,catapult,FF,267,catapult_fpga_area
Throughput,0.525996592594073,catapult,DSP,1,catapult_fpga_area
Throughput,0.525996592594073,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488395717746347,catapult,CLB,418,catapult_fpga_area
Throughput,0.488395717746347,catapult,LUT,2186,catapult_fpga_area
Throughput,0.488395717746347,catapult,FF,271,catapult_fpga_area
Throughput,0.488395717746347,catapult,DSP,1,catapult_fpga_area
Throughput,0.488395717746347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51546418322896,catapult,CLB,654,catapult_fpga_area
Throughput,0.51546418322896,catapult,LUT,3153,catapult_fpga_area
Throughput,0.51546418322896,catapult,FF,283,catapult_fpga_area
Throughput,0.51546418322896,catapult,DSP,1,catapult_fpga_area
Throughput,0.51546418322896,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532359753815555,catapult,CLB,210,catapult_fpga_area
Throughput,0.532359753815555,catapult,LUT,1044,catapult_fpga_area
Throughput,0.532359753815555,catapult,FF,266,catapult_fpga_area
Throughput,0.532359753815555,catapult,DSP,1,catapult_fpga_area
Throughput,0.532359753815555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53170532252979,catapult,CLB,289,catapult_fpga_area
Throughput,0.53170532252979,catapult,LUT,1510,catapult_fpga_area
Throughput,0.53170532252979,catapult,FF,270,catapult_fpga_area
Throughput,0.53170532252979,catapult,DSP,1,catapult_fpga_area
Throughput,0.53170532252979,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525949009243554,catapult,CLB,451,catapult_fpga_area
Throughput,0.525949009243554,catapult,LUT,2209,catapult_fpga_area
Throughput,0.525949009243554,catapult,FF,283,catapult_fpga_area
Throughput,0.525949009243554,catapult,DSP,1,catapult_fpga_area
Throughput,0.525949009243554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508159775596643,catapult,CLB,316,catapult_fpga_area
Throughput,0.508159775596643,catapult,LUT,1799,catapult_fpga_area
Throughput,0.508159775596643,catapult,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,DSP,1,catapult_fpga_area
Throughput,0.508159775596643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499415683650129,catapult,CLB,434,catapult_fpga_area
Throughput,0.499415683650129,catapult,LUT,2363,catapult_fpga_area
Throughput,0.499415683650129,catapult,FF,271,catapult_fpga_area
Throughput,0.499415683650129,catapult,DSP,1,catapult_fpga_area
Throughput,0.499415683650129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487150907659571,catapult,CLB,627,catapult_fpga_area
Throughput,0.487150907659571,catapult,LUT,3234,catapult_fpga_area
Throughput,0.487150907659571,catapult,FF,282,catapult_fpga_area
Throughput,0.487150907659571,catapult,DSP,1,catapult_fpga_area
Throughput,0.487150907659571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,300,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1606,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,267,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,1,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500153547138972,catapult,CLB,462,catapult_fpga_area
Throughput,0.500153547138972,catapult,LUT,2319,catapult_fpga_area
Throughput,0.500153547138972,catapult,FF,271,catapult_fpga_area
Throughput,0.500153547138972,catapult,DSP,1,catapult_fpga_area
Throughput,0.500153547138972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497506249922265,catapult,CLB,655,catapult_fpga_area
Throughput,0.497506249922265,catapult,LUT,3276,catapult_fpga_area
Throughput,0.497506249922265,catapult,FF,281,catapult_fpga_area
Throughput,0.497506249922265,catapult,DSP,1,catapult_fpga_area
Throughput,0.497506249922265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.631732292070054,catapult,CLB,81,catapult_fpga_area
Throughput,0.631732292070054,catapult,LUT,352,catapult_fpga_area
Throughput,0.631732292070054,catapult,FF,282,catapult_fpga_area
Throughput,0.631732292070054,catapult,DSP,1,catapult_fpga_area
Throughput,0.631732292070054,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615686965044988,catapult,CLB,128,catapult_fpga_area
Throughput,0.615686965044988,catapult,LUT,447,catapult_fpga_area
Throughput,0.615686965044988,catapult,FF,284,catapult_fpga_area
Throughput,0.615686965044988,catapult,DSP,1,catapult_fpga_area
Throughput,0.615686965044988,catapult,BRAM,0,catapult_fpga_area
Throughput,0.605233819981674,catapult,CLB,147,catapult_fpga_area
Throughput,0.605233819981674,catapult,LUT,575,catapult_fpga_area
Throughput,0.605233819981674,catapult,FF,294,catapult_fpga_area
Throughput,0.605233819981674,catapult,DSP,1,catapult_fpga_area
Throughput,0.605233819981674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615951290571942,catapult,CLB,85,catapult_fpga_area
Throughput,0.615951290571942,catapult,LUT,378,catapult_fpga_area
Throughput,0.615951290571942,catapult,FF,310,catapult_fpga_area
Throughput,0.615951290571942,catapult,DSP,1,catapult_fpga_area
Throughput,0.615951290571942,catapult,BRAM,0,catapult_fpga_area
Throughput,0.603509771426709,catapult,CLB,105,catapult_fpga_area
Throughput,0.603509771426709,catapult,LUT,479,catapult_fpga_area
Throughput,0.603509771426709,catapult,FF,312,catapult_fpga_area
Throughput,0.603509771426709,catapult,DSP,1,catapult_fpga_area
Throughput,0.603509771426709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.595881150312808,catapult,CLB,153,catapult_fpga_area
Throughput,0.595881150312808,catapult,LUT,624,catapult_fpga_area
Throughput,0.595881150312808,catapult,FF,321,catapult_fpga_area
Throughput,0.595881150312808,catapult,DSP,1,catapult_fpga_area
Throughput,0.595881150312808,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507349979147916,catapult,CLB,135,catapult_fpga_area
Throughput,0.507349979147916,catapult,LUT,596,catapult_fpga_area
Throughput,0.507349979147916,catapult,FF,367,catapult_fpga_area
Throughput,0.507349979147916,catapult,DSP,1,catapult_fpga_area
Throughput,0.507349979147916,catapult,BRAM,0,catapult_fpga_area
Throughput,0.448137696581202,catapult,CLB,164,catapult_fpga_area
Throughput,0.448137696581202,catapult,LUT,724,catapult_fpga_area
Throughput,0.448137696581202,catapult,FF,369,catapult_fpga_area
Throughput,0.448137696581202,catapult,DSP,1,catapult_fpga_area
Throughput,0.448137696581202,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511570706233591,catapult,CLB,207,catapult_fpga_area
Throughput,0.511570706233591,catapult,LUT,1010,catapult_fpga_area
Throughput,0.511570706233591,catapult,FF,376,catapult_fpga_area
Throughput,0.511570706233591,catapult,DSP,1,catapult_fpga_area
Throughput,0.511570706233591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526898705831399,catapult,CLB,157,catapult_fpga_area
Throughput,0.526898705831399,catapult,LUT,815,catapult_fpga_area
Throughput,0.526898705831399,catapult,FF,263,catapult_fpga_area
Throughput,0.526898705831399,catapult,DSP,1,catapult_fpga_area
Throughput,0.526898705831399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556912255689555,catapult,CLB,208,catapult_fpga_area
Throughput,0.556912255689555,catapult,LUT,1093,catapult_fpga_area
Throughput,0.556912255689555,catapult,FF,265,catapult_fpga_area
Throughput,0.556912255689555,catapult,DSP,1,catapult_fpga_area
Throughput,0.556912255689555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532185515613259,catapult,CLB,292,catapult_fpga_area
Throughput,0.532185515613259,catapult,LUT,1337,catapult_fpga_area
Throughput,0.532185515613259,catapult,FF,272,catapult_fpga_area
Throughput,0.532185515613259,catapult,DSP,1,catapult_fpga_area
Throughput,0.532185515613259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.600776684097201,catapult,CLB,93,catapult_fpga_area
Throughput,0.600776684097201,catapult,LUT,375,catapult_fpga_area
Throughput,0.600776684097201,catapult,FF,255,catapult_fpga_area
Throughput,0.600776684097201,catapult,DSP,1,catapult_fpga_area
Throughput,0.600776684097201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582464102737348,catapult,CLB,125,catapult_fpga_area
Throughput,0.582464102737348,catapult,LUT,471,catapult_fpga_area
Throughput,0.582464102737348,catapult,FF,257,catapult_fpga_area
Throughput,0.582464102737348,catapult,DSP,1,catapult_fpga_area
Throughput,0.582464102737348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.607139843127207,catapult,CLB,148,catapult_fpga_area
Throughput,0.607139843127207,catapult,LUT,633,catapult_fpga_area
Throughput,0.607139843127207,catapult,FF,266,catapult_fpga_area
Throughput,0.607139843127207,catapult,DSP,1,catapult_fpga_area
Throughput,0.607139843127207,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529606036661448,catapult,CLB,132,catapult_fpga_area
Throughput,0.529606036661448,catapult,LUT,627,catapult_fpga_area
Throughput,0.529606036661448,catapult,FF,368,catapult_fpga_area
Throughput,0.529606036661448,catapult,DSP,1,catapult_fpga_area
Throughput,0.529606036661448,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52256132387776,catapult,CLB,182,catapult_fpga_area
Throughput,0.52256132387776,catapult,LUT,791,catapult_fpga_area
Throughput,0.52256132387776,catapult,FF,370,catapult_fpga_area
Throughput,0.52256132387776,catapult,DSP,1,catapult_fpga_area
Throughput,0.52256132387776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507861441178726,catapult,CLB,237,catapult_fpga_area
Throughput,0.507861441178726,catapult,LUT,978,catapult_fpga_area
Throughput,0.507861441178726,catapult,FF,377,catapult_fpga_area
Throughput,0.507861441178726,catapult,DSP,1,catapult_fpga_area
Throughput,0.507861441178726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528587323947384,catapult,CLB,181,catapult_fpga_area
Throughput,0.528587323947384,catapult,LUT,802,catapult_fpga_area
Throughput,0.528587323947384,catapult,FF,263,catapult_fpga_area
Throughput,0.528587323947384,catapult,DSP,1,catapult_fpga_area
Throughput,0.528587323947384,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526684468601705,catapult,CLB,225,catapult_fpga_area
Throughput,0.526684468601705,catapult,LUT,1027,catapult_fpga_area
Throughput,0.526684468601705,catapult,FF,265,catapult_fpga_area
Throughput,0.526684468601705,catapult,DSP,1,catapult_fpga_area
Throughput,0.526684468601705,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512126646871265,catapult,CLB,319,catapult_fpga_area
Throughput,0.512126646871265,catapult,LUT,1347,catapult_fpga_area
Throughput,0.512126646871265,catapult,FF,274,catapult_fpga_area
Throughput,0.512126646871265,catapult,DSP,1,catapult_fpga_area
Throughput,0.512126646871265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508828168727421,catapult,CLB,234,catapult_fpga_area
Throughput,0.508828168727421,catapult,LUT,1211,catapult_fpga_area
Throughput,0.508828168727421,catapult,FF,264,catapult_fpga_area
Throughput,0.508828168727421,catapult,DSP,1,catapult_fpga_area
Throughput,0.508828168727421,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525138373961539,catapult,CLB,454,catapult_fpga_area
Throughput,0.525138373961539,catapult,LUT,2022,catapult_fpga_area
Throughput,0.525138373961539,catapult,FF,279,catapult_fpga_area
Throughput,0.525138373961539,catapult,DSP,1,catapult_fpga_area
Throughput,0.525138373961539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475516827351728,catapult,CLB,119,catapult_fpga_area
Throughput,0.475516827351728,catapult,LUT,602,catapult_fpga_area
Throughput,0.475516827351728,catapult,FF,370,catapult_fpga_area
Throughput,0.475516827351728,catapult,DSP,1,catapult_fpga_area
Throughput,0.475516827351728,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5055519717538,catapult,CLB,176,catapult_fpga_area
Throughput,0.5055519717538,catapult,LUT,747,catapult_fpga_area
Throughput,0.5055519717538,catapult,FF,372,catapult_fpga_area
Throughput,0.5055519717538,catapult,DSP,1,catapult_fpga_area
Throughput,0.5055519717538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.558908697234129,catapult,CLB,163,catapult_fpga_area
Throughput,0.558908697234129,catapult,LUT,795,catapult_fpga_area
Throughput,0.558908697234129,catapult,FF,263,catapult_fpga_area
Throughput,0.558908697234129,catapult,DSP,1,catapult_fpga_area
Throughput,0.558908697234129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492475467334595,catapult,CLB,188,catapult_fpga_area
Throughput,0.492475467334595,catapult,LUT,961,catapult_fpga_area
Throughput,0.492475467334595,catapult,FF,265,catapult_fpga_area
Throughput,0.492475467334595,catapult,DSP,1,catapult_fpga_area
Throughput,0.492475467334595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534140383843963,catapult,CLB,276,catapult_fpga_area
Throughput,0.534140383843963,catapult,LUT,1386,catapult_fpga_area
Throughput,0.534140383843963,catapult,FF,272,catapult_fpga_area
Throughput,0.534140383843963,catapult,DSP,1,catapult_fpga_area
Throughput,0.534140383843963,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509238088157261,catapult,CLB,261,catapult_fpga_area
Throughput,0.509238088157261,catapult,LUT,1279,catapult_fpga_area
Throughput,0.509238088157261,catapult,FF,264,catapult_fpga_area
Throughput,0.509238088157261,catapult,DSP,1,catapult_fpga_area
Throughput,0.509238088157261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507836165958828,catapult,CLB,310,catapult_fpga_area
Throughput,0.507836165958828,catapult,LUT,1584,catapult_fpga_area
Throughput,0.507836165958828,catapult,FF,267,catapult_fpga_area
Throughput,0.507836165958828,catapult,DSP,1,catapult_fpga_area
Throughput,0.507836165958828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485132860910953,catapult,CLB,469,catapult_fpga_area
Throughput,0.485132860910953,catapult,LUT,2191,catapult_fpga_area
Throughput,0.485132860910953,catapult,FF,280,catapult_fpga_area
Throughput,0.485132860910953,catapult,DSP,1,catapult_fpga_area
Throughput,0.485132860910953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459560090698779,catapult,CLB,358,catapult_fpga_area
Throughput,0.459560090698779,catapult,LUT,1816,catapult_fpga_area
Throughput,0.459560090698779,catapult,FF,269,catapult_fpga_area
Throughput,0.459560090698779,catapult,DSP,1,catapult_fpga_area
Throughput,0.459560090698779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468645726325893,catapult,CLB,465,catapult_fpga_area
Throughput,0.468645726325893,catapult,LUT,2527,catapult_fpga_area
Throughput,0.468645726325893,catapult,FF,272,catapult_fpga_area
Throughput,0.468645726325893,catapult,DSP,1,catapult_fpga_area
Throughput,0.468645726325893,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488557017535288,catapult,CLB,688,catapult_fpga_area
Throughput,0.488557017535288,catapult,LUT,3465,catapult_fpga_area
Throughput,0.488557017535288,catapult,FF,283,catapult_fpga_area
Throughput,0.488557017535288,catapult,DSP,1,catapult_fpga_area
Throughput,0.488557017535288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530725278551163,catapult,CLB,154,catapult_fpga_area
Throughput,0.530725278551163,catapult,LUT,782,catapult_fpga_area
Throughput,0.530725278551163,catapult,FF,263,catapult_fpga_area
Throughput,0.530725278551163,catapult,DSP,1,catapult_fpga_area
Throughput,0.530725278551163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.550848858090317,catapult,CLB,199,catapult_fpga_area
Throughput,0.550848858090317,catapult,LUT,916,catapult_fpga_area
Throughput,0.550848858090317,catapult,FF,265,catapult_fpga_area
Throughput,0.550848858090317,catapult,DSP,1,catapult_fpga_area
Throughput,0.550848858090317,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522939800216079,catapult,CLB,330,catapult_fpga_area
Throughput,0.522939800216079,catapult,LUT,1334,catapult_fpga_area
Throughput,0.522939800216079,catapult,FF,274,catapult_fpga_area
Throughput,0.522939800216079,catapult,DSP,1,catapult_fpga_area
Throughput,0.522939800216079,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485265636835932,catapult,CLB,226,catapult_fpga_area
Throughput,0.485265636835932,catapult,LUT,1159,catapult_fpga_area
Throughput,0.485265636835932,catapult,FF,264,catapult_fpga_area
Throughput,0.485265636835932,catapult,DSP,1,catapult_fpga_area
Throughput,0.485265636835932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474837866610446,catapult,CLB,289,catapult_fpga_area
Throughput,0.474837866610446,catapult,LUT,1491,catapult_fpga_area
Throughput,0.474837866610446,catapult,FF,266,catapult_fpga_area
Throughput,0.474837866610446,catapult,DSP,1,catapult_fpga_area
Throughput,0.474837866610446,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528221836268134,catapult,CLB,507,catapult_fpga_area
Throughput,0.528221836268134,catapult,LUT,2194,catapult_fpga_area
Throughput,0.528221836268134,catapult,FF,285,catapult_fpga_area
Throughput,0.528221836268134,catapult,DSP,1,catapult_fpga_area
Throughput,0.528221836268134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481171749444247,catapult,CLB,401,catapult_fpga_area
Throughput,0.481171749444247,catapult,LUT,2045,catapult_fpga_area
Throughput,0.481171749444247,catapult,FF,268,catapult_fpga_area
Throughput,0.481171749444247,catapult,DSP,1,catapult_fpga_area
Throughput,0.481171749444247,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51819378374737,catapult,CLB,508,catapult_fpga_area
Throughput,0.51819378374737,catapult,LUT,2721,catapult_fpga_area
Throughput,0.51819378374737,catapult,FF,274,catapult_fpga_area
Throughput,0.51819378374737,catapult,DSP,1,catapult_fpga_area
Throughput,0.51819378374737,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488540309949514,catapult,CLB,695,catapult_fpga_area
Throughput,0.488540309949514,catapult,LUT,3443,catapult_fpga_area
Throughput,0.488540309949514,catapult,FF,284,catapult_fpga_area
Throughput,0.488540309949514,catapult,DSP,1,catapult_fpga_area
Throughput,0.488540309949514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585881429316335,catapult,CLB,103,catapult_fpga_area
Throughput,0.585881429316335,catapult,LUT,429,catapult_fpga_area
Throughput,0.585881429316335,catapult,FF,330,catapult_fpga_area
Throughput,0.585881429316335,catapult,DSP,1,catapult_fpga_area
Throughput,0.585881429316335,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582600518980542,catapult,CLB,134,catapult_fpga_area
Throughput,0.582600518980542,catapult,LUT,548,catapult_fpga_area
Throughput,0.582600518980542,catapult,FF,332,catapult_fpga_area
Throughput,0.582600518980542,catapult,DSP,1,catapult_fpga_area
Throughput,0.582600518980542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566432314736983,catapult,CLB,240,catapult_fpga_area
Throughput,0.566432314736983,catapult,LUT,753,catapult_fpga_area
Throughput,0.566432314736983,catapult,FF,305,catapult_fpga_area
Throughput,0.566432314736983,catapult,DSP,1,catapult_fpga_area
Throughput,0.566432314736983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509116753708661,catapult,CLB,120,catapult_fpga_area
Throughput,0.509116753708661,catapult,LUT,638,catapult_fpga_area
Throughput,0.509116753708661,catapult,FF,407,catapult_fpga_area
Throughput,0.509116753708661,catapult,DSP,1,catapult_fpga_area
Throughput,0.509116753708661,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446369387630301,catapult,CLB,202,catapult_fpga_area
Throughput,0.446369387630301,catapult,LUT,856,catapult_fpga_area
Throughput,0.446369387630301,catapult,FF,409,catapult_fpga_area
Throughput,0.446369387630301,catapult,DSP,1,catapult_fpga_area
Throughput,0.446369387630301,catapult,BRAM,0,catapult_fpga_area
Throughput,0.462732881891134,catapult,CLB,280,catapult_fpga_area
Throughput,0.462732881891134,catapult,LUT,1073,catapult_fpga_area
Throughput,0.462732881891134,catapult,FF,340,catapult_fpga_area
Throughput,0.462732881891134,catapult,DSP,1,catapult_fpga_area
Throughput,0.462732881891134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543389664728577,catapult,CLB,235,catapult_fpga_area
Throughput,0.543389664728577,catapult,LUT,1045,catapult_fpga_area
Throughput,0.543389664728577,catapult,FF,415,catapult_fpga_area
Throughput,0.543389664728577,catapult,DSP,1,catapult_fpga_area
Throughput,0.543389664728577,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502200643218584,catapult,CLB,258,catapult_fpga_area
Throughput,0.502200643218584,catapult,LUT,1225,catapult_fpga_area
Throughput,0.502200643218584,catapult,FF,417,catapult_fpga_area
Throughput,0.502200643218584,catapult,DSP,1,catapult_fpga_area
Throughput,0.502200643218584,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544846892574718,catapult,CLB,331,catapult_fpga_area
Throughput,0.544846892574718,catapult,LUT,1347,catapult_fpga_area
Throughput,0.544846892574718,catapult,FF,276,catapult_fpga_area
Throughput,0.544846892574718,catapult,DSP,1,catapult_fpga_area
Throughput,0.544846892574718,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506390393571678,catapult,CLB,259,catapult_fpga_area
Throughput,0.506390393571678,catapult,LUT,1320,catapult_fpga_area
Throughput,0.506390393571678,catapult,FF,571,catapult_fpga_area
Throughput,0.506390393571678,catapult,DSP,1,catapult_fpga_area
Throughput,0.506390393571678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554423914742908,catapult,CLB,329,catapult_fpga_area
Throughput,0.554423914742908,catapult,LUT,1606,catapult_fpga_area
Throughput,0.554423914742908,catapult,FF,576,catapult_fpga_area
Throughput,0.554423914742908,catapult,DSP,1,catapult_fpga_area
Throughput,0.554423914742908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479259333455704,catapult,CLB,408,catapult_fpga_area
Throughput,0.479259333455704,catapult,LUT,1870,catapult_fpga_area
Throughput,0.479259333455704,catapult,FF,282,catapult_fpga_area
Throughput,0.479259333455704,catapult,DSP,1,catapult_fpga_area
Throughput,0.479259333455704,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481196060929045,catapult,CLB,143,catapult_fpga_area
Throughput,0.481196060929045,catapult,LUT,678,catapult_fpga_area
Throughput,0.481196060929045,catapult,FF,408,catapult_fpga_area
Throughput,0.481196060929045,catapult,DSP,1,catapult_fpga_area
Throughput,0.481196060929045,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513210289455735,catapult,CLB,185,catapult_fpga_area
Throughput,0.513210289455735,catapult,LUT,863,catapult_fpga_area
Throughput,0.513210289455735,catapult,FF,410,catapult_fpga_area
Throughput,0.513210289455735,catapult,DSP,1,catapult_fpga_area
Throughput,0.513210289455735,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519712972919316,catapult,CLB,296,catapult_fpga_area
Throughput,0.519712972919316,catapult,LUT,1098,catapult_fpga_area
Throughput,0.519712972919316,catapult,FF,341,catapult_fpga_area
Throughput,0.519712972919316,catapult,DSP,1,catapult_fpga_area
Throughput,0.519712972919316,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556245299727217,catapult,CLB,199,catapult_fpga_area
Throughput,0.556245299727217,catapult,LUT,1035,catapult_fpga_area
Throughput,0.556245299727217,catapult,FF,416,catapult_fpga_area
Throughput,0.556245299727217,catapult,DSP,1,catapult_fpga_area
Throughput,0.556245299727217,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515327913457891,catapult,CLB,265,catapult_fpga_area
Throughput,0.515327913457891,catapult,LUT,1261,catapult_fpga_area
Throughput,0.515327913457891,catapult,FF,419,catapult_fpga_area
Throughput,0.515327913457891,catapult,DSP,1,catapult_fpga_area
Throughput,0.515327913457891,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524772406207428,catapult,CLB,344,catapult_fpga_area
Throughput,0.524772406207428,catapult,LUT,1503,catapult_fpga_area
Throughput,0.524772406207428,catapult,FF,274,catapult_fpga_area
Throughput,0.524772406207428,catapult,DSP,1,catapult_fpga_area
Throughput,0.524772406207428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517551999743294,catapult,CLB,314,catapult_fpga_area
Throughput,0.517551999743294,catapult,LUT,1579,catapult_fpga_area
Throughput,0.517551999743294,catapult,FF,576,catapult_fpga_area
Throughput,0.517551999743294,catapult,DSP,1,catapult_fpga_area
Throughput,0.517551999743294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512147105037274,catapult,CLB,387,catapult_fpga_area
Throughput,0.512147105037274,catapult,LUT,1929,catapult_fpga_area
Throughput,0.512147105037274,catapult,FF,579,catapult_fpga_area
Throughput,0.512147105037274,catapult,DSP,1,catapult_fpga_area
Throughput,0.512147105037274,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50066864297269,catapult,CLB,449,catapult_fpga_area
Throughput,0.50066864297269,catapult,LUT,2246,catapult_fpga_area
Throughput,0.50066864297269,catapult,FF,287,catapult_fpga_area
Throughput,0.50066864297269,catapult,DSP,1,catapult_fpga_area
Throughput,0.50066864297269,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500451407169267,catapult,CLB,517,catapult_fpga_area
Throughput,0.500451407169267,catapult,LUT,2448,catapult_fpga_area
Throughput,0.500451407169267,catapult,FF,887,catapult_fpga_area
Throughput,0.500451407169267,catapult,DSP,1,catapult_fpga_area
Throughput,0.500451407169267,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494821691003647,catapult,CLB,647,catapult_fpga_area
Throughput,0.494821691003647,catapult,LUT,3503,catapult_fpga_area
Throughput,0.494821691003647,catapult,FF,893,catapult_fpga_area
Throughput,0.494821691003647,catapult,DSP,1,catapult_fpga_area
Throughput,0.494821691003647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495568870940486,catapult,CLB,709,catapult_fpga_area
Throughput,0.495568870940486,catapult,LUT,3441,catapult_fpga_area
Throughput,0.495568870940486,catapult,FF,291,catapult_fpga_area
Throughput,0.495568870940486,catapult,DSP,1,catapult_fpga_area
Throughput,0.495568870940486,catapult,BRAM,0,catapult_fpga_area
Throughput,0.557840221172491,catapult,CLB,206,catapult_fpga_area
Throughput,0.557840221172491,catapult,LUT,1022,catapult_fpga_area
Throughput,0.557840221172491,catapult,FF,415,catapult_fpga_area
Throughput,0.557840221172491,catapult,DSP,1,catapult_fpga_area
Throughput,0.557840221172491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483377377068674,catapult,CLB,265,catapult_fpga_area
Throughput,0.483377377068674,catapult,LUT,1281,catapult_fpga_area
Throughput,0.483377377068674,catapult,FF,421,catapult_fpga_area
Throughput,0.483377377068674,catapult,DSP,1,catapult_fpga_area
Throughput,0.483377377068674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529190687513957,catapult,CLB,336,catapult_fpga_area
Throughput,0.529190687513957,catapult,LUT,1588,catapult_fpga_area
Throughput,0.529190687513957,catapult,FF,277,catapult_fpga_area
Throughput,0.529190687513957,catapult,DSP,1,catapult_fpga_area
Throughput,0.529190687513957,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48965937335352,catapult,CLB,349,catapult_fpga_area
Throughput,0.48965937335352,catapult,LUT,1580,catapult_fpga_area
Throughput,0.48965937335352,catapult,FF,576,catapult_fpga_area
Throughput,0.48965937335352,catapult,DSP,1,catapult_fpga_area
Throughput,0.48965937335352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524385498853169,catapult,CLB,427,catapult_fpga_area
Throughput,0.524385498853169,catapult,LUT,2044,catapult_fpga_area
Throughput,0.524385498853169,catapult,FF,581,catapult_fpga_area
Throughput,0.524385498853169,catapult,DSP,1,catapult_fpga_area
Throughput,0.524385498853169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535643599889229,catapult,CLB,496,catapult_fpga_area
Throughput,0.535643599889229,catapult,LUT,2198,catapult_fpga_area
Throughput,0.535643599889229,catapult,FF,283,catapult_fpga_area
Throughput,0.535643599889229,catapult,DSP,1,catapult_fpga_area
Throughput,0.535643599889229,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522943902238775,catapult,CLB,536,catapult_fpga_area
Throughput,0.522943902238775,catapult,LUT,2625,catapult_fpga_area
Throughput,0.522943902238775,catapult,FF,895,catapult_fpga_area
Throughput,0.522943902238775,catapult,DSP,1,catapult_fpga_area
Throughput,0.522943902238775,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479566165264255,catapult,CLB,678,catapult_fpga_area
Throughput,0.479566165264255,catapult,LUT,3607,catapult_fpga_area
Throughput,0.479566165264255,catapult,FF,903,catapult_fpga_area
Throughput,0.479566165264255,catapult,DSP,1,catapult_fpga_area
Throughput,0.479566165264255,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515177383300731,catapult,CLB,738,catapult_fpga_area
Throughput,0.515177383300731,catapult,LUT,3693,catapult_fpga_area
Throughput,0.515177383300731,catapult,FF,301,catapult_fpga_area
Throughput,0.515177383300731,catapult,DSP,1,catapult_fpga_area
Throughput,0.515177383300731,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484970991460146,catapult,CLB,345,catapult_fpga_area
Throughput,0.484970991460146,catapult,LUT,1694,catapult_fpga_area
Throughput,0.484970991460146,catapult,FF,575,catapult_fpga_area
Throughput,0.484970991460146,catapult,DSP,1,catapult_fpga_area
Throughput,0.484970991460146,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474716819549218,catapult,CLB,424,catapult_fpga_area
Throughput,0.474716819549218,catapult,LUT,2003,catapult_fpga_area
Throughput,0.474716819549218,catapult,FF,580,catapult_fpga_area
Throughput,0.474716819549218,catapult,DSP,1,catapult_fpga_area
Throughput,0.474716819549218,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514386357650777,catapult,CLB,512,catapult_fpga_area
Throughput,0.514386357650777,catapult,LUT,2435,catapult_fpga_area
Throughput,0.514386357650777,catapult,FF,285,catapult_fpga_area
Throughput,0.514386357650777,catapult,DSP,1,catapult_fpga_area
Throughput,0.514386357650777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505917463613151,catapult,CLB,553,catapult_fpga_area
Throughput,0.505917463613151,catapult,LUT,2683,catapult_fpga_area
Throughput,0.505917463613151,catapult,FF,892,catapult_fpga_area
Throughput,0.505917463613151,catapult,DSP,1,catapult_fpga_area
Throughput,0.505917463613151,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504600951475554,catapult,CLB,657,catapult_fpga_area
Throughput,0.504600951475554,catapult,LUT,3594,catapult_fpga_area
Throughput,0.504600951475554,catapult,FF,897,catapult_fpga_area
Throughput,0.504600951475554,catapult,DSP,1,catapult_fpga_area
Throughput,0.504600951475554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487756102438537,catapult,CLB,765,catapult_fpga_area
Throughput,0.487756102438537,catapult,LUT,3969,catapult_fpga_area
Throughput,0.487756102438537,catapult,FF,306,catapult_fpga_area
Throughput,0.487756102438537,catapult,DSP,1,catapult_fpga_area
Throughput,0.487756102438537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544734703304797,catapult,CLB,120,catapult_fpga_area
Throughput,0.544734703304797,catapult,LUT,644,catapult_fpga_area
Throughput,0.544734703304797,catapult,FF,257,catapult_fpga_area
Throughput,0.544734703304797,catapult,DSP,1,catapult_fpga_area
Throughput,0.544734703304797,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554379347373545,catapult,CLB,146,catapult_fpga_area
Throughput,0.554379347373545,catapult,LUT,749,catapult_fpga_area
Throughput,0.554379347373545,catapult,FF,259,catapult_fpga_area
Throughput,0.554379347373545,catapult,DSP,1,catapult_fpga_area
Throughput,0.554379347373545,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517850299835324,catapult,CLB,146,catapult_fpga_area
Throughput,0.517850299835324,catapult,LUT,820,catapult_fpga_area
Throughput,0.517850299835324,catapult,FF,374,catapult_fpga_area
Throughput,0.517850299835324,catapult,DSP,1,catapult_fpga_area
Throughput,0.517850299835324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514312017671761,catapult,CLB,269,catapult_fpga_area
Throughput,0.514312017671761,catapult,LUT,1302,catapult_fpga_area
Throughput,0.514312017671761,catapult,FF,385,catapult_fpga_area
Throughput,0.514312017671761,catapult,DSP,1,catapult_fpga_area
Throughput,0.514312017671761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539234718088089,catapult,CLB,213,catapult_fpga_area
Throughput,0.539234718088089,catapult,LUT,1058,catapult_fpga_area
Throughput,0.539234718088089,catapult,FF,269,catapult_fpga_area
Throughput,0.539234718088089,catapult,DSP,1,catapult_fpga_area
Throughput,0.539234718088089,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544434868440036,catapult,CLB,268,catapult_fpga_area
Throughput,0.544434868440036,catapult,LUT,1308,catapult_fpga_area
Throughput,0.544434868440036,catapult,FF,270,catapult_fpga_area
Throughput,0.544434868440036,catapult,DSP,1,catapult_fpga_area
Throughput,0.544434868440036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508496208906514,catapult,CLB,398,catapult_fpga_area
Throughput,0.508496208906514,catapult,LUT,1803,catapult_fpga_area
Throughput,0.508496208906514,catapult,FF,277,catapult_fpga_area
Throughput,0.508496208906514,catapult,DSP,1,catapult_fpga_area
Throughput,0.508496208906514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480551365414622,catapult,CLB,314,catapult_fpga_area
Throughput,0.480551365414622,catapult,LUT,1693,catapult_fpga_area
Throughput,0.480551365414622,catapult,FF,275,catapult_fpga_area
Throughput,0.480551365414622,catapult,DSP,1,catapult_fpga_area
Throughput,0.480551365414622,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467972872548524,catapult,CLB,408,catapult_fpga_area
Throughput,0.467972872548524,catapult,LUT,1940,catapult_fpga_area
Throughput,0.467972872548524,catapult,FF,282,catapult_fpga_area
Throughput,0.467972872548524,catapult,DSP,1,catapult_fpga_area
Throughput,0.467972872548524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518530732798002,catapult,CLB,547,catapult_fpga_area
Throughput,0.518530732798002,catapult,LUT,2814,catapult_fpga_area
Throughput,0.518530732798002,catapult,FF,291,catapult_fpga_area
Throughput,0.518530732798002,catapult,DSP,1,catapult_fpga_area
Throughput,0.518530732798002,catapult,BRAM,0,catapult_fpga_area
Throughput,0.469085836140812,catapult,CLB,149,catapult_fpga_area
Throughput,0.469085836140812,catapult,LUT,751,catapult_fpga_area
Throughput,0.469085836140812,catapult,FF,375,catapult_fpga_area
Throughput,0.469085836140812,catapult,DSP,1,catapult_fpga_area
Throughput,0.469085836140812,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495757554725437,catapult,CLB,172,catapult_fpga_area
Throughput,0.495757554725437,catapult,LUT,900,catapult_fpga_area
Throughput,0.495757554725437,catapult,FF,382,catapult_fpga_area
Throughput,0.495757554725437,catapult,DSP,1,catapult_fpga_area
Throughput,0.495757554725437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517091155414332,catapult,CLB,298,catapult_fpga_area
Throughput,0.517091155414332,catapult,LUT,1201,catapult_fpga_area
Throughput,0.517091155414332,catapult,FF,384,catapult_fpga_area
Throughput,0.517091155414332,catapult,DSP,1,catapult_fpga_area
Throughput,0.517091155414332,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549205519295787,catapult,CLB,205,catapult_fpga_area
Throughput,0.549205519295787,catapult,LUT,1085,catapult_fpga_area
Throughput,0.549205519295787,catapult,FF,266,catapult_fpga_area
Throughput,0.549205519295787,catapult,DSP,1,catapult_fpga_area
Throughput,0.549205519295787,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518100890822672,catapult,CLB,268,catapult_fpga_area
Throughput,0.518100890822672,catapult,LUT,1278,catapult_fpga_area
Throughput,0.518100890822672,catapult,FF,267,catapult_fpga_area
Throughput,0.518100890822672,catapult,DSP,1,catapult_fpga_area
Throughput,0.518100890822672,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541579494933795,catapult,CLB,392,catapult_fpga_area
Throughput,0.541579494933795,catapult,LUT,1766,catapult_fpga_area
Throughput,0.541579494933795,catapult,FF,281,catapult_fpga_area
Throughput,0.541579494933795,catapult,DSP,1,catapult_fpga_area
Throughput,0.541579494933795,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487080672249261,catapult,CLB,321,catapult_fpga_area
Throughput,0.487080672249261,catapult,LUT,1663,catapult_fpga_area
Throughput,0.487080672249261,catapult,FF,276,catapult_fpga_area
Throughput,0.487080672249261,catapult,DSP,1,catapult_fpga_area
Throughput,0.487080672249261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494832709431759,catapult,CLB,376,catapult_fpga_area
Throughput,0.494832709431759,catapult,LUT,2031,catapult_fpga_area
Throughput,0.494832709431759,catapult,FF,279,catapult_fpga_area
Throughput,0.494832709431759,catapult,DSP,1,catapult_fpga_area
Throughput,0.494832709431759,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486914892632832,catapult,CLB,641,catapult_fpga_area
Throughput,0.486914892632832,catapult,LUT,3000,catapult_fpga_area
Throughput,0.486914892632832,catapult,FF,288,catapult_fpga_area
Throughput,0.486914892632832,catapult,DSP,1,catapult_fpga_area
Throughput,0.486914892632832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476919481683907,catapult,CLB,498,catapult_fpga_area
Throughput,0.476919481683907,catapult,LUT,2662,catapult_fpga_area
Throughput,0.476919481683907,catapult,FF,285,catapult_fpga_area
Throughput,0.476919481683907,catapult,DSP,1,catapult_fpga_area
Throughput,0.476919481683907,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473289661318651,catapult,CLB,629,catapult_fpga_area
Throughput,0.473289661318651,catapult,LUT,3202,catapult_fpga_area
Throughput,0.473289661318651,catapult,FF,284,catapult_fpga_area
Throughput,0.473289661318651,catapult,DSP,1,catapult_fpga_area
Throughput,0.473289661318651,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504805241089935,catapult,CLB,776,catapult_fpga_area
Throughput,0.504805241089935,catapult,LUT,4051,catapult_fpga_area
Throughput,0.504805241089935,catapult,FF,301,catapult_fpga_area
Throughput,0.504805241089935,catapult,DSP,1,catapult_fpga_area
Throughput,0.504805241089935,catapult,BRAM,0,catapult_fpga_area
Throughput,0.531375039188909,catapult,CLB,195,catapult_fpga_area
Throughput,0.531375039188909,catapult,LUT,1006,catapult_fpga_area
Throughput,0.531375039188909,catapult,FF,267,catapult_fpga_area
Throughput,0.531375039188909,catapult,DSP,1,catapult_fpga_area
Throughput,0.531375039188909,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50611026928103,catapult,CLB,234,catapult_fpga_area
Throughput,0.50611026928103,catapult,LUT,1156,catapult_fpga_area
Throughput,0.50611026928103,catapult,FF,268,catapult_fpga_area
Throughput,0.50611026928103,catapult,DSP,1,catapult_fpga_area
Throughput,0.50611026928103,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524616583969606,catapult,CLB,418,catapult_fpga_area
Throughput,0.524616583969606,catapult,LUT,1865,catapult_fpga_area
Throughput,0.524616583969606,catapult,FF,278,catapult_fpga_area
Throughput,0.524616583969606,catapult,DSP,1,catapult_fpga_area
Throughput,0.524616583969606,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504930392820698,catapult,CLB,309,catapult_fpga_area
Throughput,0.504930392820698,catapult,LUT,1693,catapult_fpga_area
Throughput,0.504930392820698,catapult,FF,271,catapult_fpga_area
Throughput,0.504930392820698,catapult,DSP,1,catapult_fpga_area
Throughput,0.504930392820698,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514189046744926,catapult,CLB,466,catapult_fpga_area
Throughput,0.514189046744926,catapult,LUT,2206,catapult_fpga_area
Throughput,0.514189046744926,catapult,FF,282,catapult_fpga_area
Throughput,0.514189046744926,catapult,DSP,1,catapult_fpga_area
Throughput,0.514189046744926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446172420654928,catapult,CLB,587,catapult_fpga_area
Throughput,0.446172420654928,catapult,LUT,2879,catapult_fpga_area
Throughput,0.446172420654928,catapult,FF,287,catapult_fpga_area
Throughput,0.446172420654928,catapult,DSP,1,catapult_fpga_area
Throughput,0.446172420654928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491263372188991,catapult,CLB,505,catapult_fpga_area
Throughput,0.491263372188991,catapult,LUT,2684,catapult_fpga_area
Throughput,0.491263372188991,catapult,FF,286,catapult_fpga_area
Throughput,0.491263372188991,catapult,DSP,1,catapult_fpga_area
Throughput,0.491263372188991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479460855856806,catapult,CLB,624,catapult_fpga_area
Throughput,0.479460855856806,catapult,LUT,3040,catapult_fpga_area
Throughput,0.479460855856806,catapult,FF,292,catapult_fpga_area
Throughput,0.479460855856806,catapult,DSP,1,catapult_fpga_area
Throughput,0.479460855856806,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498454293236673,catapult,CLB,834,catapult_fpga_area
Throughput,0.498454293236673,catapult,LUT,4431,catapult_fpga_area
Throughput,0.498454293236673,catapult,FF,302,catapult_fpga_area
Throughput,0.498454293236673,catapult,DSP,1,catapult_fpga_area
Throughput,0.498454293236673,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493249632159087,catapult,CLB,260,catapult_fpga_area
Throughput,0.493249632159087,catapult,LUT,1379,catapult_fpga_area
Throughput,0.493249632159087,catapult,FF,274,catapult_fpga_area
Throughput,0.493249632159087,catapult,DSP,1,catapult_fpga_area
Throughput,0.493249632159087,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492400293864495,catapult,CLB,360,catapult_fpga_area
Throughput,0.492400293864495,catapult,LUT,1708,catapult_fpga_area
Throughput,0.492400293864495,catapult,FF,276,catapult_fpga_area
Throughput,0.492400293864495,catapult,DSP,1,catapult_fpga_area
Throughput,0.492400293864495,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506648238181417,catapult,CLB,520,catapult_fpga_area
Throughput,0.506648238181417,catapult,LUT,2571,catapult_fpga_area
Throughput,0.506648238181417,catapult,FF,286,catapult_fpga_area
Throughput,0.506648238181417,catapult,DSP,1,catapult_fpga_area
Throughput,0.506648238181417,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50809961597831,catapult,CLB,500,catapult_fpga_area
Throughput,0.50809961597831,catapult,LUT,2748,catapult_fpga_area
Throughput,0.50809961597831,catapult,FF,293,catapult_fpga_area
Throughput,0.50809961597831,catapult,DSP,1,catapult_fpga_area
Throughput,0.50809961597831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486108478023522,catapult,CLB,654,catapult_fpga_area
Throughput,0.486108478023522,catapult,LUT,3488,catapult_fpga_area
Throughput,0.486108478023522,catapult,FF,298,catapult_fpga_area
Throughput,0.486108478023522,catapult,DSP,1,catapult_fpga_area
Throughput,0.486108478023522,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559047461871,catapult,CLB,796,catapult_fpga_area
Throughput,0.52559047461871,catapult,LUT,4429,catapult_fpga_area
Throughput,0.52559047461871,catapult,FF,307,catapult_fpga_area
Throughput,0.52559047461871,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559047461871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519191121001125,catapult,CLB,126,catapult_fpga_area
Throughput,0.519191121001125,catapult,LUT,648,catapult_fpga_area
Throughput,0.519191121001125,catapult,FF,351,catapult_fpga_area
Throughput,0.519191121001125,catapult,DSP,3,catapult_fpga_area
Throughput,0.519191121001125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502127766410163,catapult,CLB,180,catapult_fpga_area
Throughput,0.502127766410163,catapult,LUT,935,catapult_fpga_area
Throughput,0.502127766410163,catapult,FF,354,catapult_fpga_area
Throughput,0.502127766410163,catapult,DSP,3,catapult_fpga_area
Throughput,0.502127766410163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482192858820199,catapult,CLB,271,catapult_fpga_area
Throughput,0.482192858820199,catapult,LUT,1224,catapult_fpga_area
Throughput,0.482192858820199,catapult,FF,360,catapult_fpga_area
Throughput,0.482192858820199,catapult,DSP,3,catapult_fpga_area
Throughput,0.482192858820199,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532828354141169,catapult,CLB,162,catapult_fpga_area
Throughput,0.532828354141169,catapult,LUT,836,catapult_fpga_area
Throughput,0.532828354141169,catapult,FF,263,catapult_fpga_area
Throughput,0.532828354141169,catapult,DSP,3,catapult_fpga_area
Throughput,0.532828354141169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502899972692531,catapult,CLB,229,catapult_fpga_area
Throughput,0.502899972692531,catapult,LUT,1089,catapult_fpga_area
Throughput,0.502899972692531,catapult,FF,266,catapult_fpga_area
Throughput,0.502899972692531,catapult,DSP,3,catapult_fpga_area
Throughput,0.502899972692531,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511767583822413,catapult,CLB,318,catapult_fpga_area
Throughput,0.511767583822413,catapult,LUT,1582,catapult_fpga_area
Throughput,0.511767583822413,catapult,FF,272,catapult_fpga_area
Throughput,0.511767583822413,catapult,DSP,3,catapult_fpga_area
Throughput,0.511767583822413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523449764264399,catapult,CLB,232,catapult_fpga_area
Throughput,0.523449764264399,catapult,LUT,1170,catapult_fpga_area
Throughput,0.523449764264399,catapult,FF,264,catapult_fpga_area
Throughput,0.523449764264399,catapult,DSP,3,catapult_fpga_area
Throughput,0.523449764264399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510836632912285,catapult,CLB,314,catapult_fpga_area
Throughput,0.510836632912285,catapult,LUT,1507,catapult_fpga_area
Throughput,0.510836632912285,catapult,FF,267,catapult_fpga_area
Throughput,0.510836632912285,catapult,DSP,3,catapult_fpga_area
Throughput,0.510836632912285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477450034853853,catapult,CLB,468,catapult_fpga_area
Throughput,0.477450034853853,catapult,LUT,2314,catapult_fpga_area
Throughput,0.477450034853853,catapult,FF,281,catapult_fpga_area
Throughput,0.477450034853853,catapult,DSP,3,catapult_fpga_area
Throughput,0.477450034853853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493540541394232,catapult,CLB,310,catapult_fpga_area
Throughput,0.493540541394232,catapult,LUT,1657,catapult_fpga_area
Throughput,0.493540541394232,catapult,FF,265,catapult_fpga_area
Throughput,0.493540541394232,catapult,DSP,3,catapult_fpga_area
Throughput,0.493540541394232,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479637930918708,catapult,CLB,412,catapult_fpga_area
Throughput,0.479637930918708,catapult,LUT,2133,catapult_fpga_area
Throughput,0.479637930918708,catapult,FF,268,catapult_fpga_area
Throughput,0.479637930918708,catapult,DSP,3,catapult_fpga_area
Throughput,0.479637930918708,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506190968641976,catapult,CLB,677,catapult_fpga_area
Throughput,0.506190968641976,catapult,LUT,3432,catapult_fpga_area
Throughput,0.506190968641976,catapult,FF,284,catapult_fpga_area
Throughput,0.506190968641976,catapult,DSP,3,catapult_fpga_area
Throughput,0.506190968641976,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,160,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,817,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,263,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,3,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501022587100272,catapult,CLB,215,catapult_fpga_area
Throughput,0.501022587100272,catapult,LUT,1041,catapult_fpga_area
Throughput,0.501022587100272,catapult,FF,266,catapult_fpga_area
Throughput,0.501022587100272,catapult,DSP,3,catapult_fpga_area
Throughput,0.501022587100272,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515539122459616,catapult,CLB,309,catapult_fpga_area
Throughput,0.515539122459616,catapult,LUT,1624,catapult_fpga_area
Throughput,0.515539122459616,catapult,FF,272,catapult_fpga_area
Throughput,0.515539122459616,catapult,DSP,3,catapult_fpga_area
Throughput,0.515539122459616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527306292715105,catapult,CLB,202,catapult_fpga_area
Throughput,0.527306292715105,catapult,LUT,1098,catapult_fpga_area
Throughput,0.527306292715105,catapult,FF,264,catapult_fpga_area
Throughput,0.527306292715105,catapult,DSP,3,catapult_fpga_area
Throughput,0.527306292715105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490577237706748,catapult,CLB,272,catapult_fpga_area
Throughput,0.490577237706748,catapult,LUT,1372,catapult_fpga_area
Throughput,0.490577237706748,catapult,FF,267,catapult_fpga_area
Throughput,0.490577237706748,catapult,DSP,3,catapult_fpga_area
Throughput,0.490577237706748,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517400970747701,catapult,CLB,473,catapult_fpga_area
Throughput,0.517400970747701,catapult,LUT,2258,catapult_fpga_area
Throughput,0.517400970747701,catapult,FF,273,catapult_fpga_area
Throughput,0.517400970747701,catapult,DSP,3,catapult_fpga_area
Throughput,0.517400970747701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505758822836225,catapult,CLB,328,catapult_fpga_area
Throughput,0.505758822836225,catapult,LUT,1762,catapult_fpga_area
Throughput,0.505758822836225,catapult,FF,265,catapult_fpga_area
Throughput,0.505758822836225,catapult,DSP,3,catapult_fpga_area
Throughput,0.505758822836225,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474412558649252,catapult,CLB,435,catapult_fpga_area
Throughput,0.474412558649252,catapult,LUT,2240,catapult_fpga_area
Throughput,0.474412558649252,catapult,FF,268,catapult_fpga_area
Throughput,0.474412558649252,catapult,DSP,3,catapult_fpga_area
Throughput,0.474412558649252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510716100580429,catapult,CLB,668,catapult_fpga_area
Throughput,0.510716100580429,catapult,LUT,3314,catapult_fpga_area
Throughput,0.510716100580429,catapult,FF,278,catapult_fpga_area
Throughput,0.510716100580429,catapult,DSP,3,catapult_fpga_area
Throughput,0.510716100580429,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,236,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1230,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,264,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,3,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525565337494409,catapult,CLB,345,catapult_fpga_area
Throughput,0.525565337494409,catapult,LUT,1673,catapult_fpga_area
Throughput,0.525565337494409,catapult,FF,267,catapult_fpga_area
Throughput,0.525565337494409,catapult,DSP,3,catapult_fpga_area
Throughput,0.525565337494409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515293392598944,catapult,CLB,489,catapult_fpga_area
Throughput,0.515293392598944,catapult,LUT,2440,catapult_fpga_area
Throughput,0.515293392598944,catapult,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,DSP,3,catapult_fpga_area
Throughput,0.515293392598944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475788321775642,catapult,CLB,343,catapult_fpga_area
Throughput,0.475788321775642,catapult,LUT,1867,catapult_fpga_area
Throughput,0.475788321775642,catapult,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,DSP,3,catapult_fpga_area
Throughput,0.475788321775642,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507622974203616,catapult,CLB,446,catapult_fpga_area
Throughput,0.507622974203616,catapult,LUT,2230,catapult_fpga_area
Throughput,0.507622974203616,catapult,FF,268,catapult_fpga_area
Throughput,0.507622974203616,catapult,DSP,3,catapult_fpga_area
Throughput,0.507622974203616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491413531366434,catapult,CLB,732,catapult_fpga_area
Throughput,0.491413531366434,catapult,LUT,3532,catapult_fpga_area
Throughput,0.491413531366434,catapult,FF,280,catapult_fpga_area
Throughput,0.491413531366434,catapult,DSP,3,catapult_fpga_area
Throughput,0.491413531366434,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490118716555524,catapult,CLB,352,catapult_fpga_area
Throughput,0.490118716555524,catapult,LUT,1952,catapult_fpga_area
Throughput,0.490118716555524,catapult,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,DSP,3,catapult_fpga_area
Throughput,0.490118716555524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877374142203,catapult,CLB,513,catapult_fpga_area
Throughput,0.496877374142203,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496877374142203,catapult,FF,271,catapult_fpga_area
Throughput,0.496877374142203,catapult,DSP,3,catapult_fpga_area
Throughput,0.496877374142203,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489952063090147,catapult,CLB,718,catapult_fpga_area
Throughput,0.489952063090147,catapult,LUT,3665,catapult_fpga_area
Throughput,0.489952063090147,catapult,FF,282,catapult_fpga_area
Throughput,0.489952063090147,catapult,DSP,3,catapult_fpga_area
Throughput,0.489952063090147,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585847105622375,catapult,CLB,88,catapult_fpga_area
Throughput,0.585847105622375,catapult,LUT,400,catapult_fpga_area
Throughput,0.585847105622375,catapult,FF,300,catapult_fpga_area
Throughput,0.585847105622375,catapult,DSP,1,catapult_fpga_area
Throughput,0.585847105622375,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621969066990422,catapult,CLB,118,catapult_fpga_area
Throughput,0.621969066990422,catapult,LUT,485,catapult_fpga_area
Throughput,0.621969066990422,catapult,FF,302,catapult_fpga_area
Throughput,0.621969066990422,catapult,DSP,1,catapult_fpga_area
Throughput,0.621969066990422,catapult,BRAM,0,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577877018524426,catapult,CLB,100,catapult_fpga_area
Throughput,0.577877018524426,catapult,LUT,453,catapult_fpga_area
Throughput,0.577877018524426,catapult,FF,257,catapult_fpga_area
Throughput,0.577877018524426,catapult,DSP,1,catapult_fpga_area
Throughput,0.577877018524426,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546570244387953,catapult,CLB,146,catapult_fpga_area
Throughput,0.546570244387953,catapult,LUT,626,catapult_fpga_area
Throughput,0.546570244387953,catapult,FF,260,catapult_fpga_area
Throughput,0.546570244387953,catapult,DSP,1,catapult_fpga_area
Throughput,0.546570244387953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519913465602785,catapult,CLB,193,catapult_fpga_area
Throughput,0.519913465602785,catapult,LUT,891,catapult_fpga_area
Throughput,0.519913465602785,catapult,FF,267,catapult_fpga_area
Throughput,0.519913465602785,catapult,DSP,1,catapult_fpga_area
Throughput,0.519913465602785,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532692681601594,catapult,CLB,254,catapult_fpga_area
Throughput,0.532692681601594,catapult,LUT,1146,catapult_fpga_area
Throughput,0.532692681601594,catapult,FF,274,catapult_fpga_area
Throughput,0.532692681601594,catapult,DSP,1,catapult_fpga_area
Throughput,0.532692681601594,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534453833610626,catapult,CLB,189,catapult_fpga_area
Throughput,0.534453833610626,catapult,LUT,954,catapult_fpga_area
Throughput,0.534453833610626,catapult,FF,266,catapult_fpga_area
Throughput,0.534453833610626,catapult,DSP,1,catapult_fpga_area
Throughput,0.534453833610626,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516831656559162,catapult,CLB,276,catapult_fpga_area
Throughput,0.516831656559162,catapult,LUT,1292,catapult_fpga_area
Throughput,0.516831656559162,catapult,FF,268,catapult_fpga_area
Throughput,0.516831656559162,catapult,DSP,1,catapult_fpga_area
Throughput,0.516831656559162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518661707569193,catapult,CLB,464,catapult_fpga_area
Throughput,0.518661707569193,catapult,LUT,1906,catapult_fpga_area
Throughput,0.518661707569193,catapult,FF,282,catapult_fpga_area
Throughput,0.518661707569193,catapult,DSP,1,catapult_fpga_area
Throughput,0.518661707569193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459959597148986,catapult,CLB,104,catapult_fpga_area
Throughput,0.459959597148986,catapult,LUT,528,catapult_fpga_area
Throughput,0.459959597148986,catapult,FF,346,catapult_fpga_area
Throughput,0.459959597148986,catapult,DSP,1,catapult_fpga_area
Throughput,0.459959597148986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465454653778538,catapult,CLB,170,catapult_fpga_area
Throughput,0.465454653778538,catapult,LUT,748,catapult_fpga_area
Throughput,0.465454653778538,catapult,FF,348,catapult_fpga_area
Throughput,0.465454653778538,catapult,DSP,1,catapult_fpga_area
Throughput,0.465454653778538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502759394939123,catapult,CLB,235,catapult_fpga_area
Throughput,0.502759394939123,catapult,LUT,984,catapult_fpga_area
Throughput,0.502759394939123,catapult,FF,359,catapult_fpga_area
Throughput,0.502759394939123,catapult,DSP,1,catapult_fpga_area
Throughput,0.502759394939123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538190538825604,catapult,CLB,148,catapult_fpga_area
Throughput,0.538190538825604,catapult,LUT,720,catapult_fpga_area
Throughput,0.538190538825604,catapult,FF,265,catapult_fpga_area
Throughput,0.538190538825604,catapult,DSP,1,catapult_fpga_area
Throughput,0.538190538825604,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484310049481958,catapult,CLB,205,catapult_fpga_area
Throughput,0.484310049481958,catapult,LUT,901,catapult_fpga_area
Throughput,0.484310049481958,catapult,FF,267,catapult_fpga_area
Throughput,0.484310049481958,catapult,DSP,1,catapult_fpga_area
Throughput,0.484310049481958,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519432488839993,catapult,CLB,260,catapult_fpga_area
Throughput,0.519432488839993,catapult,LUT,1181,catapult_fpga_area
Throughput,0.519432488839993,catapult,FF,274,catapult_fpga_area
Throughput,0.519432488839993,catapult,DSP,1,catapult_fpga_area
Throughput,0.519432488839993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551362140167283,catapult,CLB,200,catapult_fpga_area
Throughput,0.551362140167283,catapult,LUT,1032,catapult_fpga_area
Throughput,0.551362140167283,catapult,FF,266,catapult_fpga_area
Throughput,0.551362140167283,catapult,DSP,1,catapult_fpga_area
Throughput,0.551362140167283,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510970015257565,catapult,CLB,294,catapult_fpga_area
Throughput,0.510970015257565,catapult,LUT,1481,catapult_fpga_area
Throughput,0.510970015257565,catapult,FF,269,catapult_fpga_area
Throughput,0.510970015257565,catapult,DSP,1,catapult_fpga_area
Throughput,0.510970015257565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499669967986145,catapult,CLB,450,catapult_fpga_area
Throughput,0.499669967986145,catapult,LUT,1998,catapult_fpga_area
Throughput,0.499669967986145,catapult,FF,283,catapult_fpga_area
Throughput,0.499669967986145,catapult,DSP,1,catapult_fpga_area
Throughput,0.499669967986145,catapult,BRAM,0,catapult_fpga_area
Throughput,0.449887887938326,catapult,CLB,295,catapult_fpga_area
Throughput,0.449887887938326,catapult,LUT,1587,catapult_fpga_area
Throughput,0.449887887938326,catapult,FF,271,catapult_fpga_area
Throughput,0.449887887938326,catapult,DSP,1,catapult_fpga_area
Throughput,0.449887887938326,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476696455428166,catapult,CLB,477,catapult_fpga_area
Throughput,0.476696455428166,catapult,LUT,2415,catapult_fpga_area
Throughput,0.476696455428166,catapult,FF,276,catapult_fpga_area
Throughput,0.476696455428166,catapult,DSP,1,catapult_fpga_area
Throughput,0.476696455428166,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488033420528638,catapult,CLB,642,catapult_fpga_area
Throughput,0.488033420528638,catapult,LUT,2985,catapult_fpga_area
Throughput,0.488033420528638,catapult,FF,289,catapult_fpga_area
Throughput,0.488033420528638,catapult,DSP,1,catapult_fpga_area
Throughput,0.488033420528638,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559517083157,catapult,CLB,145,catapult_fpga_area
Throughput,0.52559517083157,catapult,LUT,725,catapult_fpga_area
Throughput,0.52559517083157,catapult,FF,265,catapult_fpga_area
Throughput,0.52559517083157,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559517083157,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540650424086193,catapult,CLB,201,catapult_fpga_area
Throughput,0.540650424086193,catapult,LUT,939,catapult_fpga_area
Throughput,0.540650424086193,catapult,FF,267,catapult_fpga_area
Throughput,0.540650424086193,catapult,DSP,1,catapult_fpga_area
Throughput,0.540650424086193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538183876979777,catapult,CLB,279,catapult_fpga_area
Throughput,0.538183876979777,catapult,LUT,1230,catapult_fpga_area
Throughput,0.538183876979777,catapult,FF,276,catapult_fpga_area
Throughput,0.538183876979777,catapult,DSP,1,catapult_fpga_area
Throughput,0.538183876979777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516904054853858,catapult,CLB,222,catapult_fpga_area
Throughput,0.516904054853858,catapult,LUT,1117,catapult_fpga_area
Throughput,0.516904054853858,catapult,FF,266,catapult_fpga_area
Throughput,0.516904054853858,catapult,DSP,1,catapult_fpga_area
Throughput,0.516904054853858,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513405004671986,catapult,CLB,292,catapult_fpga_area
Throughput,0.513405004671986,catapult,LUT,1472,catapult_fpga_area
Throughput,0.513405004671986,catapult,FF,269,catapult_fpga_area
Throughput,0.513405004671986,catapult,DSP,1,catapult_fpga_area
Throughput,0.513405004671986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517533785899378,catapult,CLB,442,catapult_fpga_area
Throughput,0.517533785899378,catapult,LUT,2135,catapult_fpga_area
Throughput,0.517533785899378,catapult,FF,285,catapult_fpga_area
Throughput,0.517533785899378,catapult,DSP,1,catapult_fpga_area
Throughput,0.517533785899378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498146645405768,catapult,CLB,514,catapult_fpga_area
Throughput,0.498146645405768,catapult,LUT,2625,catapult_fpga_area
Throughput,0.498146645405768,catapult,FF,279,catapult_fpga_area
Throughput,0.498146645405768,catapult,DSP,1,catapult_fpga_area
Throughput,0.498146645405768,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487904362938394,catapult,CLB,536,catapult_fpga_area
Throughput,0.487904362938394,catapult,LUT,2650,catapult_fpga_area
Throughput,0.487904362938394,catapult,FF,282,catapult_fpga_area
Throughput,0.487904362938394,catapult,DSP,1,catapult_fpga_area
Throughput,0.487904362938394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493127041854158,catapult,CLB,225,catapult_fpga_area
Throughput,0.493127041854158,catapult,LUT,1101,catapult_fpga_area
Throughput,0.493127041854158,catapult,FF,266,catapult_fpga_area
Throughput,0.493127041854158,catapult,DSP,1,catapult_fpga_area
Throughput,0.493127041854158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.54099497632065,catapult,CLB,274,catapult_fpga_area
Throughput,0.54099497632065,catapult,LUT,1362,catapult_fpga_area
Throughput,0.54099497632065,catapult,FF,270,catapult_fpga_area
Throughput,0.54099497632065,catapult,DSP,1,catapult_fpga_area
Throughput,0.54099497632065,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484961583768142,catapult,CLB,428,catapult_fpga_area
Throughput,0.484961583768142,catapult,LUT,1853,catapult_fpga_area
Throughput,0.484961583768142,catapult,FF,279,catapult_fpga_area
Throughput,0.484961583768142,catapult,DSP,1,catapult_fpga_area
Throughput,0.484961583768142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49969418715746,catapult,CLB,338,catapult_fpga_area
Throughput,0.49969418715746,catapult,LUT,1720,catapult_fpga_area
Throughput,0.49969418715746,catapult,FF,272,catapult_fpga_area
Throughput,0.49969418715746,catapult,DSP,1,catapult_fpga_area
Throughput,0.49969418715746,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47976955708634,catapult,CLB,469,catapult_fpga_area
Throughput,0.47976955708634,catapult,LUT,2400,catapult_fpga_area
Throughput,0.47976955708634,catapult,FF,275,catapult_fpga_area
Throughput,0.47976955708634,catapult,DSP,1,catapult_fpga_area
Throughput,0.47976955708634,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50558264355008,catapult,CLB,598,catapult_fpga_area
Throughput,0.50558264355008,catapult,LUT,3147,catapult_fpga_area
Throughput,0.50558264355008,catapult,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,DSP,1,catapult_fpga_area
Throughput,0.50558264355008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.6192832415762,catapult,CLB,146,catapult_fpga_area
Throughput,0.6192832415762,catapult,LUT,621,catapult_fpga_area
Throughput,0.6192832415762,catapult,FF,393,catapult_fpga_area
Throughput,0.6192832415762,catapult,DSP,1,catapult_fpga_area
Throughput,0.6192832415762,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611217428987231,catapult,CLB,235,catapult_fpga_area
Throughput,0.611217428987231,catapult,LUT,763,catapult_fpga_area
Throughput,0.611217428987231,catapult,FF,325,catapult_fpga_area
Throughput,0.611217428987231,catapult,DSP,1,catapult_fpga_area
Throughput,0.611217428987231,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853356814158,catapult,CLB,146,catapult_fpga_area
Throughput,0.479853356814158,catapult,LUT,724,catapult_fpga_area
Throughput,0.479853356814158,catapult,FF,522,catapult_fpga_area
Throughput,0.479853356814158,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853356814158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508110200972828,catapult,CLB,223,catapult_fpga_area
Throughput,0.508110200972828,catapult,LUT,1063,catapult_fpga_area
Throughput,0.508110200972828,catapult,FF,524,catapult_fpga_area
Throughput,0.508110200972828,catapult,DSP,1,catapult_fpga_area
Throughput,0.508110200972828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475684891106215,catapult,CLB,271,catapult_fpga_area
Throughput,0.475684891106215,catapult,LUT,1255,catapult_fpga_area
Throughput,0.475684891106215,catapult,FF,384,catapult_fpga_area
Throughput,0.475684891106215,catapult,DSP,1,catapult_fpga_area
Throughput,0.475684891106215,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540829665156129,catapult,CLB,236,catapult_fpga_area
Throughput,0.540829665156129,catapult,LUT,1137,catapult_fpga_area
Throughput,0.540829665156129,catapult,FF,572,catapult_fpga_area
Throughput,0.540829665156129,catapult,DSP,1,catapult_fpga_area
Throughput,0.540829665156129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535876675485411,catapult,CLB,318,catapult_fpga_area
Throughput,0.535876675485411,catapult,LUT,1524,catapult_fpga_area
Throughput,0.535876675485411,catapult,FF,575,catapult_fpga_area
Throughput,0.535876675485411,catapult,DSP,1,catapult_fpga_area
Throughput,0.535876675485411,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556109193152294,catapult,CLB,378,catapult_fpga_area
Throughput,0.556109193152294,catapult,LUT,1701,catapult_fpga_area
Throughput,0.556109193152294,catapult,FF,277,catapult_fpga_area
Throughput,0.556109193152294,catapult,DSP,1,catapult_fpga_area
Throughput,0.556109193152294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507017631031101,catapult,CLB,375,catapult_fpga_area
Throughput,0.507017631031101,catapult,LUT,1779,catapult_fpga_area
Throughput,0.507017631031101,catapult,FF,885,catapult_fpga_area
Throughput,0.507017631031101,catapult,DSP,1,catapult_fpga_area
Throughput,0.507017631031101,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513169468058793,catapult,CLB,524,catapult_fpga_area
Throughput,0.513169468058793,catapult,LUT,2679,catapult_fpga_area
Throughput,0.513169468058793,catapult,FF,885,catapult_fpga_area
Throughput,0.513169468058793,catapult,DSP,1,catapult_fpga_area
Throughput,0.513169468058793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523611474002952,catapult,CLB,546,catapult_fpga_area
Throughput,0.523611474002952,catapult,LUT,2659,catapult_fpga_area
Throughput,0.523611474002952,catapult,FF,289,catapult_fpga_area
Throughput,0.523611474002952,catapult,DSP,1,catapult_fpga_area
Throughput,0.523611474002952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,catapult_fpga_area
Throughput,0.440538337848851,catapult,CLB,178,catapult_fpga_area
Throughput,0.440538337848851,catapult,LUT,971,catapult_fpga_area
Throughput,0.440538337848851,catapult,FF,526,catapult_fpga_area
Throughput,0.440538337848851,catapult,DSP,1,catapult_fpga_area
Throughput,0.440538337848851,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476574004794334,catapult,CLB,297,catapult_fpga_area
Throughput,0.476574004794334,catapult,LUT,1167,catapult_fpga_area
Throughput,0.476574004794334,catapult,FF,382,catapult_fpga_area
Throughput,0.476574004794334,catapult,DSP,1,catapult_fpga_area
Throughput,0.476574004794334,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564224233995074,catapult,CLB,239,catapult_fpga_area
Throughput,0.564224233995074,catapult,LUT,1138,catapult_fpga_area
Throughput,0.564224233995074,catapult,FF,569,catapult_fpga_area
Throughput,0.564224233995074,catapult,DSP,1,catapult_fpga_area
Throughput,0.564224233995074,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536108516941565,catapult,CLB,312,catapult_fpga_area
Throughput,0.536108516941565,catapult,LUT,1510,catapult_fpga_area
Throughput,0.536108516941565,catapult,FF,572,catapult_fpga_area
Throughput,0.536108516941565,catapult,DSP,1,catapult_fpga_area
Throughput,0.536108516941565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560301307631192,catapult,CLB,401,catapult_fpga_area
Throughput,0.560301307631192,catapult,LUT,1838,catapult_fpga_area
Throughput,0.560301307631192,catapult,FF,281,catapult_fpga_area
Throughput,0.560301307631192,catapult,DSP,1,catapult_fpga_area
Throughput,0.560301307631192,catapult,BRAM,0,catapult_fpga_area
Throughput,0.472769873590791,catapult,CLB,415,catapult_fpga_area
Throughput,0.472769873590791,catapult,LUT,1861,catapult_fpga_area
Throughput,0.472769873590791,catapult,FF,886,catapult_fpga_area
Throughput,0.472769873590791,catapult,DSP,1,catapult_fpga_area
Throughput,0.472769873590791,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482325658567454,catapult,CLB,506,catapult_fpga_area
Throughput,0.482325658567454,catapult,LUT,2707,catapult_fpga_area
Throughput,0.482325658567454,catapult,FF,887,catapult_fpga_area
Throughput,0.482325658567454,catapult,DSP,1,catapult_fpga_area
Throughput,0.482325658567454,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,catapult_fpga_area
Throughput,0.460502896793472,catapult,CLB,617,catapult_fpga_area
Throughput,0.460502896793472,catapult,LUT,3023,catapult_fpga_area
Throughput,0.460502896793472,catapult,FF,1504,catapult_fpga_area
Throughput,0.460502896793472,catapult,DSP,1,catapult_fpga_area
Throughput,0.460502896793472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485411915697542,catapult,CLB,779,catapult_fpga_area
Throughput,0.485411915697542,catapult,LUT,4633,catapult_fpga_area
Throughput,0.485411915697542,catapult,FF,1502,catapult_fpga_area
Throughput,0.485411915697542,catapult,DSP,1,catapult_fpga_area
Throughput,0.485411915697542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503195290092085,catapult,CLB,819,catapult_fpga_area
Throughput,0.503195290092085,catapult,LUT,4281,catapult_fpga_area
Throughput,0.503195290092085,catapult,FF,300,catapult_fpga_area
Throughput,0.503195290092085,catapult,DSP,1,catapult_fpga_area
Throughput,0.503195290092085,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553757995573259,catapult,CLB,219,catapult_fpga_area
Throughput,0.553757995573259,catapult,LUT,1035,catapult_fpga_area
Throughput,0.553757995573259,catapult,FF,568,catapult_fpga_area
Throughput,0.553757995573259,catapult,DSP,1,catapult_fpga_area
Throughput,0.553757995573259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511508166483632,catapult,CLB,272,catapult_fpga_area
Throughput,0.511508166483632,catapult,LUT,1367,catapult_fpga_area
Throughput,0.511508166483632,catapult,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,DSP,1,catapult_fpga_area
Throughput,0.511508166483632,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548353841767015,catapult,CLB,314,catapult_fpga_area
Throughput,0.548353841767015,catapult,LUT,1473,catapult_fpga_area
Throughput,0.548353841767015,catapult,FF,275,catapult_fpga_area
Throughput,0.548353841767015,catapult,DSP,1,catapult_fpga_area
Throughput,0.548353841767015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491505072086591,catapult,CLB,376,catapult_fpga_area
Throughput,0.491505072086591,catapult,LUT,1801,catapult_fpga_area
Throughput,0.491505072086591,catapult,FF,882,catapult_fpga_area
Throughput,0.491505072086591,catapult,DSP,1,catapult_fpga_area
Throughput,0.491505072086591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512438942899953,catapult,CLB,516,catapult_fpga_area
Throughput,0.512438942899953,catapult,LUT,2591,catapult_fpga_area
Throughput,0.512438942899953,catapult,FF,887,catapult_fpga_area
Throughput,0.512438942899953,catapult,DSP,1,catapult_fpga_area
Throughput,0.512438942899953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51702912993821,catapult,CLB,559,catapult_fpga_area
Throughput,0.51702912993821,catapult,LUT,2771,catapult_fpga_area
Throughput,0.51702912993821,catapult,FF,287,catapult_fpga_area
Throughput,0.51702912993821,catapult,DSP,1,catapult_fpga_area
Throughput,0.51702912993821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.464089238791549,catapult,CLB,682,catapult_fpga_area
Throughput,0.464089238791549,catapult,LUT,3141,catapult_fpga_area
Throughput,0.464089238791549,catapult,FF,1507,catapult_fpga_area
Throughput,0.464089238791549,catapult,DSP,1,catapult_fpga_area
Throughput,0.464089238791549,catapult,BRAM,0,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465860789615404,catapult,CLB,873,catapult_fpga_area
Throughput,0.465860789615404,catapult,LUT,4463,catapult_fpga_area
Throughput,0.465860789615404,catapult,FF,305,catapult_fpga_area
Throughput,0.465860789615404,catapult,DSP,1,catapult_fpga_area
Throughput,0.465860789615404,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501830930148647,catapult,CLB,330,catapult_fpga_area
Throughput,0.501830930148647,catapult,LUT,1607,catapult_fpga_area
Throughput,0.501830930148647,catapult,FF,877,catapult_fpga_area
Throughput,0.501830930148647,catapult,DSP,1,catapult_fpga_area
Throughput,0.501830930148647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495714547734832,catapult,CLB,424,catapult_fpga_area
Throughput,0.495714547734832,catapult,LUT,2174,catapult_fpga_area
Throughput,0.495714547734832,catapult,FF,883,catapult_fpga_area
Throughput,0.495714547734832,catapult,DSP,1,catapult_fpga_area
Throughput,0.495714547734832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505633515816469,catapult,CLB,479,catapult_fpga_area
Throughput,0.505633515816469,catapult,LUT,2235,catapult_fpga_area
Throughput,0.505633515816469,catapult,FF,280,catapult_fpga_area
Throughput,0.505633515816469,catapult,DSP,1,catapult_fpga_area
Throughput,0.505633515816469,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497690467386095,catapult,CLB,645,catapult_fpga_area
Throughput,0.497690467386095,catapult,LUT,3435,catapult_fpga_area
Throughput,0.497690467386095,catapult,FF,1509,catapult_fpga_area
Throughput,0.497690467386095,catapult,DSP,1,catapult_fpga_area
Throughput,0.497690467386095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47436462416328,catapult,CLB,869,catapult_fpga_area
Throughput,0.47436462416328,catapult,LUT,4461,catapult_fpga_area
Throughput,0.47436462416328,catapult,FF,314,catapult_fpga_area
Throughput,0.47436462416328,catapult,DSP,1,catapult_fpga_area
Throughput,0.47436462416328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483029716954246,catapult,CLB,150,catapult_fpga_area
Throughput,0.483029716954246,catapult,LUT,746,catapult_fpga_area
Throughput,0.483029716954246,catapult,FF,336,catapult_fpga_area
Throughput,0.483029716954246,catapult,DSP,1,catapult_fpga_area
Throughput,0.483029716954246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47638556742285,catapult,CLB,182,catapult_fpga_area
Throughput,0.47638556742285,catapult,LUT,836,catapult_fpga_area
Throughput,0.47638556742285,catapult,FF,337,catapult_fpga_area
Throughput,0.47638556742285,catapult,DSP,1,catapult_fpga_area
Throughput,0.47638556742285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467059899965111,catapult,CLB,335,catapult_fpga_area
Throughput,0.467059899965111,catapult,LUT,1310,catapult_fpga_area
Throughput,0.467059899965111,catapult,FF,351,catapult_fpga_area
Throughput,0.467059899965111,catapult,DSP,1,catapult_fpga_area
Throughput,0.467059899965111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542668387287233,catapult,CLB,193,catapult_fpga_area
Throughput,0.542668387287233,catapult,LUT,992,catapult_fpga_area
Throughput,0.542668387287233,catapult,FF,264,catapult_fpga_area
Throughput,0.542668387287233,catapult,DSP,1,catapult_fpga_area
Throughput,0.542668387287233,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530339671953093,catapult,CLB,225,catapult_fpga_area
Throughput,0.530339671953093,catapult,LUT,1120,catapult_fpga_area
Throughput,0.530339671953093,catapult,FF,270,catapult_fpga_area
Throughput,0.530339671953093,catapult,DSP,1,catapult_fpga_area
Throughput,0.530339671953093,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524676038779855,catapult,CLB,250,catapult_fpga_area
Throughput,0.524676038779855,catapult,LUT,1289,catapult_fpga_area
Throughput,0.524676038779855,catapult,FF,265,catapult_fpga_area
Throughput,0.524676038779855,catapult,DSP,1,catapult_fpga_area
Throughput,0.524676038779855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502048105245348,catapult,CLB,341,catapult_fpga_area
Throughput,0.502048105245348,catapult,LUT,1738,catapult_fpga_area
Throughput,0.502048105245348,catapult,FF,266,catapult_fpga_area
Throughput,0.502048105245348,catapult,DSP,1,catapult_fpga_area
Throughput,0.502048105245348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520102210486405,catapult,CLB,478,catapult_fpga_area
Throughput,0.520102210486405,catapult,LUT,2130,catapult_fpga_area
Throughput,0.520102210486405,catapult,FF,275,catapult_fpga_area
Throughput,0.520102210486405,catapult,DSP,1,catapult_fpga_area
Throughput,0.520102210486405,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509751287249438,catapult,CLB,346,catapult_fpga_area
Throughput,0.509751287249438,catapult,LUT,1851,catapult_fpga_area
Throughput,0.509751287249438,catapult,FF,272,catapult_fpga_area
Throughput,0.509751287249438,catapult,DSP,1,catapult_fpga_area
Throughput,0.509751287249438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493642136107997,catapult,CLB,455,catapult_fpga_area
Throughput,0.493642136107997,catapult,LUT,2334,catapult_fpga_area
Throughput,0.493642136107997,catapult,FF,270,catapult_fpga_area
Throughput,0.493642136107997,catapult,DSP,1,catapult_fpga_area
Throughput,0.493642136107997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523607361500617,catapult,CLB,681,catapult_fpga_area
Throughput,0.523607361500617,catapult,LUT,3412,catapult_fpga_area
Throughput,0.523607361500617,catapult,FF,293,catapult_fpga_area
Throughput,0.523607361500617,catapult,DSP,1,catapult_fpga_area
Throughput,0.523607361500617,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536558982855867,catapult,CLB,200,catapult_fpga_area
Throughput,0.536558982855867,catapult,LUT,1042,catapult_fpga_area
Throughput,0.536558982855867,catapult,FF,264,catapult_fpga_area
Throughput,0.536558982855867,catapult,DSP,1,catapult_fpga_area
Throughput,0.536558982855867,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521191652594492,catapult,CLB,238,catapult_fpga_area
Throughput,0.521191652594492,catapult,LUT,1209,catapult_fpga_area
Throughput,0.521191652594492,catapult,FF,270,catapult_fpga_area
Throughput,0.521191652594492,catapult,DSP,1,catapult_fpga_area
Throughput,0.521191652594492,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498042196127025,catapult,CLB,395,catapult_fpga_area
Throughput,0.498042196127025,catapult,LUT,1679,catapult_fpga_area
Throughput,0.498042196127025,catapult,FF,278,catapult_fpga_area
Throughput,0.498042196127025,catapult,DSP,1,catapult_fpga_area
Throughput,0.498042196127025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500200580432754,catapult,CLB,271,catapult_fpga_area
Throughput,0.500200580432754,catapult,LUT,1441,catapult_fpga_area
Throughput,0.500200580432754,catapult,FF,269,catapult_fpga_area
Throughput,0.500200580432754,catapult,DSP,1,catapult_fpga_area
Throughput,0.500200580432754,catapult,BRAM,0,catapult_fpga_area
Throughput,0.447698917105859,catapult,CLB,332,catapult_fpga_area
Throughput,0.447698917105859,catapult,LUT,1717,catapult_fpga_area
Throughput,0.447698917105859,catapult,FF,274,catapult_fpga_area
Throughput,0.447698917105859,catapult,DSP,1,catapult_fpga_area
Throughput,0.447698917105859,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497650591557258,catapult,CLB,488,catapult_fpga_area
Throughput,0.497650591557258,catapult,LUT,2479,catapult_fpga_area
Throughput,0.497650591557258,catapult,FF,286,catapult_fpga_area
Throughput,0.497650591557258,catapult,DSP,1,catapult_fpga_area
Throughput,0.497650591557258,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496076284626745,catapult,CLB,741,catapult_fpga_area
Throughput,0.496076284626745,catapult,LUT,3442,catapult_fpga_area
Throughput,0.496076284626745,catapult,FF,290,catapult_fpga_area
Throughput,0.496076284626745,catapult,DSP,1,catapult_fpga_area
Throughput,0.496076284626745,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489759136456691,catapult,CLB,540,catapult_fpga_area
Throughput,0.489759136456691,catapult,LUT,3088,catapult_fpga_area
Throughput,0.489759136456691,catapult,FF,279,catapult_fpga_area
Throughput,0.489759136456691,catapult,DSP,1,catapult_fpga_area
Throughput,0.489759136456691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476597399589268,catapult,CLB,295,catapult_fpga_area
Throughput,0.476597399589268,catapult,LUT,1547,catapult_fpga_area
Throughput,0.476597399589268,catapult,FF,267,catapult_fpga_area
Throughput,0.476597399589268,catapult,DSP,1,catapult_fpga_area
Throughput,0.476597399589268,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478242821097013,catapult,CLB,375,catapult_fpga_area
Throughput,0.478242821097013,catapult,LUT,1909,catapult_fpga_area
Throughput,0.478242821097013,catapult,FF,277,catapult_fpga_area
Throughput,0.478242821097013,catapult,DSP,1,catapult_fpga_area
Throughput,0.478242821097013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498620566203598,catapult,CLB,519,catapult_fpga_area
Throughput,0.498620566203598,catapult,LUT,2573,catapult_fpga_area
Throughput,0.498620566203598,catapult,FF,287,catapult_fpga_area
Throughput,0.498620566203598,catapult,DSP,1,catapult_fpga_area
Throughput,0.498620566203598,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490042819941607,catapult,CLB,458,catapult_fpga_area
Throughput,0.490042819941607,catapult,LUT,2400,catapult_fpga_area
Throughput,0.490042819941607,catapult,FF,281,catapult_fpga_area
Throughput,0.490042819941607,catapult,DSP,1,catapult_fpga_area
Throughput,0.490042819941607,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47450552965019,catapult,CLB,560,catapult_fpga_area
Throughput,0.47450552965019,catapult,LUT,2942,catapult_fpga_area
Throughput,0.47450552965019,catapult,FF,287,catapult_fpga_area
Throughput,0.47450552965019,catapult,DSP,1,catapult_fpga_area
Throughput,0.47450552965019,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490770568685304,catapult,CLB,790,catapult_fpga_area
Throughput,0.490770568685304,catapult,LUT,4107,catapult_fpga_area
Throughput,0.490770568685304,catapult,FF,296,catapult_fpga_area
Throughput,0.490770568685304,catapult,DSP,1,catapult_fpga_area
Throughput,0.490770568685304,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475274102456739,catapult,CLB,662,catapult_fpga_area
Throughput,0.475274102456739,catapult,LUT,3634,catapult_fpga_area
Throughput,0.475274102456739,catapult,FF,293,catapult_fpga_area
Throughput,0.475274102456739,catapult,DSP,1,catapult_fpga_area
Throughput,0.475274102456739,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494316350600792,catapult,CLB,408,catapult_fpga_area
Throughput,0.494316350600792,catapult,LUT,2281,catapult_fpga_area
Throughput,0.494316350600792,catapult,FF,284,catapult_fpga_area
Throughput,0.494316350600792,catapult,DSP,1,catapult_fpga_area
Throughput,0.494316350600792,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476174830446047,catapult,CLB,515,catapult_fpga_area
Throughput,0.476174830446047,catapult,LUT,2765,catapult_fpga_area
Throughput,0.476174830446047,catapult,FF,288,catapult_fpga_area
Throughput,0.476174830446047,catapult,DSP,1,catapult_fpga_area
Throughput,0.476174830446047,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495114212946643,catapult,CLB,804,catapult_fpga_area
Throughput,0.495114212946643,catapult,LUT,4055,catapult_fpga_area
Throughput,0.495114212946643,catapult,FF,300,catapult_fpga_area
Throughput,0.495114212946643,catapult,DSP,1,catapult_fpga_area
Throughput,0.495114212946643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.458842514695579,catapult,CLB,645,catapult_fpga_area
Throughput,0.458842514695579,catapult,LUT,3617,catapult_fpga_area
Throughput,0.458842514695579,catapult,FF,304,catapult_fpga_area
Throughput,0.458842514695579,catapult,DSP,1,catapult_fpga_area
Throughput,0.458842514695579,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546489298100075,catapult,CLB,131,catapult_fpga_area
Throughput,0.546489298100075,catapult,LUT,659,catapult_fpga_area
Throughput,0.546489298100075,catapult,FF,264,catapult_fpga_area
Throughput,0.546489298100075,catapult,DSP,1,catapult_fpga_area
Throughput,0.546489298100075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535922625635001,catapult,CLB,215,catapult_fpga_area
Throughput,0.535922625635001,catapult,LUT,991,catapult_fpga_area
Throughput,0.535922625635001,catapult,FF,266,catapult_fpga_area
Throughput,0.535922625635001,catapult,DSP,1,catapult_fpga_area
Throughput,0.535922625635001,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545386520881214,catapult,CLB,308,catapult_fpga_area
Throughput,0.545386520881214,catapult,LUT,1431,catapult_fpga_area
Throughput,0.545386520881214,catapult,FF,275,catapult_fpga_area
Throughput,0.545386520881214,catapult,DSP,1,catapult_fpga_area
Throughput,0.545386520881214,catapult,BRAM,0,catapult_fpga_area
Throughput,0.54532614593473,catapult,CLB,129,catapult_fpga_area
Throughput,0.54532614593473,catapult,LUT,643,catapult_fpga_area
Throughput,0.54532614593473,catapult,FF,265,catapult_fpga_area
Throughput,0.54532614593473,catapult,DSP,1,catapult_fpga_area
Throughput,0.54532614593473,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548716716215786,catapult,CLB,221,catapult_fpga_area
Throughput,0.548716716215786,catapult,LUT,994,catapult_fpga_area
Throughput,0.548716716215786,catapult,FF,269,catapult_fpga_area
Throughput,0.548716716215786,catapult,DSP,1,catapult_fpga_area
Throughput,0.548716716215786,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544022579113123,catapult,CLB,350,catapult_fpga_area
Throughput,0.544022579113123,catapult,LUT,1525,catapult_fpga_area
Throughput,0.544022579113123,catapult,FF,277,catapult_fpga_area
Throughput,0.544022579113123,catapult,DSP,1,catapult_fpga_area
Throughput,0.544022579113123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.552823990792164,catapult,CLB,145,catapult_fpga_area
Throughput,0.552823990792164,catapult,LUT,777,catapult_fpga_area
Throughput,0.552823990792164,catapult,FF,266,catapult_fpga_area
Throughput,0.552823990792164,catapult,DSP,1,catapult_fpga_area
Throughput,0.552823990792164,catapult,BRAM,0,catapult_fpga_area
Throughput,0.561363169411546,catapult,CLB,264,catapult_fpga_area
Throughput,0.561363169411546,catapult,LUT,1196,catapult_fpga_area
Throughput,0.561363169411546,catapult,FF,269,catapult_fpga_area
Throughput,0.561363169411546,catapult,DSP,1,catapult_fpga_area
Throughput,0.561363169411546,catapult,BRAM,0,catapult_fpga_area
Throughput,0.579879570610776,catapult,CLB,378,catapult_fpga_area
Throughput,0.579879570610776,catapult,LUT,1787,catapult_fpga_area
Throughput,0.579879570610776,catapult,FF,278,catapult_fpga_area
Throughput,0.579879570610776,catapult,DSP,1,catapult_fpga_area
Throughput,0.579879570610776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523721987420198,catapult,CLB,155,catapult_fpga_area
Throughput,0.523721987420198,catapult,LUT,812,catapult_fpga_area
Throughput,0.523721987420198,catapult,FF,267,catapult_fpga_area
Throughput,0.523721987420198,catapult,DSP,1,catapult_fpga_area
Throughput,0.523721987420198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536254849754798,catapult,CLB,252,catapult_fpga_area
Throughput,0.536254849754798,catapult,LUT,1322,catapult_fpga_area
Throughput,0.536254849754798,catapult,FF,270,catapult_fpga_area
Throughput,0.536254849754798,catapult,DSP,1,catapult_fpga_area
Throughput,0.536254849754798,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540073158310025,catapult,CLB,149,catapult_fpga_area
Throughput,0.540073158310025,catapult,LUT,783,catapult_fpga_area
Throughput,0.540073158310025,catapult,FF,265,catapult_fpga_area
Throughput,0.540073158310025,catapult,DSP,1,catapult_fpga_area
Throughput,0.540073158310025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529491344140252,catapult,CLB,233,catapult_fpga_area
Throughput,0.529491344140252,catapult,LUT,1131,catapult_fpga_area
Throughput,0.529491344140252,catapult,FF,269,catapult_fpga_area
Throughput,0.529491344140252,catapult,DSP,1,catapult_fpga_area
Throughput,0.529491344140252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,414,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,1799,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,276,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,1,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553705257154564,catapult,CLB,202,catapult_fpga_area
Throughput,0.553705257154564,catapult,LUT,935,catapult_fpga_area
Throughput,0.553705257154564,catapult,FF,266,catapult_fpga_area
Throughput,0.553705257154564,catapult,DSP,1,catapult_fpga_area
Throughput,0.553705257154564,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535070385833905,catapult,CLB,275,catapult_fpga_area
Throughput,0.535070385833905,catapult,LUT,1303,catapult_fpga_area
Throughput,0.535070385833905,catapult,FF,270,catapult_fpga_area
Throughput,0.535070385833905,catapult,DSP,1,catapult_fpga_area
Throughput,0.535070385833905,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523729941797892,catapult,CLB,458,catapult_fpga_area
Throughput,0.523729941797892,catapult,LUT,2249,catapult_fpga_area
Throughput,0.523729941797892,catapult,FF,278,catapult_fpga_area
Throughput,0.523729941797892,catapult,DSP,1,catapult_fpga_area
Throughput,0.523729941797892,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547436164837409,catapult,CLB,233,catapult_fpga_area
Throughput,0.547436164837409,catapult,LUT,1257,catapult_fpga_area
Throughput,0.547436164837409,catapult,FF,270,catapult_fpga_area
Throughput,0.547436164837409,catapult,DSP,1,catapult_fpga_area
Throughput,0.547436164837409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507897295040586,catapult,CLB,385,catapult_fpga_area
Throughput,0.507897295040586,catapult,LUT,1809,catapult_fpga_area
Throughput,0.507897295040586,catapult,FF,273,catapult_fpga_area
Throughput,0.507897295040586,catapult,DSP,1,catapult_fpga_area
Throughput,0.507897295040586,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504766255366296,catapult,CLB,262,catapult_fpga_area
Throughput,0.504766255366296,catapult,LUT,1297,catapult_fpga_area
Throughput,0.504766255366296,catapult,FF,266,catapult_fpga_area
Throughput,0.504766255366296,catapult,DSP,1,catapult_fpga_area
Throughput,0.504766255366296,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474624216276763,catapult,CLB,378,catapult_fpga_area
Throughput,0.474624216276763,catapult,LUT,1870,catapult_fpga_area
Throughput,0.474624216276763,catapult,FF,270,catapult_fpga_area
Throughput,0.474624216276763,catapult,DSP,1,catapult_fpga_area
Throughput,0.474624216276763,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534277080368095,catapult,CLB,260,catapult_fpga_area
Throughput,0.534277080368095,catapult,LUT,1405,catapult_fpga_area
Throughput,0.534277080368095,catapult,FF,270,catapult_fpga_area
Throughput,0.534277080368095,catapult,DSP,1,catapult_fpga_area
Throughput,0.534277080368095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518020911468154,catapult,CLB,427,catapult_fpga_area
Throughput,0.518020911468154,catapult,LUT,2251,catapult_fpga_area
Throughput,0.518020911468154,catapult,FF,273,catapult_fpga_area
Throughput,0.518020911468154,catapult,DSP,1,catapult_fpga_area
Throughput,0.518020911468154,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535127079303158,catapult,CLB,457,catapult_fpga_area
Throughput,0.535127079303158,catapult,LUT,2498,catapult_fpga_area
Throughput,0.535127079303158,catapult,FF,272,catapult_fpga_area
Throughput,0.535127079303158,catapult,DSP,1,catapult_fpga_area
Throughput,0.535127079303158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494274326205238,catapult,CLB,115,catapult_fpga_area
Throughput,0.494274326205238,catapult,LUT,578,catapult_fpga_area
Throughput,0.494274326205238,catapult,FF,335,catapult_fpga_area
Throughput,0.494274326205238,catapult,DSP,1,catapult_fpga_area
Throughput,0.494274326205238,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480788647233831,catapult,CLB,151,catapult_fpga_area
Throughput,0.480788647233831,catapult,LUT,660,catapult_fpga_area
Throughput,0.480788647233831,catapult,FF,337,catapult_fpga_area
Throughput,0.480788647233831,catapult,DSP,1,catapult_fpga_area
Throughput,0.480788647233831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516643142182259,catapult,CLB,218,catapult_fpga_area
Throughput,0.516643142182259,catapult,LUT,1009,catapult_fpga_area
Throughput,0.516643142182259,catapult,FF,348,catapult_fpga_area
Throughput,0.516643142182259,catapult,DSP,1,catapult_fpga_area
Throughput,0.516643142182259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55203998094358,catapult,CLB,124,catapult_fpga_area
Throughput,0.55203998094358,catapult,LUT,583,catapult_fpga_area
Throughput,0.55203998094358,catapult,FF,265,catapult_fpga_area
Throughput,0.55203998094358,catapult,DSP,1,catapult_fpga_area
Throughput,0.55203998094358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.570963317890679,catapult,CLB,168,catapult_fpga_area
Throughput,0.570963317890679,catapult,LUT,854,catapult_fpga_area
Throughput,0.570963317890679,catapult,FF,267,catapult_fpga_area
Throughput,0.570963317890679,catapult,DSP,1,catapult_fpga_area
Throughput,0.570963317890679,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5427982880142,catapult,CLB,306,catapult_fpga_area
Throughput,0.5427982880142,catapult,LUT,1144,catapult_fpga_area
Throughput,0.5427982880142,catapult,FF,278,catapult_fpga_area
Throughput,0.5427982880142,catapult,DSP,1,catapult_fpga_area
Throughput,0.5427982880142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520933450230799,catapult,CLB,164,catapult_fpga_area
Throughput,0.520933450230799,catapult,LUT,859,catapult_fpga_area
Throughput,0.520933450230799,catapult,FF,266,catapult_fpga_area
Throughput,0.520933450230799,catapult,DSP,1,catapult_fpga_area
Throughput,0.520933450230799,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487679984394241,catapult,CLB,207,catapult_fpga_area
Throughput,0.487679984394241,catapult,LUT,1106,catapult_fpga_area
Throughput,0.487679984394241,catapult,FF,270,catapult_fpga_area
Throughput,0.487679984394241,catapult,DSP,1,catapult_fpga_area
Throughput,0.487679984394241,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535918891891226,catapult,CLB,388,catapult_fpga_area
Throughput,0.535918891891226,catapult,LUT,1669,catapult_fpga_area
Throughput,0.535918891891226,catapult,FF,281,catapult_fpga_area
Throughput,0.535918891891226,catapult,DSP,1,catapult_fpga_area
Throughput,0.535918891891226,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501812295103767,catapult,CLB,244,catapult_fpga_area
Throughput,0.501812295103767,catapult,LUT,1249,catapult_fpga_area
Throughput,0.501812295103767,catapult,FF,267,catapult_fpga_area
Throughput,0.501812295103767,catapult,DSP,1,catapult_fpga_area
Throughput,0.501812295103767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489044426751904,catapult,CLB,322,catapult_fpga_area
Throughput,0.489044426751904,catapult,LUT,1664,catapult_fpga_area
Throughput,0.489044426751904,catapult,FF,269,catapult_fpga_area
Throughput,0.489044426751904,catapult,DSP,1,catapult_fpga_area
Throughput,0.489044426751904,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502465093749937,catapult,CLB,580,catapult_fpga_area
Throughput,0.502465093749937,catapult,LUT,2531,catapult_fpga_area
Throughput,0.502465093749937,catapult,FF,286,catapult_fpga_area
Throughput,0.502465093749937,catapult,DSP,1,catapult_fpga_area
Throughput,0.502465093749937,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549748682389845,catapult,CLB,133,catapult_fpga_area
Throughput,0.549748682389845,catapult,LUT,661,catapult_fpga_area
Throughput,0.549748682389845,catapult,FF,265,catapult_fpga_area
Throughput,0.549748682389845,catapult,DSP,1,catapult_fpga_area
Throughput,0.549748682389845,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529593134778275,catapult,CLB,179,catapult_fpga_area
Throughput,0.529593134778275,catapult,LUT,829,catapult_fpga_area
Throughput,0.529593134778275,catapult,FF,267,catapult_fpga_area
Throughput,0.529593134778275,catapult,DSP,1,catapult_fpga_area
Throughput,0.529593134778275,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551748490967877,catapult,CLB,239,catapult_fpga_area
Throughput,0.551748490967877,catapult,LUT,1181,catapult_fpga_area
Throughput,0.551748490967877,catapult,FF,276,catapult_fpga_area
Throughput,0.551748490967877,catapult,DSP,1,catapult_fpga_area
Throughput,0.551748490967877,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515836702606729,catapult,CLB,225,catapult_fpga_area
Throughput,0.515836702606729,catapult,LUT,1174,catapult_fpga_area
Throughput,0.515836702606729,catapult,FF,269,catapult_fpga_area
Throughput,0.515836702606729,catapult,DSP,1,catapult_fpga_area
Throughput,0.515836702606729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542030391644059,catapult,CLB,199,catapult_fpga_area
Throughput,0.542030391644059,catapult,LUT,965,catapult_fpga_area
Throughput,0.542030391644059,catapult,FF,266,catapult_fpga_area
Throughput,0.542030391644059,catapult,DSP,1,catapult_fpga_area
Throughput,0.542030391644059,catapult,BRAM,0,catapult_fpga_area
Throughput,0.466425959776358,catapult,CLB,265,catapult_fpga_area
Throughput,0.466425959776358,catapult,LUT,1272,catapult_fpga_area
Throughput,0.466425959776358,catapult,FF,270,catapult_fpga_area
Throughput,0.466425959776358,catapult,DSP,1,catapult_fpga_area
Throughput,0.466425959776358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483813768468986,catapult,CLB,296,catapult_fpga_area
Throughput,0.483813768468986,catapult,LUT,1502,catapult_fpga_area
Throughput,0.483813768468986,catapult,FF,267,catapult_fpga_area
Throughput,0.483813768468986,catapult,DSP,1,catapult_fpga_area
Throughput,0.483813768468986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496307472405305,catapult,CLB,348,catapult_fpga_area
Throughput,0.496307472405305,catapult,LUT,1757,catapult_fpga_area
Throughput,0.496307472405305,catapult,FF,271,catapult_fpga_area
Throughput,0.496307472405305,catapult,DSP,1,catapult_fpga_area
Throughput,0.496307472405305,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486306342844999,catapult,CLB,587,catapult_fpga_area
Throughput,0.486306342844999,catapult,LUT,2828,catapult_fpga_area
Throughput,0.486306342844999,catapult,FF,280,catapult_fpga_area
Throughput,0.486306342844999,catapult,DSP,1,catapult_fpga_area
Throughput,0.486306342844999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454398601179346,catapult,CLB,293,catapult_fpga_area
Throughput,0.454398601179346,catapult,LUT,1570,catapult_fpga_area
Throughput,0.454398601179346,catapult,FF,267,catapult_fpga_area
Throughput,0.454398601179346,catapult,DSP,1,catapult_fpga_area
Throughput,0.454398601179346,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467710221713354,catapult,CLB,560,catapult_fpga_area
Throughput,0.467710221713354,catapult,LUT,3114,catapult_fpga_area
Throughput,0.467710221713354,catapult,FF,273,catapult_fpga_area
Throughput,0.467710221713354,catapult,DSP,1,catapult_fpga_area
Throughput,0.467710221713354,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496122554177823,catapult,CLB,523,catapult_fpga_area
Throughput,0.496122554177823,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496122554177823,catapult,FF,284,catapult_fpga_area
Throughput,0.496122554177823,catapult,DSP,1,catapult_fpga_area
Throughput,0.496122554177823,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499950504900015,catapult,CLB,167,catapult_fpga_area
Throughput,0.499950504900015,catapult,LUT,747,catapult_fpga_area
Throughput,0.499950504900015,catapult,FF,503,catapult_fpga_area
Throughput,0.499950504900015,catapult,DSP,1,catapult_fpga_area
Throughput,0.499950504900015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487008559662445,catapult,CLB,175,catapult_fpga_area
Throughput,0.487008559662445,catapult,LUT,938,catapult_fpga_area
Throughput,0.487008559662445,catapult,FF,505,catapult_fpga_area
Throughput,0.487008559662445,catapult,DSP,1,catapult_fpga_area
Throughput,0.487008559662445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49884094306878,catapult,CLB,252,catapult_fpga_area
Throughput,0.49884094306878,catapult,LUT,1089,catapult_fpga_area
Throughput,0.49884094306878,catapult,FF,361,catapult_fpga_area
Throughput,0.49884094306878,catapult,DSP,1,catapult_fpga_area
Throughput,0.49884094306878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494692444760168,catapult,CLB,216,catapult_fpga_area
Throughput,0.494692444760168,catapult,LUT,1008,catapult_fpga_area
Throughput,0.494692444760168,catapult,FF,568,catapult_fpga_area
Throughput,0.494692444760168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494692444760168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.537052024766691,catapult,CLB,279,catapult_fpga_area
Throughput,0.537052024766691,catapult,LUT,1410,catapult_fpga_area
Throughput,0.537052024766691,catapult,FF,572,catapult_fpga_area
Throughput,0.537052024766691,catapult,DSP,1,catapult_fpga_area
Throughput,0.537052024766691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545488564104998,catapult,CLB,341,catapult_fpga_area
Throughput,0.545488564104998,catapult,LUT,1596,catapult_fpga_area
Throughput,0.545488564104998,catapult,FF,274,catapult_fpga_area
Throughput,0.545488564104998,catapult,DSP,1,catapult_fpga_area
Throughput,0.545488564104998,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508085417288013,catapult,CLB,398,catapult_fpga_area
Throughput,0.508085417288013,catapult,LUT,1637,catapult_fpga_area
Throughput,0.508085417288013,catapult,FF,880,catapult_fpga_area
Throughput,0.508085417288013,catapult,DSP,1,catapult_fpga_area
Throughput,0.508085417288013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498887480917554,catapult,CLB,437,catapult_fpga_area
Throughput,0.498887480917554,catapult,LUT,2291,catapult_fpga_area
Throughput,0.498887480917554,catapult,FF,882,catapult_fpga_area
Throughput,0.498887480917554,catapult,DSP,1,catapult_fpga_area
Throughput,0.498887480917554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507542075238037,catapult,CLB,505,catapult_fpga_area
Throughput,0.507542075238037,catapult,LUT,2413,catapult_fpga_area
Throughput,0.507542075238037,catapult,FF,289,catapult_fpga_area
Throughput,0.507542075238037,catapult,DSP,1,catapult_fpga_area
Throughput,0.507542075238037,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485081088580172,catapult,CLB,678,catapult_fpga_area
Throughput,0.485081088580172,catapult,LUT,2861,catapult_fpga_area
Throughput,0.485081088580172,catapult,FF,1504,catapult_fpga_area
Throughput,0.485081088580172,catapult,DSP,1,catapult_fpga_area
Throughput,0.485081088580172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506056484000518,catapult,CLB,750,catapult_fpga_area
Throughput,0.506056484000518,catapult,LUT,3975,catapult_fpga_area
Throughput,0.506056484000518,catapult,FF,1501,catapult_fpga_area
Throughput,0.506056484000518,catapult,DSP,1,catapult_fpga_area
Throughput,0.506056484000518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522075710375367,catapult,CLB,865,catapult_fpga_area
Throughput,0.522075710375367,catapult,LUT,4137,catapult_fpga_area
Throughput,0.522075710375367,catapult,FF,308,catapult_fpga_area
Throughput,0.522075710375367,catapult,DSP,1,catapult_fpga_area
Throughput,0.522075710375367,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519724857660355,catapult,CLB,279,catapult_fpga_area
Throughput,0.519724857660355,catapult,LUT,1422,catapult_fpga_area
Throughput,0.519724857660355,catapult,FF,572,catapult_fpga_area
Throughput,0.519724857660355,catapult,DSP,1,catapult_fpga_area
Throughput,0.519724857660355,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512244172454172,catapult,CLB,321,catapult_fpga_area
Throughput,0.512244172454172,catapult,LUT,1509,catapult_fpga_area
Throughput,0.512244172454172,catapult,FF,275,catapult_fpga_area
Throughput,0.512244172454172,catapult,DSP,1,catapult_fpga_area
Throughput,0.512244172454172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525166228240394,catapult,CLB,369,catapult_fpga_area
Throughput,0.525166228240394,catapult,LUT,1702,catapult_fpga_area
Throughput,0.525166228240394,catapult,FF,879,catapult_fpga_area
Throughput,0.525166228240394,catapult,DSP,1,catapult_fpga_area
Throughput,0.525166228240394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503617230759933,catapult,CLB,453,catapult_fpga_area
Throughput,0.503617230759933,catapult,LUT,2348,catapult_fpga_area
Throughput,0.503617230759933,catapult,FF,879,catapult_fpga_area
Throughput,0.503617230759933,catapult,DSP,1,catapult_fpga_area
Throughput,0.503617230759933,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487076876317543,catapult,CLB,519,catapult_fpga_area
Throughput,0.487076876317543,catapult,LUT,2397,catapult_fpga_area
Throughput,0.487076876317543,catapult,FF,286,catapult_fpga_area
Throughput,0.487076876317543,catapult,DSP,1,catapult_fpga_area
Throughput,0.487076876317543,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480480942203908,catapult,CLB,659,catapult_fpga_area
Throughput,0.480480942203908,catapult,LUT,2967,catapult_fpga_area
Throughput,0.480480942203908,catapult,FF,1502,catapult_fpga_area
Throughput,0.480480942203908,catapult,DSP,1,catapult_fpga_area
Throughput,0.480480942203908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504962264169999,catapult,CLB,808,catapult_fpga_area
Throughput,0.504962264169999,catapult,LUT,4323,catapult_fpga_area
Throughput,0.504962264169999,catapult,FF,1503,catapult_fpga_area
Throughput,0.504962264169999,catapult,DSP,1,catapult_fpga_area
Throughput,0.504962264169999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516252932961975,catapult,CLB,840,catapult_fpga_area
Throughput,0.516252932961975,catapult,LUT,4380,catapult_fpga_area
Throughput,0.516252932961975,catapult,FF,307,catapult_fpga_area
Throughput,0.516252932961975,catapult,DSP,1,catapult_fpga_area
Throughput,0.516252932961975,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535294652941712,catapult,CLB,373,catapult_fpga_area
Throughput,0.535294652941712,catapult,LUT,1603,catapult_fpga_area
Throughput,0.535294652941712,catapult,FF,877,catapult_fpga_area
Throughput,0.535294652941712,catapult,DSP,1,catapult_fpga_area
Throughput,0.535294652941712,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488624814322571,catapult,CLB,448,catapult_fpga_area
Throughput,0.488624814322571,catapult,LUT,2422,catapult_fpga_area
Throughput,0.488624814322571,catapult,FF,883,catapult_fpga_area
Throughput,0.488624814322571,catapult,DSP,1,catapult_fpga_area
Throughput,0.488624814322571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501183042571991,catapult,CLB,496,catapult_fpga_area
Throughput,0.501183042571991,catapult,LUT,2260,catapult_fpga_area
Throughput,0.501183042571991,catapult,FF,285,catapult_fpga_area
Throughput,0.501183042571991,catapult,DSP,1,catapult_fpga_area
Throughput,0.501183042571991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502196103560872,catapult,CLB,656,catapult_fpga_area
Throughput,0.502196103560872,catapult,LUT,2888,catapult_fpga_area
Throughput,0.502196103560872,catapult,FF,1499,catapult_fpga_area
Throughput,0.502196103560872,catapult,DSP,1,catapult_fpga_area
Throughput,0.502196103560872,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853817333088,catapult,CLB,739,catapult_fpga_area
Throughput,0.479853817333088,catapult,LUT,4151,catapult_fpga_area
Throughput,0.479853817333088,catapult,FF,1501,catapult_fpga_area
Throughput,0.479853817333088,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853817333088,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485581860604015,catapult,CLB,817,catapult_fpga_area
Throughput,0.485581860604015,catapult,LUT,4111,catapult_fpga_area
Throughput,0.485581860604015,catapult,FF,297,catapult_fpga_area
Throughput,0.485581860604015,catapult,DSP,1,catapult_fpga_area
Throughput,0.485581860604015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518967213727306,catapult,CLB,560,catapult_fpga_area
Throughput,0.518967213727306,catapult,LUT,2519,catapult_fpga_area
Throughput,0.518967213727306,catapult,FF,1496,catapult_fpga_area
Throughput,0.518967213727306,catapult,DSP,1,catapult_fpga_area
Throughput,0.518967213727306,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487342496996752,catapult,CLB,820,catapult_fpga_area
Throughput,0.487342496996752,catapult,LUT,4640,catapult_fpga_area
Throughput,0.487342496996752,catapult,FF,1500,catapult_fpga_area
Throughput,0.487342496996752,catapult,DSP,1,catapult_fpga_area
Throughput,0.487342496996752,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471470606400779,catapult,CLB,751,catapult_fpga_area
Throughput,0.471470606400779,catapult,LUT,3638,catapult_fpga_area
Throughput,0.471470606400779,catapult,FF,297,catapult_fpga_area
Throughput,0.471470606400779,catapult,DSP,1,catapult_fpga_area
Throughput,0.471470606400779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544518468705162,catapult,CLB,168,catapult_fpga_area
Throughput,0.544518468705162,catapult,LUT,841,catapult_fpga_area
Throughput,0.544518468705162,catapult,FF,264,catapult_fpga_area
Throughput,0.544518468705162,catapult,DSP,1,catapult_fpga_area
Throughput,0.544518468705162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503118074265259,catapult,CLB,243,catapult_fpga_area
Throughput,0.503118074265259,catapult,LUT,1014,catapult_fpga_area
Throughput,0.503118074265259,catapult,FF,266,catapult_fpga_area
Throughput,0.503118074265259,catapult,DSP,1,catapult_fpga_area
Throughput,0.503118074265259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556513686619352,catapult,CLB,349,catapult_fpga_area
Throughput,0.556513686619352,catapult,LUT,1534,catapult_fpga_area
Throughput,0.556513686619352,catapult,FF,273,catapult_fpga_area
Throughput,0.556513686619352,catapult,DSP,1,catapult_fpga_area
Throughput,0.556513686619352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520317622689595,catapult,CLB,208,catapult_fpga_area
Throughput,0.520317622689595,catapult,LUT,1127,catapult_fpga_area
Throughput,0.520317622689595,catapult,FF,268,catapult_fpga_area
Throughput,0.520317622689595,catapult,DSP,1,catapult_fpga_area
Throughput,0.520317622689595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519248273888926,catapult,CLB,260,catapult_fpga_area
Throughput,0.519248273888926,catapult,LUT,1316,catapult_fpga_area
Throughput,0.519248273888926,catapult,FF,276,catapult_fpga_area
Throughput,0.519248273888926,catapult,DSP,1,catapult_fpga_area
Throughput,0.519248273888926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50514183877691,catapult,CLB,451,catapult_fpga_area
Throughput,0.50514183877691,catapult,LUT,2033,catapult_fpga_area
Throughput,0.50514183877691,catapult,FF,282,catapult_fpga_area
Throughput,0.50514183877691,catapult,DSP,1,catapult_fpga_area
Throughput,0.50514183877691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48509567784602,catapult,CLB,377,catapult_fpga_area
Throughput,0.48509567784602,catapult,LUT,1963,catapult_fpga_area
Throughput,0.48509567784602,catapult,FF,284,catapult_fpga_area
Throughput,0.48509567784602,catapult,DSP,1,catapult_fpga_area
Throughput,0.48509567784602,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467311119855021,catapult,CLB,409,catapult_fpga_area
Throughput,0.467311119855021,catapult,LUT,1935,catapult_fpga_area
Throughput,0.467311119855021,catapult,FF,285,catapult_fpga_area
Throughput,0.467311119855021,catapult,DSP,1,catapult_fpga_area
Throughput,0.467311119855021,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528809823594331,catapult,CLB,598,catapult_fpga_area
Throughput,0.528809823594331,catapult,LUT,3125,catapult_fpga_area
Throughput,0.528809823594331,catapult,FF,298,catapult_fpga_area
Throughput,0.528809823594331,catapult,DSP,1,catapult_fpga_area
Throughput,0.528809823594331,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494437577255871,catapult,CLB,485,catapult_fpga_area
Throughput,0.494437577255871,catapult,LUT,2583,catapult_fpga_area
Throughput,0.494437577255871,catapult,FF,285,catapult_fpga_area
Throughput,0.494437577255871,catapult,DSP,1,catapult_fpga_area
Throughput,0.494437577255871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488700033475952,catapult,CLB,661,catapult_fpga_area
Throughput,0.488700033475952,catapult,LUT,3110,catapult_fpga_area
Throughput,0.488700033475952,catapult,FF,289,catapult_fpga_area
Throughput,0.488700033475952,catapult,DSP,1,catapult_fpga_area
Throughput,0.488700033475952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515684279519444,catapult,CLB,281,catapult_fpga_area
Throughput,0.515684279519444,catapult,LUT,1410,catapult_fpga_area
Throughput,0.515684279519444,catapult,FF,272,catapult_fpga_area
Throughput,0.515684279519444,catapult,DSP,1,catapult_fpga_area
Throughput,0.515684279519444,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506321422965727,catapult,CLB,279,catapult_fpga_area
Throughput,0.506321422965727,catapult,LUT,1460,catapult_fpga_area
Throughput,0.506321422965727,catapult,FF,275,catapult_fpga_area
Throughput,0.506321422965727,catapult,DSP,1,catapult_fpga_area
Throughput,0.506321422965727,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498042196127025,catapult,CLB,420,catapult_fpga_area
Throughput,0.498042196127025,catapult,LUT,2022,catapult_fpga_area
Throughput,0.498042196127025,catapult,FF,282,catapult_fpga_area
Throughput,0.498042196127025,catapult,DSP,1,catapult_fpga_area
Throughput,0.498042196127025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487262946576491,catapult,CLB,354,catapult_fpga_area
Throughput,0.487262946576491,catapult,LUT,1916,catapult_fpga_area
Throughput,0.487262946576491,catapult,FF,282,catapult_fpga_area
Throughput,0.487262946576491,catapult,DSP,1,catapult_fpga_area
Throughput,0.487262946576491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492458490673821,catapult,CLB,671,catapult_fpga_area
Throughput,0.492458490673821,catapult,LUT,3122,catapult_fpga_area
Throughput,0.492458490673821,catapult,FF,293,catapult_fpga_area
Throughput,0.492458490673821,catapult,DSP,1,catapult_fpga_area
Throughput,0.492458490673821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.4983209077015,catapult,CLB,553,catapult_fpga_area
Throughput,0.4983209077015,catapult,LUT,2857,catapult_fpga_area
Throughput,0.4983209077015,catapult,FF,300,catapult_fpga_area
Throughput,0.4983209077015,catapult,DSP,1,catapult_fpga_area
Throughput,0.4983209077015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479197325312209,catapult,CLB,660,catapult_fpga_area
Throughput,0.479197325312209,catapult,LUT,3706,catapult_fpga_area
Throughput,0.479197325312209,catapult,FF,301,catapult_fpga_area
Throughput,0.479197325312209,catapult,DSP,1,catapult_fpga_area
Throughput,0.479197325312209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454264842763039,catapult,CLB,356,catapult_fpga_area
Throughput,0.454264842763039,catapult,LUT,1917,catapult_fpga_area
Throughput,0.454264842763039,catapult,FF,283,catapult_fpga_area
Throughput,0.454264842763039,catapult,DSP,1,catapult_fpga_area
Throughput,0.454264842763039,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503413394521553,catapult,CLB,467,catapult_fpga_area
Throughput,0.503413394521553,catapult,LUT,2291,catapult_fpga_area
Throughput,0.503413394521553,catapult,FF,283,catapult_fpga_area
Throughput,0.503413394521553,catapult,DSP,1,catapult_fpga_area
Throughput,0.503413394521553,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495171336710072,catapult,CLB,691,catapult_fpga_area
Throughput,0.495171336710072,catapult,LUT,3365,catapult_fpga_area
Throughput,0.495171336710072,catapult,FF,298,catapult_fpga_area
Throughput,0.495171336710072,catapult,DSP,1,catapult_fpga_area
Throughput,0.495171336710072,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519502918827149,catapult,CLB,147,catapult_fpga_area
Throughput,0.519502918827149,catapult,LUT,736,catapult_fpga_area
Throughput,0.519502918827149,catapult,FF,263,catapult_fpga_area
Throughput,0.519502918827149,catapult,DSP,1,catapult_fpga_area
Throughput,0.519502918827149,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563364729649717,catapult,CLB,218,catapult_fpga_area
Throughput,0.563364729649717,catapult,LUT,1125,catapult_fpga_area
Throughput,0.563364729649717,catapult,FF,265,catapult_fpga_area
Throughput,0.563364729649717,catapult,DSP,1,catapult_fpga_area
Throughput,0.563364729649717,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509344173535597,catapult,CLB,384,catapult_fpga_area
Throughput,0.509344173535597,catapult,LUT,1665,catapult_fpga_area
Throughput,0.509344173535597,catapult,FF,272,catapult_fpga_area
Throughput,0.509344173535597,catapult,DSP,1,catapult_fpga_area
Throughput,0.509344173535597,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530345297216111,catapult,CLB,258,catapult_fpga_area
Throughput,0.530345297216111,catapult,LUT,1456,catapult_fpga_area
Throughput,0.530345297216111,catapult,FF,268,catapult_fpga_area
Throughput,0.530345297216111,catapult,DSP,1,catapult_fpga_area
Throughput,0.530345297216111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481007884681246,catapult,CLB,294,catapult_fpga_area
Throughput,0.481007884681246,catapult,LUT,1623,catapult_fpga_area
Throughput,0.481007884681246,catapult,FF,265,catapult_fpga_area
Throughput,0.481007884681246,catapult,DSP,1,catapult_fpga_area
Throughput,0.481007884681246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493193194131198,catapult,CLB,277,catapult_fpga_area
Throughput,0.493193194131198,catapult,LUT,1316,catapult_fpga_area
Throughput,0.493193194131198,catapult,FF,264,catapult_fpga_area
Throughput,0.493193194131198,catapult,DSP,1,catapult_fpga_area
Throughput,0.493193194131198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488899297011701,catapult,CLB,386,catapult_fpga_area
Throughput,0.488899297011701,catapult,LUT,1914,catapult_fpga_area
Throughput,0.488899297011701,catapult,FF,269,catapult_fpga_area
Throughput,0.488899297011701,catapult,DSP,1,catapult_fpga_area
Throughput,0.488899297011701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478987994165926,catapult,CLB,545,catapult_fpga_area
Throughput,0.478987994165926,catapult,LUT,2710,catapult_fpga_area
Throughput,0.478987994165926,catapult,FF,283,catapult_fpga_area
Throughput,0.478987994165926,catapult,DSP,1,catapult_fpga_area
Throughput,0.478987994165926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.457177132365581,catapult,CLB,348,catapult_fpga_area
Throughput,0.457177132365581,catapult,LUT,1859,catapult_fpga_area
Throughput,0.457177132365581,catapult,FF,265,catapult_fpga_area
Throughput,0.457177132365581,catapult,DSP,1,catapult_fpga_area
Throughput,0.457177132365581,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492070771586653,catapult,CLB,364,catapult_fpga_area
Throughput,0.492070771586653,catapult,LUT,1961,catapult_fpga_area
Throughput,0.492070771586653,catapult,FF,265,catapult_fpga_area
Throughput,0.492070771586653,catapult,DSP,1,catapult_fpga_area
Throughput,0.492070771586653,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487906505403809,catapult,CLB,552,catapult_fpga_area
Throughput,0.487906505403809,catapult,LUT,2761,catapult_fpga_area
Throughput,0.487906505403809,catapult,FF,274,catapult_fpga_area
Throughput,0.487906505403809,catapult,DSP,1,catapult_fpga_area
Throughput,0.487906505403809,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606291364228324,catapult,CLB,91,catapult_fpga_area
Throughput,0.606291364228324,catapult,LUT,382,catapult_fpga_area
Throughput,0.606291364228324,catapult,FF,255,catapult_fpga_area
Throughput,0.606291364228324,catapult,DSP,1,catapult_fpga_area
Throughput,0.606291364228324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.616614048934491,catapult,CLB,112,catapult_fpga_area
Throughput,0.616614048934491,catapult,LUT,414,catapult_fpga_area
Throughput,0.616614048934491,catapult,FF,257,catapult_fpga_area
Throughput,0.616614048934491,catapult,DSP,1,catapult_fpga_area
Throughput,0.616614048934491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.606725430046985,catapult,CLB,189,catapult_fpga_area
Throughput,0.606725430046985,catapult,LUT,575,catapult_fpga_area
Throughput,0.606725430046985,catapult,FF,264,catapult_fpga_area
Throughput,0.606725430046985,catapult,DSP,1,catapult_fpga_area
Throughput,0.606725430046985,catapult,BRAM,0,catapult_fpga_area
Throughput,0.648204085759993,catapult,CLB,76,catapult_fpga_area
Throughput,0.648204085759993,catapult,LUT,357,catapult_fpga_area
Throughput,0.648204085759993,catapult,FF,292,catapult_fpga_area
Throughput,0.648204085759993,catapult,DSP,1,catapult_fpga_area
Throughput,0.648204085759993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.614731675770843,catapult,CLB,119,catapult_fpga_area
Throughput,0.614731675770843,catapult,LUT,442,catapult_fpga_area
Throughput,0.614731675770843,catapult,FF,294,catapult_fpga_area
Throughput,0.614731675770843,catapult,DSP,1,catapult_fpga_area
Throughput,0.614731675770843,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64387105580688,catapult,CLB,132,catapult_fpga_area
Throughput,0.64387105580688,catapult,LUT,567,catapult_fpga_area
Throughput,0.64387105580688,catapult,FF,303,catapult_fpga_area
Throughput,0.64387105580688,catapult,DSP,1,catapult_fpga_area
Throughput,0.64387105580688,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490652096262016,catapult,CLB,129,catapult_fpga_area
Throughput,0.490652096262016,catapult,LUT,570,catapult_fpga_area
Throughput,0.490652096262016,catapult,FF,333,catapult_fpga_area
Throughput,0.490652096262016,catapult,DSP,1,catapult_fpga_area
Throughput,0.490652096262016,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511064025078934,catapult,CLB,166,catapult_fpga_area
Throughput,0.511064025078934,catapult,LUT,840,catapult_fpga_area
Throughput,0.511064025078934,catapult,FF,340,catapult_fpga_area
Throughput,0.511064025078934,catapult,DSP,1,catapult_fpga_area
Throughput,0.511064025078934,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546185739199587,catapult,CLB,115,catapult_fpga_area
Throughput,0.546185739199587,catapult,LUT,548,catapult_fpga_area
Throughput,0.546185739199587,catapult,FF,263,catapult_fpga_area
Throughput,0.546185739199587,catapult,DSP,1,catapult_fpga_area
Throughput,0.546185739199587,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533803649935837,catapult,CLB,161,catapult_fpga_area
Throughput,0.533803649935837,catapult,LUT,638,catapult_fpga_area
Throughput,0.533803649935837,catapult,FF,265,catapult_fpga_area
Throughput,0.533803649935837,catapult,DSP,1,catapult_fpga_area
Throughput,0.533803649935837,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518268712998853,catapult,CLB,234,catapult_fpga_area
Throughput,0.518268712998853,catapult,LUT,959,catapult_fpga_area
Throughput,0.518268712998853,catapult,FF,272,catapult_fpga_area
Throughput,0.518268712998853,catapult,DSP,1,catapult_fpga_area
Throughput,0.518268712998853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.64339092754453,catapult,CLB,77,catapult_fpga_area
Throughput,0.64339092754453,catapult,LUT,359,catapult_fpga_area
Throughput,0.64339092754453,catapult,FF,293,catapult_fpga_area
Throughput,0.64339092754453,catapult,DSP,1,catapult_fpga_area
Throughput,0.64339092754453,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611012771999973,catapult,CLB,102,catapult_fpga_area
Throughput,0.611012771999973,catapult,LUT,452,catapult_fpga_area
Throughput,0.611012771999973,catapult,FF,295,catapult_fpga_area
Throughput,0.611012771999973,catapult,DSP,1,catapult_fpga_area
Throughput,0.611012771999973,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560647480562352,catapult,CLB,141,catapult_fpga_area
Throughput,0.560647480562352,catapult,LUT,595,catapult_fpga_area
Throughput,0.560647480562352,catapult,FF,304,catapult_fpga_area
Throughput,0.560647480562352,catapult,DSP,1,catapult_fpga_area
Throughput,0.560647480562352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473674138718314,catapult,CLB,118,catapult_fpga_area
Throughput,0.473674138718314,catapult,LUT,543,catapult_fpga_area
Throughput,0.473674138718314,catapult,FF,332,catapult_fpga_area
Throughput,0.473674138718314,catapult,DSP,1,catapult_fpga_area
Throughput,0.473674138718314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538838103397644,catapult,CLB,138,catapult_fpga_area
Throughput,0.538838103397644,catapult,LUT,654,catapult_fpga_area
Throughput,0.538838103397644,catapult,FF,334,catapult_fpga_area
Throughput,0.538838103397644,catapult,DSP,1,catapult_fpga_area
Throughput,0.538838103397644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468127974953281,catapult,CLB,216,catapult_fpga_area
Throughput,0.468127974953281,catapult,LUT,827,catapult_fpga_area
Throughput,0.468127974953281,catapult,FF,341,catapult_fpga_area
Throughput,0.468127974953281,catapult,DSP,1,catapult_fpga_area
Throughput,0.468127974953281,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553080520227537,catapult,CLB,136,catapult_fpga_area
Throughput,0.553080520227537,catapult,LUT,637,catapult_fpga_area
Throughput,0.553080520227537,catapult,FF,263,catapult_fpga_area
Throughput,0.553080520227537,catapult,DSP,1,catapult_fpga_area
Throughput,0.553080520227537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487604127861505,catapult,CLB,176,catapult_fpga_area
Throughput,0.487604127861505,catapult,LUT,803,catapult_fpga_area
Throughput,0.487604127861505,catapult,FF,265,catapult_fpga_area
Throughput,0.487604127861505,catapult,DSP,1,catapult_fpga_area
Throughput,0.487604127861505,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547649024883529,catapult,CLB,230,catapult_fpga_area
Throughput,0.547649024883529,catapult,LUT,1090,catapult_fpga_area
Throughput,0.547649024883529,catapult,FF,272,catapult_fpga_area
Throughput,0.547649024883529,catapult,DSP,1,catapult_fpga_area
Throughput,0.547649024883529,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505715597685036,catapult,CLB,207,catapult_fpga_area
Throughput,0.505715597685036,catapult,LUT,957,catapult_fpga_area
Throughput,0.505715597685036,catapult,FF,266,catapult_fpga_area
Throughput,0.505715597685036,catapult,DSP,1,catapult_fpga_area
Throughput,0.505715597685036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484112164915714,catapult,CLB,342,catapult_fpga_area
Throughput,0.484112164915714,catapult,LUT,1392,catapult_fpga_area
Throughput,0.484112164915714,catapult,FF,273,catapult_fpga_area
Throughput,0.484112164915714,catapult,DSP,1,catapult_fpga_area
Throughput,0.484112164915714,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489473864543003,catapult,CLB,106,catapult_fpga_area
Throughput,0.489473864543003,catapult,LUT,562,catapult_fpga_area
Throughput,0.489473864543003,catapult,FF,334,catapult_fpga_area
Throughput,0.489473864543003,catapult,DSP,1,catapult_fpga_area
Throughput,0.489473864543003,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507166259243105,catapult,CLB,142,catapult_fpga_area
Throughput,0.507166259243105,catapult,LUT,694,catapult_fpga_area
Throughput,0.507166259243105,catapult,FF,336,catapult_fpga_area
Throughput,0.507166259243105,catapult,DSP,1,catapult_fpga_area
Throughput,0.507166259243105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532734965420173,catapult,CLB,181,catapult_fpga_area
Throughput,0.532734965420173,catapult,LUT,874,catapult_fpga_area
Throughput,0.532734965420173,catapult,FF,343,catapult_fpga_area
Throughput,0.532734965420173,catapult,DSP,1,catapult_fpga_area
Throughput,0.532734965420173,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56710335515358,catapult,CLB,140,catapult_fpga_area
Throughput,0.56710335515358,catapult,LUT,699,catapult_fpga_area
Throughput,0.56710335515358,catapult,FF,263,catapult_fpga_area
Throughput,0.56710335515358,catapult,DSP,1,catapult_fpga_area
Throughput,0.56710335515358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515065936165818,catapult,CLB,186,catapult_fpga_area
Throughput,0.515065936165818,catapult,LUT,833,catapult_fpga_area
Throughput,0.515065936165818,catapult,FF,265,catapult_fpga_area
Throughput,0.515065936165818,catapult,DSP,1,catapult_fpga_area
Throughput,0.515065936165818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551028853523857,catapult,CLB,299,catapult_fpga_area
Throughput,0.551028853523857,catapult,LUT,1155,catapult_fpga_area
Throughput,0.551028853523857,catapult,FF,272,catapult_fpga_area
Throughput,0.551028853523857,catapult,DSP,1,catapult_fpga_area
Throughput,0.551028853523857,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523629569780709,catapult,CLB,172,catapult_fpga_area
Throughput,0.523629569780709,catapult,LUT,902,catapult_fpga_area
Throughput,0.523629569780709,catapult,FF,264,catapult_fpga_area
Throughput,0.523629569780709,catapult,DSP,1,catapult_fpga_area
Throughput,0.523629569780709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.46712840752656,catapult,CLB,250,catapult_fpga_area
Throughput,0.46712840752656,catapult,LUT,1141,catapult_fpga_area
Throughput,0.46712840752656,catapult,FF,266,catapult_fpga_area
Throughput,0.46712840752656,catapult,DSP,1,catapult_fpga_area
Throughput,0.46712840752656,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525121552511368,catapult,CLB,318,catapult_fpga_area
Throughput,0.525121552511368,catapult,LUT,1473,catapult_fpga_area
Throughput,0.525121552511368,catapult,FF,275,catapult_fpga_area
Throughput,0.525121552511368,catapult,DSP,1,catapult_fpga_area
Throughput,0.525121552511368,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51922131341185,catapult,CLB,229,catapult_fpga_area
Throughput,0.51922131341185,catapult,LUT,1116,catapult_fpga_area
Throughput,0.51922131341185,catapult,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,DSP,1,catapult_fpga_area
Throughput,0.51922131341185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515370141412413,catapult,CLB,293,catapult_fpga_area
Throughput,0.515370141412413,catapult,LUT,1492,catapult_fpga_area
Throughput,0.515370141412413,catapult,FF,269,catapult_fpga_area
Throughput,0.515370141412413,catapult,DSP,1,catapult_fpga_area
Throughput,0.515370141412413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483670556506506,catapult,CLB,472,catapult_fpga_area
Throughput,0.483670556506506,catapult,LUT,2254,catapult_fpga_area
Throughput,0.483670556506506,catapult,FF,279,catapult_fpga_area
Throughput,0.483670556506506,catapult,DSP,1,catapult_fpga_area
Throughput,0.483670556506506,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506741691463227,catapult,CLB,143,catapult_fpga_area
Throughput,0.506741691463227,catapult,LUT,677,catapult_fpga_area
Throughput,0.506741691463227,catapult,FF,263,catapult_fpga_area
Throughput,0.506741691463227,catapult,DSP,1,catapult_fpga_area
Throughput,0.506741691463227,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543950670201621,catapult,CLB,156,catapult_fpga_area
Throughput,0.543950670201621,catapult,LUT,829,catapult_fpga_area
Throughput,0.543950670201621,catapult,FF,265,catapult_fpga_area
Throughput,0.543950670201621,catapult,DSP,1,catapult_fpga_area
Throughput,0.543950670201621,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500044253916472,catapult,CLB,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,LUT,1076,catapult_fpga_area
Throughput,0.500044253916472,catapult,FF,272,catapult_fpga_area
Throughput,0.500044253916472,catapult,DSP,1,catapult_fpga_area
Throughput,0.500044253916472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503859564262249,catapult,CLB,183,catapult_fpga_area
Throughput,0.503859564262249,catapult,LUT,972,catapult_fpga_area
Throughput,0.503859564262249,catapult,FF,264,catapult_fpga_area
Throughput,0.503859564262249,catapult,DSP,1,catapult_fpga_area
Throughput,0.503859564262249,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482408957369521,catapult,CLB,252,catapult_fpga_area
Throughput,0.482408957369521,catapult,LUT,1216,catapult_fpga_area
Throughput,0.482408957369521,catapult,FF,266,catapult_fpga_area
Throughput,0.482408957369521,catapult,DSP,1,catapult_fpga_area
Throughput,0.482408957369521,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473833043979288,catapult,CLB,394,catapult_fpga_area
Throughput,0.473833043979288,catapult,LUT,1851,catapult_fpga_area
Throughput,0.473833043979288,catapult,FF,278,catapult_fpga_area
Throughput,0.473833043979288,catapult,DSP,1,catapult_fpga_area
Throughput,0.473833043979288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492877914140667,catapult,CLB,253,catapult_fpga_area
Throughput,0.492877914140667,catapult,LUT,1369,catapult_fpga_area
Throughput,0.492877914140667,catapult,FF,265,catapult_fpga_area
Throughput,0.492877914140667,catapult,DSP,1,catapult_fpga_area
Throughput,0.492877914140667,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523435516670113,catapult,CLB,368,catapult_fpga_area
Throughput,0.523435516670113,catapult,LUT,1895,catapult_fpga_area
Throughput,0.523435516670113,catapult,FF,270,catapult_fpga_area
Throughput,0.523435516670113,catapult,DSP,1,catapult_fpga_area
Throughput,0.523435516670113,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473230979782153,catapult,CLB,501,catapult_fpga_area
Throughput,0.473230979782153,catapult,LUT,2545,catapult_fpga_area
Throughput,0.473230979782153,catapult,FF,280,catapult_fpga_area
Throughput,0.473230979782153,catapult,DSP,1,catapult_fpga_area
Throughput,0.473230979782153,catapult,BRAM,0,catapult_fpga_area
Throughput,0.60594933172878,catapult,CLB,88,catapult_fpga_area
Throughput,0.60594933172878,catapult,LUT,418,catapult_fpga_area
Throughput,0.60594933172878,catapult,FF,304,catapult_fpga_area
Throughput,0.60594933172878,catapult,DSP,1,catapult_fpga_area
Throughput,0.60594933172878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.622230684559532,catapult,CLB,115,catapult_fpga_area
Throughput,0.622230684559532,catapult,LUT,486,catapult_fpga_area
Throughput,0.622230684559532,catapult,FF,306,catapult_fpga_area
Throughput,0.622230684559532,catapult,DSP,1,catapult_fpga_area
Throughput,0.622230684559532,catapult,BRAM,0,catapult_fpga_area
Throughput,0.59820812737526,catapult,CLB,192,catapult_fpga_area
Throughput,0.59820812737526,catapult,LUT,726,catapult_fpga_area
Throughput,0.59820812737526,catapult,FF,298,catapult_fpga_area
Throughput,0.59820812737526,catapult,DSP,1,catapult_fpga_area
Throughput,0.59820812737526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.57542961575112,catapult,CLB,104,catapult_fpga_area
Throughput,0.57542961575112,catapult,LUT,490,catapult_fpga_area
Throughput,0.57542961575112,catapult,FF,295,catapult_fpga_area
Throughput,0.57542961575112,catapult,DSP,1,catapult_fpga_area
Throughput,0.57542961575112,catapult,BRAM,0,catapult_fpga_area
Throughput,0.619783360924023,catapult,CLB,162,catapult_fpga_area
Throughput,0.619783360924023,catapult,LUT,615,catapult_fpga_area
Throughput,0.619783360924023,catapult,FF,297,catapult_fpga_area
Throughput,0.619783360924023,catapult,DSP,1,catapult_fpga_area
Throughput,0.619783360924023,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621138459837498,catapult,CLB,189,catapult_fpga_area
Throughput,0.621138459837498,catapult,LUT,864,catapult_fpga_area
Throughput,0.621138459837498,catapult,FF,266,catapult_fpga_area
Throughput,0.621138459837498,catapult,DSP,1,catapult_fpga_area
Throughput,0.621138459837498,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506468104158204,catapult,CLB,136,catapult_fpga_area
Throughput,0.506468104158204,catapult,LUT,697,catapult_fpga_area
Throughput,0.506468104158204,catapult,FF,449,catapult_fpga_area
Throughput,0.506468104158204,catapult,DSP,1,catapult_fpga_area
Throughput,0.506468104158204,catapult,BRAM,0,catapult_fpga_area
Throughput,0.464161401915966,catapult,CLB,232,catapult_fpga_area
Throughput,0.464161401915966,catapult,LUT,1115,catapult_fpga_area
Throughput,0.464161401915966,catapult,FF,451,catapult_fpga_area
Throughput,0.464161401915966,catapult,DSP,1,catapult_fpga_area
Throughput,0.464161401915966,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483705415662575,catapult,CLB,295,catapult_fpga_area
Throughput,0.483705415662575,catapult,LUT,1196,catapult_fpga_area
Throughput,0.483705415662575,catapult,FF,382,catapult_fpga_area
Throughput,0.483705415662575,catapult,DSP,1,catapult_fpga_area
Throughput,0.483705415662575,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492668841306932,catapult,CLB,193,catapult_fpga_area
Throughput,0.492668841306932,catapult,LUT,958,catapult_fpga_area
Throughput,0.492668841306932,catapult,FF,420,catapult_fpga_area
Throughput,0.492668841306932,catapult,DSP,1,catapult_fpga_area
Throughput,0.492668841306932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513379701787999,catapult,CLB,315,catapult_fpga_area
Throughput,0.513379701787999,catapult,LUT,1548,catapult_fpga_area
Throughput,0.513379701787999,catapult,FF,423,catapult_fpga_area
Throughput,0.513379701787999,catapult,DSP,1,catapult_fpga_area
Throughput,0.513379701787999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566853577186184,catapult,CLB,108,catapult_fpga_area
Throughput,0.566853577186184,catapult,LUT,529,catapult_fpga_area
Throughput,0.566853577186184,catapult,FF,296,catapult_fpga_area
Throughput,0.566853577186184,catapult,DSP,1,catapult_fpga_area
Throughput,0.566853577186184,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513687723068894,catapult,CLB,145,catapult_fpga_area
Throughput,0.513687723068894,catapult,LUT,642,catapult_fpga_area
Throughput,0.513687723068894,catapult,FF,298,catapult_fpga_area
Throughput,0.513687723068894,catapult,DSP,1,catapult_fpga_area
Throughput,0.513687723068894,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55151935308986,catapult,CLB,196,catapult_fpga_area
Throughput,0.55151935308986,catapult,LUT,888,catapult_fpga_area
Throughput,0.55151935308986,catapult,FF,267,catapult_fpga_area
Throughput,0.55151935308986,catapult,DSP,1,catapult_fpga_area
Throughput,0.55151935308986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479643682301292,catapult,CLB,135,catapult_fpga_area
Throughput,0.479643682301292,catapult,LUT,726,catapult_fpga_area
Throughput,0.479643682301292,catapult,FF,450,catapult_fpga_area
Throughput,0.479643682301292,catapult,DSP,1,catapult_fpga_area
Throughput,0.479643682301292,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465548914758925,catapult,CLB,193,catapult_fpga_area
Throughput,0.465548914758925,catapult,LUT,912,catapult_fpga_area
Throughput,0.465548914758925,catapult,FF,452,catapult_fpga_area
Throughput,0.465548914758925,catapult,DSP,1,catapult_fpga_area
Throughput,0.465548914758925,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50679433829637,catapult,CLB,210,catapult_fpga_area
Throughput,0.50679433829637,catapult,LUT,1135,catapult_fpga_area
Throughput,0.50679433829637,catapult,FF,387,catapult_fpga_area
Throughput,0.50679433829637,catapult,DSP,1,catapult_fpga_area
Throughput,0.50679433829637,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498821534125628,catapult,CLB,186,catapult_fpga_area
Throughput,0.498821534125628,catapult,LUT,956,catapult_fpga_area
Throughput,0.498821534125628,catapult,FF,421,catapult_fpga_area
Throughput,0.498821534125628,catapult,DSP,1,catapult_fpga_area
Throughput,0.498821534125628,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538462656807056,catapult,CLB,298,catapult_fpga_area
Throughput,0.538462656807056,catapult,LUT,1449,catapult_fpga_area
Throughput,0.538462656807056,catapult,FF,421,catapult_fpga_area
Throughput,0.538462656807056,catapult,DSP,1,catapult_fpga_area
Throughput,0.538462656807056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53921203866366,catapult,CLB,358,catapult_fpga_area
Throughput,0.53921203866366,catapult,LUT,1628,catapult_fpga_area
Throughput,0.53921203866366,catapult,FF,278,catapult_fpga_area
Throughput,0.53921203866366,catapult,DSP,1,catapult_fpga_area
Throughput,0.53921203866366,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499072722880887,catapult,CLB,321,catapult_fpga_area
Throughput,0.499072722880887,catapult,LUT,1585,catapult_fpga_area
Throughput,0.499072722880887,catapult,FF,588,catapult_fpga_area
Throughput,0.499072722880887,catapult,DSP,1,catapult_fpga_area
Throughput,0.499072722880887,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47931630322508,catapult,CLB,651,catapult_fpga_area
Throughput,0.47931630322508,catapult,LUT,3882,catapult_fpga_area
Throughput,0.47931630322508,catapult,FF,658,catapult_fpga_area
Throughput,0.47931630322508,catapult,DSP,1,catapult_fpga_area
Throughput,0.47931630322508,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502841051943481,catapult,CLB,463,catapult_fpga_area
Throughput,0.502841051943481,catapult,LUT,2297,catapult_fpga_area
Throughput,0.502841051943481,catapult,FF,295,catapult_fpga_area
Throughput,0.502841051943481,catapult,DSP,1,catapult_fpga_area
Throughput,0.502841051943481,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501357927947847,catapult,CLB,141,catapult_fpga_area
Throughput,0.501357927947847,catapult,LUT,705,catapult_fpga_area
Throughput,0.501357927947847,catapult,FF,452,catapult_fpga_area
Throughput,0.501357927947847,catapult,DSP,1,catapult_fpga_area
Throughput,0.501357927947847,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501239816686574,catapult,CLB,206,catapult_fpga_area
Throughput,0.501239816686574,catapult,LUT,960,catapult_fpga_area
Throughput,0.501239816686574,catapult,FF,454,catapult_fpga_area
Throughput,0.501239816686574,catapult,DSP,1,catapult_fpga_area
Throughput,0.501239816686574,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524896634730206,catapult,CLB,218,catapult_fpga_area
Throughput,0.524896634730206,catapult,LUT,1071,catapult_fpga_area
Throughput,0.524896634730206,catapult,FF,423,catapult_fpga_area
Throughput,0.524896634730206,catapult,DSP,1,catapult_fpga_area
Throughput,0.524896634730206,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485269404588999,catapult,CLB,304,catapult_fpga_area
Throughput,0.485269404588999,catapult,LUT,1501,catapult_fpga_area
Throughput,0.485269404588999,catapult,FF,424,catapult_fpga_area
Throughput,0.485269404588999,catapult,DSP,1,catapult_fpga_area
Throughput,0.485269404588999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528018231413494,catapult,CLB,384,catapult_fpga_area
Throughput,0.528018231413494,catapult,LUT,1670,catapult_fpga_area
Throughput,0.528018231413494,catapult,FF,284,catapult_fpga_area
Throughput,0.528018231413494,catapult,DSP,1,catapult_fpga_area
Throughput,0.528018231413494,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477206699218526,catapult,CLB,329,catapult_fpga_area
Throughput,0.477206699218526,catapult,LUT,1624,catapult_fpga_area
Throughput,0.477206699218526,catapult,FF,583,catapult_fpga_area
Throughput,0.477206699218526,catapult,DSP,1,catapult_fpga_area
Throughput,0.477206699218526,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486466501916678,catapult,CLB,589,catapult_fpga_area
Throughput,0.486466501916678,catapult,LUT,3267,catapult_fpga_area
Throughput,0.486466501916678,catapult,FF,660,catapult_fpga_area
Throughput,0.486466501916678,catapult,DSP,1,catapult_fpga_area
Throughput,0.486466501916678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471087921023052,catapult,CLB,502,catapult_fpga_area
Throughput,0.471087921023052,catapult,LUT,2366,catapult_fpga_area
Throughput,0.471087921023052,catapult,FF,291,catapult_fpga_area
Throughput,0.471087921023052,catapult,DSP,1,catapult_fpga_area
Throughput,0.471087921023052,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488826883914369,catapult,CLB,549,catapult_fpga_area
Throughput,0.488826883914369,catapult,LUT,2586,catapult_fpga_area
Throughput,0.488826883914369,catapult,FF,895,catapult_fpga_area
Throughput,0.488826883914369,catapult,DSP,1,catapult_fpga_area
Throughput,0.488826883914369,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465954129611665,catapult,CLB,725,catapult_fpga_area
Throughput,0.465954129611665,catapult,LUT,4366,catapult_fpga_area
Throughput,0.465954129611665,catapult,FF,903,catapult_fpga_area
Throughput,0.465954129611665,catapult,DSP,1,catapult_fpga_area
Throughput,0.465954129611665,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459821065230676,catapult,CLB,756,catapult_fpga_area
Throughput,0.459821065230676,catapult,LUT,3846,catapult_fpga_area
Throughput,0.459821065230676,catapult,FF,307,catapult_fpga_area
Throughput,0.459821065230676,catapult,DSP,1,catapult_fpga_area
Throughput,0.459821065230676,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509267393391237,catapult,CLB,192,catapult_fpga_area
Throughput,0.509267393391237,catapult,LUT,957,catapult_fpga_area
Throughput,0.509267393391237,catapult,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,DSP,1,catapult_fpga_area
Throughput,0.509267393391237,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5196392456501,catapult,CLB,245,catapult_fpga_area
Throughput,0.5196392456501,catapult,LUT,1270,catapult_fpga_area
Throughput,0.5196392456501,catapult,FF,421,catapult_fpga_area
Throughput,0.5196392456501,catapult,DSP,1,catapult_fpga_area
Throughput,0.5196392456501,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530244060736276,catapult,CLB,342,catapult_fpga_area
Throughput,0.530244060736276,catapult,LUT,1587,catapult_fpga_area
Throughput,0.530244060736276,catapult,FF,281,catapult_fpga_area
Throughput,0.530244060736276,catapult,DSP,1,catapult_fpga_area
Throughput,0.530244060736276,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514069570063056,catapult,CLB,346,catapult_fpga_area
Throughput,0.514069570063056,catapult,LUT,1730,catapult_fpga_area
Throughput,0.514069570063056,catapult,FF,589,catapult_fpga_area
Throughput,0.514069570063056,catapult,DSP,1,catapult_fpga_area
Throughput,0.514069570063056,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489224583926722,catapult,CLB,526,catapult_fpga_area
Throughput,0.489224583926722,catapult,LUT,2893,catapult_fpga_area
Throughput,0.489224583926722,catapult,FF,603,catapult_fpga_area
Throughput,0.489224583926722,catapult,DSP,1,catapult_fpga_area
Throughput,0.489224583926722,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47220350459997,catapult,CLB,550,catapult_fpga_area
Throughput,0.47220350459997,catapult,LUT,2747,catapult_fpga_area
Throughput,0.47220350459997,catapult,FF,301,catapult_fpga_area
Throughput,0.47220350459997,catapult,DSP,1,catapult_fpga_area
Throughput,0.47220350459997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497250453616726,catapult,CLB,507,catapult_fpga_area
Throughput,0.497250453616726,catapult,LUT,2777,catapult_fpga_area
Throughput,0.497250453616726,catapult,FF,903,catapult_fpga_area
Throughput,0.497250453616726,catapult,DSP,1,catapult_fpga_area
Throughput,0.497250453616726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473916803905075,catapult,CLB,880,catapult_fpga_area
Throughput,0.473916803905075,catapult,LUT,5207,catapult_fpga_area
Throughput,0.473916803905075,catapult,FF,975,catapult_fpga_area
Throughput,0.473916803905075,catapult,DSP,1,catapult_fpga_area
Throughput,0.473916803905075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.463606431519303,catapult,CLB,719,catapult_fpga_area
Throughput,0.463606431519303,catapult,LUT,3896,catapult_fpga_area
Throughput,0.463606431519303,catapult,FF,313,catapult_fpga_area
Throughput,0.463606431519303,catapult,DSP,1,catapult_fpga_area
Throughput,0.463606431519303,catapult,BRAM,0,catapult_fpga_area
Throughput,0.624539792240593,catapult,CLB,87,catapult_fpga_area
Throughput,0.624539792240593,catapult,LUT,476,catapult_fpga_area
Throughput,0.624539792240593,catapult,FF,303,catapult_fpga_area
Throughput,0.624539792240593,catapult,DSP,1,catapult_fpga_area
Throughput,0.624539792240593,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563737580156437,catapult,CLB,145,catapult_fpga_area
Throughput,0.563737580156437,catapult,LUT,620,catapult_fpga_area
Throughput,0.563737580156437,catapult,FF,305,catapult_fpga_area
Throughput,0.563737580156437,catapult,DSP,1,catapult_fpga_area
Throughput,0.563737580156437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.674161090792645,catapult,CLB,218,catapult_fpga_area
Throughput,0.674161090792645,catapult,LUT,871,catapult_fpga_area
Throughput,0.674161090792645,catapult,FF,312,catapult_fpga_area
Throughput,0.674161090792645,catapult,DSP,1,catapult_fpga_area
Throughput,0.674161090792645,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479370299175004,catapult,CLB,147,catapult_fpga_area
Throughput,0.479370299175004,catapult,LUT,747,catapult_fpga_area
Throughput,0.479370299175004,catapult,FF,351,catapult_fpga_area
Throughput,0.479370299175004,catapult,DSP,1,catapult_fpga_area
Throughput,0.479370299175004,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510977586990102,catapult,CLB,192,catapult_fpga_area
Throughput,0.510977586990102,catapult,LUT,945,catapult_fpga_area
Throughput,0.510977586990102,catapult,FF,358,catapult_fpga_area
Throughput,0.510977586990102,catapult,DSP,1,catapult_fpga_area
Throughput,0.510977586990102,catapult,BRAM,0,catapult_fpga_area
Throughput,0.433279693307302,catapult,CLB,297,catapult_fpga_area
Throughput,0.433279693307302,catapult,LUT,1317,catapult_fpga_area
Throughput,0.433279693307302,catapult,FF,366,catapult_fpga_area
Throughput,0.433279693307302,catapult,DSP,1,catapult_fpga_area
Throughput,0.433279693307302,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549188930328245,catapult,CLB,194,catapult_fpga_area
Throughput,0.549188930328245,catapult,LUT,959,catapult_fpga_area
Throughput,0.549188930328245,catapult,FF,265,catapult_fpga_area
Throughput,0.549188930328245,catapult,DSP,1,catapult_fpga_area
Throughput,0.549188930328245,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51192923090312,catapult,CLB,349,catapult_fpga_area
Throughput,0.51192923090312,catapult,LUT,1608,catapult_fpga_area
Throughput,0.51192923090312,catapult,FF,274,catapult_fpga_area
Throughput,0.51192923090312,catapult,DSP,1,catapult_fpga_area
Throughput,0.51192923090312,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491911015264983,catapult,CLB,260,catapult_fpga_area
Throughput,0.491911015264983,catapult,LUT,1310,catapult_fpga_area
Throughput,0.491911015264983,catapult,FF,266,catapult_fpga_area
Throughput,0.491911015264983,catapult,DSP,1,catapult_fpga_area
Throughput,0.491911015264983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,324,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1645,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,268,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528942685886328,catapult,CLB,469,catapult_fpga_area
Throughput,0.528942685886328,catapult,LUT,2392,catapult_fpga_area
Throughput,0.528942685886328,catapult,FF,279,catapult_fpga_area
Throughput,0.528942685886328,catapult,DSP,1,catapult_fpga_area
Throughput,0.528942685886328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.437152736794709,catapult,CLB,144,catapult_fpga_area
Throughput,0.437152736794709,catapult,LUT,758,catapult_fpga_area
Throughput,0.437152736794709,catapult,FF,352,catapult_fpga_area
Throughput,0.437152736794709,catapult,DSP,1,catapult_fpga_area
Throughput,0.437152736794709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491339405960831,catapult,CLB,230,catapult_fpga_area
Throughput,0.491339405960831,catapult,LUT,984,catapult_fpga_area
Throughput,0.491339405960831,catapult,FF,360,catapult_fpga_area
Throughput,0.491339405960831,catapult,DSP,1,catapult_fpga_area
Throughput,0.491339405960831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.461493874130315,catapult,CLB,274,catapult_fpga_area
Throughput,0.461493874130315,catapult,LUT,1229,catapult_fpga_area
Throughput,0.461493874130315,catapult,FF,361,catapult_fpga_area
Throughput,0.461493874130315,catapult,DSP,1,catapult_fpga_area
Throughput,0.461493874130315,catapult,BRAM,0,catapult_fpga_area
Throughput,0.56152676882336,catapult,CLB,192,catapult_fpga_area
Throughput,0.56152676882336,catapult,LUT,1009,catapult_fpga_area
Throughput,0.56152676882336,catapult,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,DSP,1,catapult_fpga_area
Throughput,0.56152676882336,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534427270327208,catapult,CLB,407,catapult_fpga_area
Throughput,0.534427270327208,catapult,LUT,1695,catapult_fpga_area
Throughput,0.534427270327208,catapult,FF,274,catapult_fpga_area
Throughput,0.534427270327208,catapult,DSP,1,catapult_fpga_area
Throughput,0.534427270327208,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51131880881125,catapult,CLB,293,catapult_fpga_area
Throughput,0.51131880881125,catapult,LUT,1510,catapult_fpga_area
Throughput,0.51131880881125,catapult,FF,271,catapult_fpga_area
Throughput,0.51131880881125,catapult,DSP,1,catapult_fpga_area
Throughput,0.51131880881125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534398139439438,catapult,CLB,353,catapult_fpga_area
Throughput,0.534398139439438,catapult,LUT,1775,catapult_fpga_area
Throughput,0.534398139439438,catapult,FF,276,catapult_fpga_area
Throughput,0.534398139439438,catapult,DSP,1,catapult_fpga_area
Throughput,0.534398139439438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505469176489618,catapult,CLB,495,catapult_fpga_area
Throughput,0.505469176489618,catapult,LUT,2458,catapult_fpga_area
Throughput,0.505469176489618,catapult,FF,282,catapult_fpga_area
Throughput,0.505469176489618,catapult,DSP,1,catapult_fpga_area
Throughput,0.505469176489618,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481197218680076,catapult,CLB,375,catapult_fpga_area
Throughput,0.481197218680076,catapult,LUT,2103,catapult_fpga_area
Throughput,0.481197218680076,catapult,FF,280,catapult_fpga_area
Throughput,0.481197218680076,catapult,DSP,1,catapult_fpga_area
Throughput,0.481197218680076,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468622666434855,catapult,CLB,595,catapult_fpga_area
Throughput,0.468622666434855,catapult,LUT,3117,catapult_fpga_area
Throughput,0.468622666434855,catapult,FF,285,catapult_fpga_area
Throughput,0.468622666434855,catapult,DSP,1,catapult_fpga_area
Throughput,0.468622666434855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494009151025514,catapult,CLB,684,catapult_fpga_area
Throughput,0.494009151025514,catapult,LUT,3545,catapult_fpga_area
Throughput,0.494009151025514,catapult,FF,292,catapult_fpga_area
Throughput,0.494009151025514,catapult,DSP,1,catapult_fpga_area
Throughput,0.494009151025514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526086249736299,catapult,CLB,204,catapult_fpga_area
Throughput,0.526086249736299,catapult,LUT,986,catapult_fpga_area
Throughput,0.526086249736299,catapult,FF,265,catapult_fpga_area
Throughput,0.526086249736299,catapult,DSP,1,catapult_fpga_area
Throughput,0.526086249736299,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496981088378644,catapult,CLB,254,catapult_fpga_area
Throughput,0.496981088378644,catapult,LUT,1276,catapult_fpga_area
Throughput,0.496981088378644,catapult,FF,272,catapult_fpga_area
Throughput,0.496981088378644,catapult,DSP,1,catapult_fpga_area
Throughput,0.496981088378644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538042568851962,catapult,CLB,364,catapult_fpga_area
Throughput,0.538042568851962,catapult,LUT,1625,catapult_fpga_area
Throughput,0.538042568851962,catapult,FF,274,catapult_fpga_area
Throughput,0.538042568851962,catapult,DSP,1,catapult_fpga_area
Throughput,0.538042568851962,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527390277771185,catapult,CLB,296,catapult_fpga_area
Throughput,0.527390277771185,catapult,LUT,1597,catapult_fpga_area
Throughput,0.527390277771185,catapult,FF,271,catapult_fpga_area
Throughput,0.527390277771185,catapult,DSP,1,catapult_fpga_area
Throughput,0.527390277771185,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503651726845493,catapult,CLB,406,catapult_fpga_area
Throughput,0.503651726845493,catapult,LUT,2114,catapult_fpga_area
Throughput,0.503651726845493,catapult,FF,281,catapult_fpga_area
Throughput,0.503651726845493,catapult,DSP,1,catapult_fpga_area
Throughput,0.503651726845493,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493048022877428,catapult,CLB,501,catapult_fpga_area
Throughput,0.493048022877428,catapult,LUT,2507,catapult_fpga_area
Throughput,0.493048022877428,catapult,FF,282,catapult_fpga_area
Throughput,0.493048022877428,catapult,DSP,1,catapult_fpga_area
Throughput,0.493048022877428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47066487060952,catapult,CLB,460,catapult_fpga_area
Throughput,0.47066487060952,catapult,LUT,2366,catapult_fpga_area
Throughput,0.47066487060952,catapult,FF,288,catapult_fpga_area
Throughput,0.47066487060952,catapult,DSP,1,catapult_fpga_area
Throughput,0.47066487060952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474048679110761,catapult,CLB,571,catapult_fpga_area
Throughput,0.474048679110761,catapult,LUT,2998,catapult_fpga_area
Throughput,0.474048679110761,catapult,FF,290,catapult_fpga_area
Throughput,0.474048679110761,catapult,DSP,1,catapult_fpga_area
Throughput,0.474048679110761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488976035284511,catapult,CLB,724,catapult_fpga_area
Throughput,0.488976035284511,catapult,LUT,3737,catapult_fpga_area
Throughput,0.488976035284511,catapult,FF,298,catapult_fpga_area
Throughput,0.488976035284511,catapult,DSP,1,catapult_fpga_area
Throughput,0.488976035284511,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524476533084242,catapult,CLB,310,catapult_fpga_area
Throughput,0.524476533084242,catapult,LUT,1588,catapult_fpga_area
Throughput,0.524476533084242,catapult,FF,275,catapult_fpga_area
Throughput,0.524476533084242,catapult,DSP,1,catapult_fpga_area
Throughput,0.524476533084242,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473164028934927,catapult,CLB,362,catapult_fpga_area
Throughput,0.473164028934927,catapult,LUT,1758,catapult_fpga_area
Throughput,0.473164028934927,catapult,FF,275,catapult_fpga_area
Throughput,0.473164028934927,catapult,DSP,1,catapult_fpga_area
Throughput,0.473164028934927,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503226436296314,catapult,CLB,520,catapult_fpga_area
Throughput,0.503226436296314,catapult,LUT,2371,catapult_fpga_area
Throughput,0.503226436296314,catapult,FF,284,catapult_fpga_area
Throughput,0.503226436296314,catapult,DSP,1,catapult_fpga_area
Throughput,0.503226436296314,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516707744932389,catapult,CLB,469,catapult_fpga_area
Throughput,0.516707744932389,catapult,LUT,2625,catapult_fpga_area
Throughput,0.516707744932389,catapult,FF,279,catapult_fpga_area
Throughput,0.516707744932389,catapult,DSP,1,catapult_fpga_area
Throughput,0.516707744932389,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485892830505518,catapult,CLB,724,catapult_fpga_area
Throughput,0.485892830505518,catapult,LUT,4244,catapult_fpga_area
Throughput,0.485892830505518,catapult,FF,310,catapult_fpga_area
Throughput,0.485892830505518,catapult,DSP,1,catapult_fpga_area
Throughput,0.485892830505518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474908449523643,catapult,CLB,808,catapult_fpga_area
Throughput,0.474908449523643,catapult,LUT,4178,catapult_fpga_area
Throughput,0.474908449523643,catapult,FF,307,catapult_fpga_area
Throughput,0.474908449523643,catapult,DSP,1,catapult_fpga_area
Throughput,0.474908449523643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52201166591671,catapult,CLB,133,catapult_fpga_area
Throughput,0.52201166591671,catapult,LUT,643,catapult_fpga_area
Throughput,0.52201166591671,catapult,FF,339,catapult_fpga_area
Throughput,0.52201166591671,catapult,DSP,1,catapult_fpga_area
Throughput,0.52201166591671,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486533482991033,catapult,CLB,194,catapult_fpga_area
Throughput,0.486533482991033,catapult,LUT,940,catapult_fpga_area
Throughput,0.486533482991033,catapult,FF,341,catapult_fpga_area
Throughput,0.486533482991033,catapult,DSP,1,catapult_fpga_area
Throughput,0.486533482991033,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527167025491689,catapult,CLB,292,catapult_fpga_area
Throughput,0.527167025491689,catapult,LUT,1315,catapult_fpga_area
Throughput,0.527167025491689,catapult,FF,349,catapult_fpga_area
Throughput,0.527167025491689,catapult,DSP,1,catapult_fpga_area
Throughput,0.527167025491689,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554912781583555,catapult,CLB,137,catapult_fpga_area
Throughput,0.554912781583555,catapult,LUT,709,catapult_fpga_area
Throughput,0.554912781583555,catapult,FF,265,catapult_fpga_area
Throughput,0.554912781583555,catapult,DSP,1,catapult_fpga_area
Throughput,0.554912781583555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.568257047665969,catapult,CLB,200,catapult_fpga_area
Throughput,0.568257047665969,catapult,LUT,944,catapult_fpga_area
Throughput,0.568257047665969,catapult,FF,267,catapult_fpga_area
Throughput,0.568257047665969,catapult,DSP,1,catapult_fpga_area
Throughput,0.568257047665969,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525192706333771,catapult,CLB,285,catapult_fpga_area
Throughput,0.525192706333771,catapult,LUT,1428,catapult_fpga_area
Throughput,0.525192706333771,catapult,FF,276,catapult_fpga_area
Throughput,0.525192706333771,catapult,DSP,1,catapult_fpga_area
Throughput,0.525192706333771,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541811894829977,catapult,CLB,224,catapult_fpga_area
Throughput,0.541811894829977,catapult,LUT,1123,catapult_fpga_area
Throughput,0.541811894829977,catapult,FF,266,catapult_fpga_area
Throughput,0.541811894829977,catapult,DSP,1,catapult_fpga_area
Throughput,0.541811894829977,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505226824108818,catapult,CLB,288,catapult_fpga_area
Throughput,0.505226824108818,catapult,LUT,1348,catapult_fpga_area
Throughput,0.505226824108818,catapult,FF,268,catapult_fpga_area
Throughput,0.505226824108818,catapult,DSP,1,catapult_fpga_area
Throughput,0.505226824108818,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514972835182944,catapult,CLB,451,catapult_fpga_area
Throughput,0.514972835182944,catapult,LUT,2317,catapult_fpga_area
Throughput,0.514972835182944,catapult,FF,280,catapult_fpga_area
Throughput,0.514972835182944,catapult,DSP,1,catapult_fpga_area
Throughput,0.514972835182944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500103521428936,catapult,CLB,262,catapult_fpga_area
Throughput,0.500103521428936,catapult,LUT,1337,catapult_fpga_area
Throughput,0.500103521428936,catapult,FF,267,catapult_fpga_area
Throughput,0.500103521428936,catapult,DSP,1,catapult_fpga_area
Throughput,0.500103521428936,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494839320724168,catapult,CLB,405,catapult_fpga_area
Throughput,0.494839320724168,catapult,LUT,2176,catapult_fpga_area
Throughput,0.494839320724168,catapult,FF,271,catapult_fpga_area
Throughput,0.494839320724168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494839320724168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526912309672687,catapult,CLB,618,catapult_fpga_area
Throughput,0.526912309672687,catapult,LUT,3181,catapult_fpga_area
Throughput,0.526912309672687,catapult,FF,278,catapult_fpga_area
Throughput,0.526912309672687,catapult,DSP,1,catapult_fpga_area
Throughput,0.526912309672687,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543262432153313,catapult,CLB,157,catapult_fpga_area
Throughput,0.543262432153313,catapult,LUT,777,catapult_fpga_area
Throughput,0.543262432153313,catapult,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,DSP,1,catapult_fpga_area
Throughput,0.543262432153313,catapult,BRAM,0,catapult_fpga_area
Throughput,0.559645945588983,catapult,CLB,198,catapult_fpga_area
Throughput,0.559645945588983,catapult,LUT,995,catapult_fpga_area
Throughput,0.559645945588983,catapult,FF,267,catapult_fpga_area
Throughput,0.559645945588983,catapult,DSP,1,catapult_fpga_area
Throughput,0.559645945588983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530010520708836,catapult,CLB,290,catapult_fpga_area
Throughput,0.530010520708836,catapult,LUT,1483,catapult_fpga_area
Throughput,0.530010520708836,catapult,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,DSP,1,catapult_fpga_area
Throughput,0.530010520708836,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52284355788767,catapult,CLB,217,catapult_fpga_area
Throughput,0.52284355788767,catapult,LUT,1172,catapult_fpga_area
Throughput,0.52284355788767,catapult,FF,266,catapult_fpga_area
Throughput,0.52284355788767,catapult,DSP,1,catapult_fpga_area
Throughput,0.52284355788767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515919735271265,catapult,CLB,294,catapult_fpga_area
Throughput,0.515919735271265,catapult,LUT,1596,catapult_fpga_area
Throughput,0.515919735271265,catapult,FF,269,catapult_fpga_area
Throughput,0.515919735271265,catapult,DSP,1,catapult_fpga_area
Throughput,0.515919735271265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503017096545077,catapult,CLB,461,catapult_fpga_area
Throughput,0.503017096545077,catapult,LUT,2213,catapult_fpga_area
Throughput,0.503017096545077,catapult,FF,281,catapult_fpga_area
Throughput,0.503017096545077,catapult,DSP,1,catapult_fpga_area
Throughput,0.503017096545077,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525996592594073,catapult,CLB,296,catapult_fpga_area
Throughput,0.525996592594073,catapult,LUT,1584,catapult_fpga_area
Throughput,0.525996592594073,catapult,FF,267,catapult_fpga_area
Throughput,0.525996592594073,catapult,DSP,1,catapult_fpga_area
Throughput,0.525996592594073,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488395717746347,catapult,CLB,418,catapult_fpga_area
Throughput,0.488395717746347,catapult,LUT,2186,catapult_fpga_area
Throughput,0.488395717746347,catapult,FF,271,catapult_fpga_area
Throughput,0.488395717746347,catapult,DSP,1,catapult_fpga_area
Throughput,0.488395717746347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51546418322896,catapult,CLB,654,catapult_fpga_area
Throughput,0.51546418322896,catapult,LUT,3153,catapult_fpga_area
Throughput,0.51546418322896,catapult,FF,283,catapult_fpga_area
Throughput,0.51546418322896,catapult,DSP,1,catapult_fpga_area
Throughput,0.51546418322896,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532359753815555,catapult,CLB,210,catapult_fpga_area
Throughput,0.532359753815555,catapult,LUT,1044,catapult_fpga_area
Throughput,0.532359753815555,catapult,FF,266,catapult_fpga_area
Throughput,0.532359753815555,catapult,DSP,1,catapult_fpga_area
Throughput,0.532359753815555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.53170532252979,catapult,CLB,289,catapult_fpga_area
Throughput,0.53170532252979,catapult,LUT,1510,catapult_fpga_area
Throughput,0.53170532252979,catapult,FF,270,catapult_fpga_area
Throughput,0.53170532252979,catapult,DSP,1,catapult_fpga_area
Throughput,0.53170532252979,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525949009243554,catapult,CLB,451,catapult_fpga_area
Throughput,0.525949009243554,catapult,LUT,2209,catapult_fpga_area
Throughput,0.525949009243554,catapult,FF,283,catapult_fpga_area
Throughput,0.525949009243554,catapult,DSP,1,catapult_fpga_area
Throughput,0.525949009243554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508159775596643,catapult,CLB,316,catapult_fpga_area
Throughput,0.508159775596643,catapult,LUT,1799,catapult_fpga_area
Throughput,0.508159775596643,catapult,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,DSP,1,catapult_fpga_area
Throughput,0.508159775596643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499415683650129,catapult,CLB,434,catapult_fpga_area
Throughput,0.499415683650129,catapult,LUT,2363,catapult_fpga_area
Throughput,0.499415683650129,catapult,FF,271,catapult_fpga_area
Throughput,0.499415683650129,catapult,DSP,1,catapult_fpga_area
Throughput,0.499415683650129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487150907659571,catapult,CLB,627,catapult_fpga_area
Throughput,0.487150907659571,catapult,LUT,3234,catapult_fpga_area
Throughput,0.487150907659571,catapult,FF,282,catapult_fpga_area
Throughput,0.487150907659571,catapult,DSP,1,catapult_fpga_area
Throughput,0.487150907659571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,300,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1606,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,267,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,1,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500153547138972,catapult,CLB,462,catapult_fpga_area
Throughput,0.500153547138972,catapult,LUT,2319,catapult_fpga_area
Throughput,0.500153547138972,catapult,FF,271,catapult_fpga_area
Throughput,0.500153547138972,catapult,DSP,1,catapult_fpga_area
Throughput,0.500153547138972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497506249922265,catapult,CLB,655,catapult_fpga_area
Throughput,0.497506249922265,catapult,LUT,3276,catapult_fpga_area
Throughput,0.497506249922265,catapult,FF,281,catapult_fpga_area
Throughput,0.497506249922265,catapult,DSP,1,catapult_fpga_area
Throughput,0.497506249922265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.631732292070054,catapult,CLB,81,catapult_fpga_area
Throughput,0.631732292070054,catapult,LUT,352,catapult_fpga_area
Throughput,0.631732292070054,catapult,FF,282,catapult_fpga_area
Throughput,0.631732292070054,catapult,DSP,1,catapult_fpga_area
Throughput,0.631732292070054,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615686965044988,catapult,CLB,128,catapult_fpga_area
Throughput,0.615686965044988,catapult,LUT,447,catapult_fpga_area
Throughput,0.615686965044988,catapult,FF,284,catapult_fpga_area
Throughput,0.615686965044988,catapult,DSP,1,catapult_fpga_area
Throughput,0.615686965044988,catapult,BRAM,0,catapult_fpga_area
Throughput,0.605233819981674,catapult,CLB,147,catapult_fpga_area
Throughput,0.605233819981674,catapult,LUT,575,catapult_fpga_area
Throughput,0.605233819981674,catapult,FF,294,catapult_fpga_area
Throughput,0.605233819981674,catapult,DSP,1,catapult_fpga_area
Throughput,0.605233819981674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.615951290571942,catapult,CLB,85,catapult_fpga_area
Throughput,0.615951290571942,catapult,LUT,378,catapult_fpga_area
Throughput,0.615951290571942,catapult,FF,310,catapult_fpga_area
Throughput,0.615951290571942,catapult,DSP,1,catapult_fpga_area
Throughput,0.615951290571942,catapult,BRAM,0,catapult_fpga_area
Throughput,0.603509771426709,catapult,CLB,105,catapult_fpga_area
Throughput,0.603509771426709,catapult,LUT,479,catapult_fpga_area
Throughput,0.603509771426709,catapult,FF,312,catapult_fpga_area
Throughput,0.603509771426709,catapult,DSP,1,catapult_fpga_area
Throughput,0.603509771426709,catapult,BRAM,0,catapult_fpga_area
Throughput,0.595881150312808,catapult,CLB,153,catapult_fpga_area
Throughput,0.595881150312808,catapult,LUT,624,catapult_fpga_area
Throughput,0.595881150312808,catapult,FF,321,catapult_fpga_area
Throughput,0.595881150312808,catapult,DSP,1,catapult_fpga_area
Throughput,0.595881150312808,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507349979147916,catapult,CLB,135,catapult_fpga_area
Throughput,0.507349979147916,catapult,LUT,596,catapult_fpga_area
Throughput,0.507349979147916,catapult,FF,367,catapult_fpga_area
Throughput,0.507349979147916,catapult,DSP,1,catapult_fpga_area
Throughput,0.507349979147916,catapult,BRAM,0,catapult_fpga_area
Throughput,0.460641415532644,catapult,CLB,163,catapult_fpga_area
Throughput,0.460641415532644,catapult,LUT,726,catapult_fpga_area
Throughput,0.460641415532644,catapult,FF,369,catapult_fpga_area
Throughput,0.460641415532644,catapult,DSP,1,catapult_fpga_area
Throughput,0.460641415532644,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511570706233591,catapult,CLB,207,catapult_fpga_area
Throughput,0.511570706233591,catapult,LUT,1010,catapult_fpga_area
Throughput,0.511570706233591,catapult,FF,376,catapult_fpga_area
Throughput,0.511570706233591,catapult,DSP,1,catapult_fpga_area
Throughput,0.511570706233591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526898705831399,catapult,CLB,157,catapult_fpga_area
Throughput,0.526898705831399,catapult,LUT,815,catapult_fpga_area
Throughput,0.526898705831399,catapult,FF,263,catapult_fpga_area
Throughput,0.526898705831399,catapult,DSP,1,catapult_fpga_area
Throughput,0.526898705831399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556912255689555,catapult,CLB,208,catapult_fpga_area
Throughput,0.556912255689555,catapult,LUT,1093,catapult_fpga_area
Throughput,0.556912255689555,catapult,FF,265,catapult_fpga_area
Throughput,0.556912255689555,catapult,DSP,1,catapult_fpga_area
Throughput,0.556912255689555,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532185515613259,catapult,CLB,292,catapult_fpga_area
Throughput,0.532185515613259,catapult,LUT,1337,catapult_fpga_area
Throughput,0.532185515613259,catapult,FF,272,catapult_fpga_area
Throughput,0.532185515613259,catapult,DSP,1,catapult_fpga_area
Throughput,0.532185515613259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.600776684097201,catapult,CLB,93,catapult_fpga_area
Throughput,0.600776684097201,catapult,LUT,375,catapult_fpga_area
Throughput,0.600776684097201,catapult,FF,255,catapult_fpga_area
Throughput,0.600776684097201,catapult,DSP,1,catapult_fpga_area
Throughput,0.600776684097201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582464102737348,catapult,CLB,125,catapult_fpga_area
Throughput,0.582464102737348,catapult,LUT,471,catapult_fpga_area
Throughput,0.582464102737348,catapult,FF,257,catapult_fpga_area
Throughput,0.582464102737348,catapult,DSP,1,catapult_fpga_area
Throughput,0.582464102737348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.607139843127207,catapult,CLB,148,catapult_fpga_area
Throughput,0.607139843127207,catapult,LUT,633,catapult_fpga_area
Throughput,0.607139843127207,catapult,FF,266,catapult_fpga_area
Throughput,0.607139843127207,catapult,DSP,1,catapult_fpga_area
Throughput,0.607139843127207,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529606036661448,catapult,CLB,132,catapult_fpga_area
Throughput,0.529606036661448,catapult,LUT,627,catapult_fpga_area
Throughput,0.529606036661448,catapult,FF,368,catapult_fpga_area
Throughput,0.529606036661448,catapult,DSP,1,catapult_fpga_area
Throughput,0.529606036661448,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52256132387776,catapult,CLB,182,catapult_fpga_area
Throughput,0.52256132387776,catapult,LUT,791,catapult_fpga_area
Throughput,0.52256132387776,catapult,FF,370,catapult_fpga_area
Throughput,0.52256132387776,catapult,DSP,1,catapult_fpga_area
Throughput,0.52256132387776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507861441178726,catapult,CLB,237,catapult_fpga_area
Throughput,0.507861441178726,catapult,LUT,978,catapult_fpga_area
Throughput,0.507861441178726,catapult,FF,377,catapult_fpga_area
Throughput,0.507861441178726,catapult,DSP,1,catapult_fpga_area
Throughput,0.507861441178726,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528587323947384,catapult,CLB,181,catapult_fpga_area
Throughput,0.528587323947384,catapult,LUT,802,catapult_fpga_area
Throughput,0.528587323947384,catapult,FF,263,catapult_fpga_area
Throughput,0.528587323947384,catapult,DSP,1,catapult_fpga_area
Throughput,0.528587323947384,catapult,BRAM,0,catapult_fpga_area
Throughput,0.526684468601705,catapult,CLB,225,catapult_fpga_area
Throughput,0.526684468601705,catapult,LUT,1027,catapult_fpga_area
Throughput,0.526684468601705,catapult,FF,265,catapult_fpga_area
Throughput,0.526684468601705,catapult,DSP,1,catapult_fpga_area
Throughput,0.526684468601705,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512126646871265,catapult,CLB,319,catapult_fpga_area
Throughput,0.512126646871265,catapult,LUT,1347,catapult_fpga_area
Throughput,0.512126646871265,catapult,FF,274,catapult_fpga_area
Throughput,0.512126646871265,catapult,DSP,1,catapult_fpga_area
Throughput,0.512126646871265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508828168727421,catapult,CLB,234,catapult_fpga_area
Throughput,0.508828168727421,catapult,LUT,1211,catapult_fpga_area
Throughput,0.508828168727421,catapult,FF,264,catapult_fpga_area
Throughput,0.508828168727421,catapult,DSP,1,catapult_fpga_area
Throughput,0.508828168727421,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525138373961539,catapult,CLB,454,catapult_fpga_area
Throughput,0.525138373961539,catapult,LUT,2022,catapult_fpga_area
Throughput,0.525138373961539,catapult,FF,279,catapult_fpga_area
Throughput,0.525138373961539,catapult,DSP,1,catapult_fpga_area
Throughput,0.525138373961539,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475516827351728,catapult,CLB,119,catapult_fpga_area
Throughput,0.475516827351728,catapult,LUT,602,catapult_fpga_area
Throughput,0.475516827351728,catapult,FF,370,catapult_fpga_area
Throughput,0.475516827351728,catapult,DSP,1,catapult_fpga_area
Throughput,0.475516827351728,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5055519717538,catapult,CLB,176,catapult_fpga_area
Throughput,0.5055519717538,catapult,LUT,747,catapult_fpga_area
Throughput,0.5055519717538,catapult,FF,372,catapult_fpga_area
Throughput,0.5055519717538,catapult,DSP,1,catapult_fpga_area
Throughput,0.5055519717538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.558908697234129,catapult,CLB,163,catapult_fpga_area
Throughput,0.558908697234129,catapult,LUT,795,catapult_fpga_area
Throughput,0.558908697234129,catapult,FF,263,catapult_fpga_area
Throughput,0.558908697234129,catapult,DSP,1,catapult_fpga_area
Throughput,0.558908697234129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492475467334595,catapult,CLB,188,catapult_fpga_area
Throughput,0.492475467334595,catapult,LUT,961,catapult_fpga_area
Throughput,0.492475467334595,catapult,FF,265,catapult_fpga_area
Throughput,0.492475467334595,catapult,DSP,1,catapult_fpga_area
Throughput,0.492475467334595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534140383843963,catapult,CLB,276,catapult_fpga_area
Throughput,0.534140383843963,catapult,LUT,1386,catapult_fpga_area
Throughput,0.534140383843963,catapult,FF,272,catapult_fpga_area
Throughput,0.534140383843963,catapult,DSP,1,catapult_fpga_area
Throughput,0.534140383843963,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509238088157261,catapult,CLB,261,catapult_fpga_area
Throughput,0.509238088157261,catapult,LUT,1279,catapult_fpga_area
Throughput,0.509238088157261,catapult,FF,264,catapult_fpga_area
Throughput,0.509238088157261,catapult,DSP,1,catapult_fpga_area
Throughput,0.509238088157261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507836165958828,catapult,CLB,310,catapult_fpga_area
Throughput,0.507836165958828,catapult,LUT,1584,catapult_fpga_area
Throughput,0.507836165958828,catapult,FF,267,catapult_fpga_area
Throughput,0.507836165958828,catapult,DSP,1,catapult_fpga_area
Throughput,0.507836165958828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485132860910953,catapult,CLB,469,catapult_fpga_area
Throughput,0.485132860910953,catapult,LUT,2191,catapult_fpga_area
Throughput,0.485132860910953,catapult,FF,280,catapult_fpga_area
Throughput,0.485132860910953,catapult,DSP,1,catapult_fpga_area
Throughput,0.485132860910953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459560090698779,catapult,CLB,358,catapult_fpga_area
Throughput,0.459560090698779,catapult,LUT,1816,catapult_fpga_area
Throughput,0.459560090698779,catapult,FF,269,catapult_fpga_area
Throughput,0.459560090698779,catapult,DSP,1,catapult_fpga_area
Throughput,0.459560090698779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.468645726325893,catapult,CLB,465,catapult_fpga_area
Throughput,0.468645726325893,catapult,LUT,2527,catapult_fpga_area
Throughput,0.468645726325893,catapult,FF,272,catapult_fpga_area
Throughput,0.468645726325893,catapult,DSP,1,catapult_fpga_area
Throughput,0.468645726325893,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488557017535288,catapult,CLB,688,catapult_fpga_area
Throughput,0.488557017535288,catapult,LUT,3465,catapult_fpga_area
Throughput,0.488557017535288,catapult,FF,283,catapult_fpga_area
Throughput,0.488557017535288,catapult,DSP,1,catapult_fpga_area
Throughput,0.488557017535288,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530725278551163,catapult,CLB,154,catapult_fpga_area
Throughput,0.530725278551163,catapult,LUT,782,catapult_fpga_area
Throughput,0.530725278551163,catapult,FF,263,catapult_fpga_area
Throughput,0.530725278551163,catapult,DSP,1,catapult_fpga_area
Throughput,0.530725278551163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.550848858090317,catapult,CLB,199,catapult_fpga_area
Throughput,0.550848858090317,catapult,LUT,916,catapult_fpga_area
Throughput,0.550848858090317,catapult,FF,265,catapult_fpga_area
Throughput,0.550848858090317,catapult,DSP,1,catapult_fpga_area
Throughput,0.550848858090317,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522939800216079,catapult,CLB,330,catapult_fpga_area
Throughput,0.522939800216079,catapult,LUT,1334,catapult_fpga_area
Throughput,0.522939800216079,catapult,FF,274,catapult_fpga_area
Throughput,0.522939800216079,catapult,DSP,1,catapult_fpga_area
Throughput,0.522939800216079,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485265636835932,catapult,CLB,226,catapult_fpga_area
Throughput,0.485265636835932,catapult,LUT,1159,catapult_fpga_area
Throughput,0.485265636835932,catapult,FF,264,catapult_fpga_area
Throughput,0.485265636835932,catapult,DSP,1,catapult_fpga_area
Throughput,0.485265636835932,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474837866610446,catapult,CLB,289,catapult_fpga_area
Throughput,0.474837866610446,catapult,LUT,1491,catapult_fpga_area
Throughput,0.474837866610446,catapult,FF,266,catapult_fpga_area
Throughput,0.474837866610446,catapult,DSP,1,catapult_fpga_area
Throughput,0.474837866610446,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528221836268134,catapult,CLB,507,catapult_fpga_area
Throughput,0.528221836268134,catapult,LUT,2194,catapult_fpga_area
Throughput,0.528221836268134,catapult,FF,285,catapult_fpga_area
Throughput,0.528221836268134,catapult,DSP,1,catapult_fpga_area
Throughput,0.528221836268134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481171749444247,catapult,CLB,401,catapult_fpga_area
Throughput,0.481171749444247,catapult,LUT,2045,catapult_fpga_area
Throughput,0.481171749444247,catapult,FF,268,catapult_fpga_area
Throughput,0.481171749444247,catapult,DSP,1,catapult_fpga_area
Throughput,0.481171749444247,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51819378374737,catapult,CLB,508,catapult_fpga_area
Throughput,0.51819378374737,catapult,LUT,2721,catapult_fpga_area
Throughput,0.51819378374737,catapult,FF,274,catapult_fpga_area
Throughput,0.51819378374737,catapult,DSP,1,catapult_fpga_area
Throughput,0.51819378374737,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488540309949514,catapult,CLB,695,catapult_fpga_area
Throughput,0.488540309949514,catapult,LUT,3443,catapult_fpga_area
Throughput,0.488540309949514,catapult,FF,284,catapult_fpga_area
Throughput,0.488540309949514,catapult,DSP,1,catapult_fpga_area
Throughput,0.488540309949514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585881429316335,catapult,CLB,103,catapult_fpga_area
Throughput,0.585881429316335,catapult,LUT,429,catapult_fpga_area
Throughput,0.585881429316335,catapult,FF,330,catapult_fpga_area
Throughput,0.585881429316335,catapult,DSP,1,catapult_fpga_area
Throughput,0.585881429316335,catapult,BRAM,0,catapult_fpga_area
Throughput,0.582600518980542,catapult,CLB,134,catapult_fpga_area
Throughput,0.582600518980542,catapult,LUT,548,catapult_fpga_area
Throughput,0.582600518980542,catapult,FF,332,catapult_fpga_area
Throughput,0.582600518980542,catapult,DSP,1,catapult_fpga_area
Throughput,0.582600518980542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.566432314736983,catapult,CLB,240,catapult_fpga_area
Throughput,0.566432314736983,catapult,LUT,753,catapult_fpga_area
Throughput,0.566432314736983,catapult,FF,305,catapult_fpga_area
Throughput,0.566432314736983,catapult,DSP,1,catapult_fpga_area
Throughput,0.566432314736983,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509116753708661,catapult,CLB,120,catapult_fpga_area
Throughput,0.509116753708661,catapult,LUT,638,catapult_fpga_area
Throughput,0.509116753708661,catapult,FF,407,catapult_fpga_area
Throughput,0.509116753708661,catapult,DSP,1,catapult_fpga_area
Throughput,0.509116753708661,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446369387630301,catapult,CLB,202,catapult_fpga_area
Throughput,0.446369387630301,catapult,LUT,856,catapult_fpga_area
Throughput,0.446369387630301,catapult,FF,409,catapult_fpga_area
Throughput,0.446369387630301,catapult,DSP,1,catapult_fpga_area
Throughput,0.446369387630301,catapult,BRAM,0,catapult_fpga_area
Throughput,0.462732881891134,catapult,CLB,280,catapult_fpga_area
Throughput,0.462732881891134,catapult,LUT,1073,catapult_fpga_area
Throughput,0.462732881891134,catapult,FF,340,catapult_fpga_area
Throughput,0.462732881891134,catapult,DSP,1,catapult_fpga_area
Throughput,0.462732881891134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.543389664728577,catapult,CLB,235,catapult_fpga_area
Throughput,0.543389664728577,catapult,LUT,1045,catapult_fpga_area
Throughput,0.543389664728577,catapult,FF,415,catapult_fpga_area
Throughput,0.543389664728577,catapult,DSP,1,catapult_fpga_area
Throughput,0.543389664728577,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502200643218584,catapult,CLB,258,catapult_fpga_area
Throughput,0.502200643218584,catapult,LUT,1225,catapult_fpga_area
Throughput,0.502200643218584,catapult,FF,417,catapult_fpga_area
Throughput,0.502200643218584,catapult,DSP,1,catapult_fpga_area
Throughput,0.502200643218584,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544846892574718,catapult,CLB,331,catapult_fpga_area
Throughput,0.544846892574718,catapult,LUT,1347,catapult_fpga_area
Throughput,0.544846892574718,catapult,FF,276,catapult_fpga_area
Throughput,0.544846892574718,catapult,DSP,1,catapult_fpga_area
Throughput,0.544846892574718,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506390393571678,catapult,CLB,259,catapult_fpga_area
Throughput,0.506390393571678,catapult,LUT,1320,catapult_fpga_area
Throughput,0.506390393571678,catapult,FF,571,catapult_fpga_area
Throughput,0.506390393571678,catapult,DSP,1,catapult_fpga_area
Throughput,0.506390393571678,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554423914742908,catapult,CLB,329,catapult_fpga_area
Throughput,0.554423914742908,catapult,LUT,1606,catapult_fpga_area
Throughput,0.554423914742908,catapult,FF,576,catapult_fpga_area
Throughput,0.554423914742908,catapult,DSP,1,catapult_fpga_area
Throughput,0.554423914742908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479259333455704,catapult,CLB,408,catapult_fpga_area
Throughput,0.479259333455704,catapult,LUT,1870,catapult_fpga_area
Throughput,0.479259333455704,catapult,FF,282,catapult_fpga_area
Throughput,0.479259333455704,catapult,DSP,1,catapult_fpga_area
Throughput,0.479259333455704,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481196060929045,catapult,CLB,143,catapult_fpga_area
Throughput,0.481196060929045,catapult,LUT,678,catapult_fpga_area
Throughput,0.481196060929045,catapult,FF,408,catapult_fpga_area
Throughput,0.481196060929045,catapult,DSP,1,catapult_fpga_area
Throughput,0.481196060929045,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513210289455735,catapult,CLB,185,catapult_fpga_area
Throughput,0.513210289455735,catapult,LUT,863,catapult_fpga_area
Throughput,0.513210289455735,catapult,FF,410,catapult_fpga_area
Throughput,0.513210289455735,catapult,DSP,1,catapult_fpga_area
Throughput,0.513210289455735,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519712972919316,catapult,CLB,296,catapult_fpga_area
Throughput,0.519712972919316,catapult,LUT,1098,catapult_fpga_area
Throughput,0.519712972919316,catapult,FF,341,catapult_fpga_area
Throughput,0.519712972919316,catapult,DSP,1,catapult_fpga_area
Throughput,0.519712972919316,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556245299727217,catapult,CLB,199,catapult_fpga_area
Throughput,0.556245299727217,catapult,LUT,1035,catapult_fpga_area
Throughput,0.556245299727217,catapult,FF,416,catapult_fpga_area
Throughput,0.556245299727217,catapult,DSP,1,catapult_fpga_area
Throughput,0.556245299727217,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515327913457891,catapult,CLB,265,catapult_fpga_area
Throughput,0.515327913457891,catapult,LUT,1261,catapult_fpga_area
Throughput,0.515327913457891,catapult,FF,419,catapult_fpga_area
Throughput,0.515327913457891,catapult,DSP,1,catapult_fpga_area
Throughput,0.515327913457891,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524772406207428,catapult,CLB,344,catapult_fpga_area
Throughput,0.524772406207428,catapult,LUT,1503,catapult_fpga_area
Throughput,0.524772406207428,catapult,FF,274,catapult_fpga_area
Throughput,0.524772406207428,catapult,DSP,1,catapult_fpga_area
Throughput,0.524772406207428,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517551999743294,catapult,CLB,314,catapult_fpga_area
Throughput,0.517551999743294,catapult,LUT,1579,catapult_fpga_area
Throughput,0.517551999743294,catapult,FF,576,catapult_fpga_area
Throughput,0.517551999743294,catapult,DSP,1,catapult_fpga_area
Throughput,0.517551999743294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512147105037274,catapult,CLB,387,catapult_fpga_area
Throughput,0.512147105037274,catapult,LUT,1929,catapult_fpga_area
Throughput,0.512147105037274,catapult,FF,579,catapult_fpga_area
Throughput,0.512147105037274,catapult,DSP,1,catapult_fpga_area
Throughput,0.512147105037274,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50066864297269,catapult,CLB,449,catapult_fpga_area
Throughput,0.50066864297269,catapult,LUT,2246,catapult_fpga_area
Throughput,0.50066864297269,catapult,FF,287,catapult_fpga_area
Throughput,0.50066864297269,catapult,DSP,1,catapult_fpga_area
Throughput,0.50066864297269,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500451407169267,catapult,CLB,517,catapult_fpga_area
Throughput,0.500451407169267,catapult,LUT,2448,catapult_fpga_area
Throughput,0.500451407169267,catapult,FF,887,catapult_fpga_area
Throughput,0.500451407169267,catapult,DSP,1,catapult_fpga_area
Throughput,0.500451407169267,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494821691003647,catapult,CLB,647,catapult_fpga_area
Throughput,0.494821691003647,catapult,LUT,3503,catapult_fpga_area
Throughput,0.494821691003647,catapult,FF,893,catapult_fpga_area
Throughput,0.494821691003647,catapult,DSP,1,catapult_fpga_area
Throughput,0.494821691003647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495568870940486,catapult,CLB,709,catapult_fpga_area
Throughput,0.495568870940486,catapult,LUT,3441,catapult_fpga_area
Throughput,0.495568870940486,catapult,FF,291,catapult_fpga_area
Throughput,0.495568870940486,catapult,DSP,1,catapult_fpga_area
Throughput,0.495568870940486,catapult,BRAM,0,catapult_fpga_area
Throughput,0.557840221172491,catapult,CLB,206,catapult_fpga_area
Throughput,0.557840221172491,catapult,LUT,1022,catapult_fpga_area
Throughput,0.557840221172491,catapult,FF,415,catapult_fpga_area
Throughput,0.557840221172491,catapult,DSP,1,catapult_fpga_area
Throughput,0.557840221172491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483377377068674,catapult,CLB,265,catapult_fpga_area
Throughput,0.483377377068674,catapult,LUT,1281,catapult_fpga_area
Throughput,0.483377377068674,catapult,FF,421,catapult_fpga_area
Throughput,0.483377377068674,catapult,DSP,1,catapult_fpga_area
Throughput,0.483377377068674,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529190687513957,catapult,CLB,336,catapult_fpga_area
Throughput,0.529190687513957,catapult,LUT,1588,catapult_fpga_area
Throughput,0.529190687513957,catapult,FF,277,catapult_fpga_area
Throughput,0.529190687513957,catapult,DSP,1,catapult_fpga_area
Throughput,0.529190687513957,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48965937335352,catapult,CLB,349,catapult_fpga_area
Throughput,0.48965937335352,catapult,LUT,1580,catapult_fpga_area
Throughput,0.48965937335352,catapult,FF,576,catapult_fpga_area
Throughput,0.48965937335352,catapult,DSP,1,catapult_fpga_area
Throughput,0.48965937335352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524385498853169,catapult,CLB,427,catapult_fpga_area
Throughput,0.524385498853169,catapult,LUT,2044,catapult_fpga_area
Throughput,0.524385498853169,catapult,FF,581,catapult_fpga_area
Throughput,0.524385498853169,catapult,DSP,1,catapult_fpga_area
Throughput,0.524385498853169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535643599889229,catapult,CLB,496,catapult_fpga_area
Throughput,0.535643599889229,catapult,LUT,2198,catapult_fpga_area
Throughput,0.535643599889229,catapult,FF,283,catapult_fpga_area
Throughput,0.535643599889229,catapult,DSP,1,catapult_fpga_area
Throughput,0.535643599889229,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522943902238775,catapult,CLB,536,catapult_fpga_area
Throughput,0.522943902238775,catapult,LUT,2625,catapult_fpga_area
Throughput,0.522943902238775,catapult,FF,895,catapult_fpga_area
Throughput,0.522943902238775,catapult,DSP,1,catapult_fpga_area
Throughput,0.522943902238775,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479566165264255,catapult,CLB,678,catapult_fpga_area
Throughput,0.479566165264255,catapult,LUT,3607,catapult_fpga_area
Throughput,0.479566165264255,catapult,FF,903,catapult_fpga_area
Throughput,0.479566165264255,catapult,DSP,1,catapult_fpga_area
Throughput,0.479566165264255,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515177383300731,catapult,CLB,738,catapult_fpga_area
Throughput,0.515177383300731,catapult,LUT,3693,catapult_fpga_area
Throughput,0.515177383300731,catapult,FF,301,catapult_fpga_area
Throughput,0.515177383300731,catapult,DSP,1,catapult_fpga_area
Throughput,0.515177383300731,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484970991460146,catapult,CLB,345,catapult_fpga_area
Throughput,0.484970991460146,catapult,LUT,1694,catapult_fpga_area
Throughput,0.484970991460146,catapult,FF,575,catapult_fpga_area
Throughput,0.484970991460146,catapult,DSP,1,catapult_fpga_area
Throughput,0.484970991460146,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474716819549218,catapult,CLB,424,catapult_fpga_area
Throughput,0.474716819549218,catapult,LUT,2003,catapult_fpga_area
Throughput,0.474716819549218,catapult,FF,580,catapult_fpga_area
Throughput,0.474716819549218,catapult,DSP,1,catapult_fpga_area
Throughput,0.474716819549218,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514386357650777,catapult,CLB,512,catapult_fpga_area
Throughput,0.514386357650777,catapult,LUT,2435,catapult_fpga_area
Throughput,0.514386357650777,catapult,FF,285,catapult_fpga_area
Throughput,0.514386357650777,catapult,DSP,1,catapult_fpga_area
Throughput,0.514386357650777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505917463613151,catapult,CLB,553,catapult_fpga_area
Throughput,0.505917463613151,catapult,LUT,2683,catapult_fpga_area
Throughput,0.505917463613151,catapult,FF,892,catapult_fpga_area
Throughput,0.505917463613151,catapult,DSP,1,catapult_fpga_area
Throughput,0.505917463613151,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504600951475554,catapult,CLB,657,catapult_fpga_area
Throughput,0.504600951475554,catapult,LUT,3594,catapult_fpga_area
Throughput,0.504600951475554,catapult,FF,897,catapult_fpga_area
Throughput,0.504600951475554,catapult,DSP,1,catapult_fpga_area
Throughput,0.504600951475554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487756102438537,catapult,CLB,765,catapult_fpga_area
Throughput,0.487756102438537,catapult,LUT,3969,catapult_fpga_area
Throughput,0.487756102438537,catapult,FF,306,catapult_fpga_area
Throughput,0.487756102438537,catapult,DSP,1,catapult_fpga_area
Throughput,0.487756102438537,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544734703304797,catapult,CLB,120,catapult_fpga_area
Throughput,0.544734703304797,catapult,LUT,644,catapult_fpga_area
Throughput,0.544734703304797,catapult,FF,257,catapult_fpga_area
Throughput,0.544734703304797,catapult,DSP,1,catapult_fpga_area
Throughput,0.544734703304797,catapult,BRAM,0,catapult_fpga_area
Throughput,0.554379347373545,catapult,CLB,146,catapult_fpga_area
Throughput,0.554379347373545,catapult,LUT,749,catapult_fpga_area
Throughput,0.554379347373545,catapult,FF,259,catapult_fpga_area
Throughput,0.554379347373545,catapult,DSP,1,catapult_fpga_area
Throughput,0.554379347373545,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517850299835324,catapult,CLB,146,catapult_fpga_area
Throughput,0.517850299835324,catapult,LUT,820,catapult_fpga_area
Throughput,0.517850299835324,catapult,FF,374,catapult_fpga_area
Throughput,0.517850299835324,catapult,DSP,1,catapult_fpga_area
Throughput,0.517850299835324,catapult,BRAM,0,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514312017671761,catapult,CLB,269,catapult_fpga_area
Throughput,0.514312017671761,catapult,LUT,1302,catapult_fpga_area
Throughput,0.514312017671761,catapult,FF,385,catapult_fpga_area
Throughput,0.514312017671761,catapult,DSP,1,catapult_fpga_area
Throughput,0.514312017671761,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539234718088089,catapult,CLB,213,catapult_fpga_area
Throughput,0.539234718088089,catapult,LUT,1058,catapult_fpga_area
Throughput,0.539234718088089,catapult,FF,269,catapult_fpga_area
Throughput,0.539234718088089,catapult,DSP,1,catapult_fpga_area
Throughput,0.539234718088089,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544434868440036,catapult,CLB,268,catapult_fpga_area
Throughput,0.544434868440036,catapult,LUT,1308,catapult_fpga_area
Throughput,0.544434868440036,catapult,FF,270,catapult_fpga_area
Throughput,0.544434868440036,catapult,DSP,1,catapult_fpga_area
Throughput,0.544434868440036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508496208906514,catapult,CLB,398,catapult_fpga_area
Throughput,0.508496208906514,catapult,LUT,1803,catapult_fpga_area
Throughput,0.508496208906514,catapult,FF,277,catapult_fpga_area
Throughput,0.508496208906514,catapult,DSP,1,catapult_fpga_area
Throughput,0.508496208906514,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480551365414622,catapult,CLB,314,catapult_fpga_area
Throughput,0.480551365414622,catapult,LUT,1693,catapult_fpga_area
Throughput,0.480551365414622,catapult,FF,275,catapult_fpga_area
Throughput,0.480551365414622,catapult,DSP,1,catapult_fpga_area
Throughput,0.480551365414622,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467972872548524,catapult,CLB,408,catapult_fpga_area
Throughput,0.467972872548524,catapult,LUT,1940,catapult_fpga_area
Throughput,0.467972872548524,catapult,FF,282,catapult_fpga_area
Throughput,0.467972872548524,catapult,DSP,1,catapult_fpga_area
Throughput,0.467972872548524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518530732798002,catapult,CLB,547,catapult_fpga_area
Throughput,0.518530732798002,catapult,LUT,2814,catapult_fpga_area
Throughput,0.518530732798002,catapult,FF,291,catapult_fpga_area
Throughput,0.518530732798002,catapult,DSP,1,catapult_fpga_area
Throughput,0.518530732798002,catapult,BRAM,0,catapult_fpga_area
Throughput,0.469085836140812,catapult,CLB,149,catapult_fpga_area
Throughput,0.469085836140812,catapult,LUT,751,catapult_fpga_area
Throughput,0.469085836140812,catapult,FF,375,catapult_fpga_area
Throughput,0.469085836140812,catapult,DSP,1,catapult_fpga_area
Throughput,0.469085836140812,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495757554725437,catapult,CLB,172,catapult_fpga_area
Throughput,0.495757554725437,catapult,LUT,900,catapult_fpga_area
Throughput,0.495757554725437,catapult,FF,382,catapult_fpga_area
Throughput,0.495757554725437,catapult,DSP,1,catapult_fpga_area
Throughput,0.495757554725437,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517091155414332,catapult,CLB,298,catapult_fpga_area
Throughput,0.517091155414332,catapult,LUT,1201,catapult_fpga_area
Throughput,0.517091155414332,catapult,FF,384,catapult_fpga_area
Throughput,0.517091155414332,catapult,DSP,1,catapult_fpga_area
Throughput,0.517091155414332,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549205519295787,catapult,CLB,205,catapult_fpga_area
Throughput,0.549205519295787,catapult,LUT,1085,catapult_fpga_area
Throughput,0.549205519295787,catapult,FF,266,catapult_fpga_area
Throughput,0.549205519295787,catapult,DSP,1,catapult_fpga_area
Throughput,0.549205519295787,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518100890822672,catapult,CLB,268,catapult_fpga_area
Throughput,0.518100890822672,catapult,LUT,1278,catapult_fpga_area
Throughput,0.518100890822672,catapult,FF,267,catapult_fpga_area
Throughput,0.518100890822672,catapult,DSP,1,catapult_fpga_area
Throughput,0.518100890822672,catapult,BRAM,0,catapult_fpga_area
Throughput,0.541579494933795,catapult,CLB,392,catapult_fpga_area
Throughput,0.541579494933795,catapult,LUT,1766,catapult_fpga_area
Throughput,0.541579494933795,catapult,FF,281,catapult_fpga_area
Throughput,0.541579494933795,catapult,DSP,1,catapult_fpga_area
Throughput,0.541579494933795,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487080672249261,catapult,CLB,321,catapult_fpga_area
Throughput,0.487080672249261,catapult,LUT,1663,catapult_fpga_area
Throughput,0.487080672249261,catapult,FF,276,catapult_fpga_area
Throughput,0.487080672249261,catapult,DSP,1,catapult_fpga_area
Throughput,0.487080672249261,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494832709431759,catapult,CLB,376,catapult_fpga_area
Throughput,0.494832709431759,catapult,LUT,2031,catapult_fpga_area
Throughput,0.494832709431759,catapult,FF,279,catapult_fpga_area
Throughput,0.494832709431759,catapult,DSP,1,catapult_fpga_area
Throughput,0.494832709431759,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486914892632832,catapult,CLB,641,catapult_fpga_area
Throughput,0.486914892632832,catapult,LUT,3000,catapult_fpga_area
Throughput,0.486914892632832,catapult,FF,288,catapult_fpga_area
Throughput,0.486914892632832,catapult,DSP,1,catapult_fpga_area
Throughput,0.486914892632832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476919481683907,catapult,CLB,498,catapult_fpga_area
Throughput,0.476919481683907,catapult,LUT,2662,catapult_fpga_area
Throughput,0.476919481683907,catapult,FF,285,catapult_fpga_area
Throughput,0.476919481683907,catapult,DSP,1,catapult_fpga_area
Throughput,0.476919481683907,catapult,BRAM,0,catapult_fpga_area
Throughput,0.473289661318651,catapult,CLB,629,catapult_fpga_area
Throughput,0.473289661318651,catapult,LUT,3202,catapult_fpga_area
Throughput,0.473289661318651,catapult,FF,284,catapult_fpga_area
Throughput,0.473289661318651,catapult,DSP,1,catapult_fpga_area
Throughput,0.473289661318651,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504805241089935,catapult,CLB,776,catapult_fpga_area
Throughput,0.504805241089935,catapult,LUT,4051,catapult_fpga_area
Throughput,0.504805241089935,catapult,FF,301,catapult_fpga_area
Throughput,0.504805241089935,catapult,DSP,1,catapult_fpga_area
Throughput,0.504805241089935,catapult,BRAM,0,catapult_fpga_area
Throughput,0.531375039188909,catapult,CLB,195,catapult_fpga_area
Throughput,0.531375039188909,catapult,LUT,1006,catapult_fpga_area
Throughput,0.531375039188909,catapult,FF,267,catapult_fpga_area
Throughput,0.531375039188909,catapult,DSP,1,catapult_fpga_area
Throughput,0.531375039188909,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50611026928103,catapult,CLB,234,catapult_fpga_area
Throughput,0.50611026928103,catapult,LUT,1156,catapult_fpga_area
Throughput,0.50611026928103,catapult,FF,268,catapult_fpga_area
Throughput,0.50611026928103,catapult,DSP,1,catapult_fpga_area
Throughput,0.50611026928103,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524616583969606,catapult,CLB,418,catapult_fpga_area
Throughput,0.524616583969606,catapult,LUT,1865,catapult_fpga_area
Throughput,0.524616583969606,catapult,FF,278,catapult_fpga_area
Throughput,0.524616583969606,catapult,DSP,1,catapult_fpga_area
Throughput,0.524616583969606,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504930392820698,catapult,CLB,309,catapult_fpga_area
Throughput,0.504930392820698,catapult,LUT,1693,catapult_fpga_area
Throughput,0.504930392820698,catapult,FF,271,catapult_fpga_area
Throughput,0.504930392820698,catapult,DSP,1,catapult_fpga_area
Throughput,0.504930392820698,catapult,BRAM,0,catapult_fpga_area
Throughput,0.514189046744926,catapult,CLB,466,catapult_fpga_area
Throughput,0.514189046744926,catapult,LUT,2206,catapult_fpga_area
Throughput,0.514189046744926,catapult,FF,282,catapult_fpga_area
Throughput,0.514189046744926,catapult,DSP,1,catapult_fpga_area
Throughput,0.514189046744926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.446172420654928,catapult,CLB,587,catapult_fpga_area
Throughput,0.446172420654928,catapult,LUT,2879,catapult_fpga_area
Throughput,0.446172420654928,catapult,FF,287,catapult_fpga_area
Throughput,0.446172420654928,catapult,DSP,1,catapult_fpga_area
Throughput,0.446172420654928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491263372188991,catapult,CLB,505,catapult_fpga_area
Throughput,0.491263372188991,catapult,LUT,2684,catapult_fpga_area
Throughput,0.491263372188991,catapult,FF,286,catapult_fpga_area
Throughput,0.491263372188991,catapult,DSP,1,catapult_fpga_area
Throughput,0.491263372188991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479460855856806,catapult,CLB,624,catapult_fpga_area
Throughput,0.479460855856806,catapult,LUT,3040,catapult_fpga_area
Throughput,0.479460855856806,catapult,FF,292,catapult_fpga_area
Throughput,0.479460855856806,catapult,DSP,1,catapult_fpga_area
Throughput,0.479460855856806,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498454293236673,catapult,CLB,834,catapult_fpga_area
Throughput,0.498454293236673,catapult,LUT,4431,catapult_fpga_area
Throughput,0.498454293236673,catapult,FF,302,catapult_fpga_area
Throughput,0.498454293236673,catapult,DSP,1,catapult_fpga_area
Throughput,0.498454293236673,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493249632159087,catapult,CLB,260,catapult_fpga_area
Throughput,0.493249632159087,catapult,LUT,1379,catapult_fpga_area
Throughput,0.493249632159087,catapult,FF,274,catapult_fpga_area
Throughput,0.493249632159087,catapult,DSP,1,catapult_fpga_area
Throughput,0.493249632159087,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492400293864495,catapult,CLB,360,catapult_fpga_area
Throughput,0.492400293864495,catapult,LUT,1708,catapult_fpga_area
Throughput,0.492400293864495,catapult,FF,276,catapult_fpga_area
Throughput,0.492400293864495,catapult,DSP,1,catapult_fpga_area
Throughput,0.492400293864495,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506648238181417,catapult,CLB,520,catapult_fpga_area
Throughput,0.506648238181417,catapult,LUT,2571,catapult_fpga_area
Throughput,0.506648238181417,catapult,FF,286,catapult_fpga_area
Throughput,0.506648238181417,catapult,DSP,1,catapult_fpga_area
Throughput,0.506648238181417,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50809961597831,catapult,CLB,500,catapult_fpga_area
Throughput,0.50809961597831,catapult,LUT,2748,catapult_fpga_area
Throughput,0.50809961597831,catapult,FF,293,catapult_fpga_area
Throughput,0.50809961597831,catapult,DSP,1,catapult_fpga_area
Throughput,0.50809961597831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486108478023522,catapult,CLB,654,catapult_fpga_area
Throughput,0.486108478023522,catapult,LUT,3488,catapult_fpga_area
Throughput,0.486108478023522,catapult,FF,298,catapult_fpga_area
Throughput,0.486108478023522,catapult,DSP,1,catapult_fpga_area
Throughput,0.486108478023522,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559047461871,catapult,CLB,796,catapult_fpga_area
Throughput,0.52559047461871,catapult,LUT,4429,catapult_fpga_area
Throughput,0.52559047461871,catapult,FF,307,catapult_fpga_area
Throughput,0.52559047461871,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559047461871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519191121001125,catapult,CLB,126,catapult_fpga_area
Throughput,0.519191121001125,catapult,LUT,648,catapult_fpga_area
Throughput,0.519191121001125,catapult,FF,351,catapult_fpga_area
Throughput,0.519191121001125,catapult,DSP,3,catapult_fpga_area
Throughput,0.519191121001125,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502127766410163,catapult,CLB,180,catapult_fpga_area
Throughput,0.502127766410163,catapult,LUT,935,catapult_fpga_area
Throughput,0.502127766410163,catapult,FF,354,catapult_fpga_area
Throughput,0.502127766410163,catapult,DSP,3,catapult_fpga_area
Throughput,0.502127766410163,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482192858820199,catapult,CLB,271,catapult_fpga_area
Throughput,0.482192858820199,catapult,LUT,1224,catapult_fpga_area
Throughput,0.482192858820199,catapult,FF,360,catapult_fpga_area
Throughput,0.482192858820199,catapult,DSP,3,catapult_fpga_area
Throughput,0.482192858820199,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532828354141169,catapult,CLB,162,catapult_fpga_area
Throughput,0.532828354141169,catapult,LUT,836,catapult_fpga_area
Throughput,0.532828354141169,catapult,FF,263,catapult_fpga_area
Throughput,0.532828354141169,catapult,DSP,3,catapult_fpga_area
Throughput,0.532828354141169,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502899972692531,catapult,CLB,229,catapult_fpga_area
Throughput,0.502899972692531,catapult,LUT,1089,catapult_fpga_area
Throughput,0.502899972692531,catapult,FF,266,catapult_fpga_area
Throughput,0.502899972692531,catapult,DSP,3,catapult_fpga_area
Throughput,0.502899972692531,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511767583822413,catapult,CLB,318,catapult_fpga_area
Throughput,0.511767583822413,catapult,LUT,1582,catapult_fpga_area
Throughput,0.511767583822413,catapult,FF,272,catapult_fpga_area
Throughput,0.511767583822413,catapult,DSP,3,catapult_fpga_area
Throughput,0.511767583822413,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523449764264399,catapult,CLB,232,catapult_fpga_area
Throughput,0.523449764264399,catapult,LUT,1170,catapult_fpga_area
Throughput,0.523449764264399,catapult,FF,264,catapult_fpga_area
Throughput,0.523449764264399,catapult,DSP,3,catapult_fpga_area
Throughput,0.523449764264399,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510836632912285,catapult,CLB,314,catapult_fpga_area
Throughput,0.510836632912285,catapult,LUT,1507,catapult_fpga_area
Throughput,0.510836632912285,catapult,FF,267,catapult_fpga_area
Throughput,0.510836632912285,catapult,DSP,3,catapult_fpga_area
Throughput,0.510836632912285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.477450034853853,catapult,CLB,468,catapult_fpga_area
Throughput,0.477450034853853,catapult,LUT,2314,catapult_fpga_area
Throughput,0.477450034853853,catapult,FF,281,catapult_fpga_area
Throughput,0.477450034853853,catapult,DSP,3,catapult_fpga_area
Throughput,0.477450034853853,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493540541394232,catapult,CLB,310,catapult_fpga_area
Throughput,0.493540541394232,catapult,LUT,1657,catapult_fpga_area
Throughput,0.493540541394232,catapult,FF,265,catapult_fpga_area
Throughput,0.493540541394232,catapult,DSP,3,catapult_fpga_area
Throughput,0.493540541394232,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479637930918708,catapult,CLB,412,catapult_fpga_area
Throughput,0.479637930918708,catapult,LUT,2133,catapult_fpga_area
Throughput,0.479637930918708,catapult,FF,268,catapult_fpga_area
Throughput,0.479637930918708,catapult,DSP,3,catapult_fpga_area
Throughput,0.479637930918708,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506190968641976,catapult,CLB,677,catapult_fpga_area
Throughput,0.506190968641976,catapult,LUT,3432,catapult_fpga_area
Throughput,0.506190968641976,catapult,FF,284,catapult_fpga_area
Throughput,0.506190968641976,catapult,DSP,3,catapult_fpga_area
Throughput,0.506190968641976,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,160,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,817,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,263,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,3,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501022587100272,catapult,CLB,215,catapult_fpga_area
Throughput,0.501022587100272,catapult,LUT,1041,catapult_fpga_area
Throughput,0.501022587100272,catapult,FF,266,catapult_fpga_area
Throughput,0.501022587100272,catapult,DSP,3,catapult_fpga_area
Throughput,0.501022587100272,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515539122459616,catapult,CLB,309,catapult_fpga_area
Throughput,0.515539122459616,catapult,LUT,1624,catapult_fpga_area
Throughput,0.515539122459616,catapult,FF,272,catapult_fpga_area
Throughput,0.515539122459616,catapult,DSP,3,catapult_fpga_area
Throughput,0.515539122459616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.527306292715105,catapult,CLB,202,catapult_fpga_area
Throughput,0.527306292715105,catapult,LUT,1098,catapult_fpga_area
Throughput,0.527306292715105,catapult,FF,264,catapult_fpga_area
Throughput,0.527306292715105,catapult,DSP,3,catapult_fpga_area
Throughput,0.527306292715105,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490577237706748,catapult,CLB,272,catapult_fpga_area
Throughput,0.490577237706748,catapult,LUT,1372,catapult_fpga_area
Throughput,0.490577237706748,catapult,FF,267,catapult_fpga_area
Throughput,0.490577237706748,catapult,DSP,3,catapult_fpga_area
Throughput,0.490577237706748,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517400970747701,catapult,CLB,473,catapult_fpga_area
Throughput,0.517400970747701,catapult,LUT,2258,catapult_fpga_area
Throughput,0.517400970747701,catapult,FF,273,catapult_fpga_area
Throughput,0.517400970747701,catapult,DSP,3,catapult_fpga_area
Throughput,0.517400970747701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505758822836225,catapult,CLB,328,catapult_fpga_area
Throughput,0.505758822836225,catapult,LUT,1762,catapult_fpga_area
Throughput,0.505758822836225,catapult,FF,265,catapult_fpga_area
Throughput,0.505758822836225,catapult,DSP,3,catapult_fpga_area
Throughput,0.505758822836225,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474412558649252,catapult,CLB,435,catapult_fpga_area
Throughput,0.474412558649252,catapult,LUT,2240,catapult_fpga_area
Throughput,0.474412558649252,catapult,FF,268,catapult_fpga_area
Throughput,0.474412558649252,catapult,DSP,3,catapult_fpga_area
Throughput,0.474412558649252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510716100580429,catapult,CLB,668,catapult_fpga_area
Throughput,0.510716100580429,catapult,LUT,3314,catapult_fpga_area
Throughput,0.510716100580429,catapult,FF,278,catapult_fpga_area
Throughput,0.510716100580429,catapult,DSP,3,catapult_fpga_area
Throughput,0.510716100580429,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529426588650365,catapult,CLB,236,catapult_fpga_area
Throughput,0.529426588650365,catapult,LUT,1230,catapult_fpga_area
Throughput,0.529426588650365,catapult,FF,264,catapult_fpga_area
Throughput,0.529426588650365,catapult,DSP,3,catapult_fpga_area
Throughput,0.529426588650365,catapult,BRAM,0,catapult_fpga_area
Throughput,0.525565337494409,catapult,CLB,345,catapult_fpga_area
Throughput,0.525565337494409,catapult,LUT,1673,catapult_fpga_area
Throughput,0.525565337494409,catapult,FF,267,catapult_fpga_area
Throughput,0.525565337494409,catapult,DSP,3,catapult_fpga_area
Throughput,0.525565337494409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515293392598944,catapult,CLB,489,catapult_fpga_area
Throughput,0.515293392598944,catapult,LUT,2440,catapult_fpga_area
Throughput,0.515293392598944,catapult,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,DSP,3,catapult_fpga_area
Throughput,0.515293392598944,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475788321775642,catapult,CLB,343,catapult_fpga_area
Throughput,0.475788321775642,catapult,LUT,1867,catapult_fpga_area
Throughput,0.475788321775642,catapult,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,DSP,3,catapult_fpga_area
Throughput,0.475788321775642,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507622974203616,catapult,CLB,446,catapult_fpga_area
Throughput,0.507622974203616,catapult,LUT,2230,catapult_fpga_area
Throughput,0.507622974203616,catapult,FF,268,catapult_fpga_area
Throughput,0.507622974203616,catapult,DSP,3,catapult_fpga_area
Throughput,0.507622974203616,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491413531366434,catapult,CLB,732,catapult_fpga_area
Throughput,0.491413531366434,catapult,LUT,3532,catapult_fpga_area
Throughput,0.491413531366434,catapult,FF,280,catapult_fpga_area
Throughput,0.491413531366434,catapult,DSP,3,catapult_fpga_area
Throughput,0.491413531366434,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490118716555524,catapult,CLB,352,catapult_fpga_area
Throughput,0.490118716555524,catapult,LUT,1952,catapult_fpga_area
Throughput,0.490118716555524,catapult,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,DSP,3,catapult_fpga_area
Throughput,0.490118716555524,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877374142203,catapult,CLB,513,catapult_fpga_area
Throughput,0.496877374142203,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496877374142203,catapult,FF,271,catapult_fpga_area
Throughput,0.496877374142203,catapult,DSP,3,catapult_fpga_area
Throughput,0.496877374142203,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489952063090147,catapult,CLB,718,catapult_fpga_area
Throughput,0.489952063090147,catapult,LUT,3665,catapult_fpga_area
Throughput,0.489952063090147,catapult,FF,282,catapult_fpga_area
Throughput,0.489952063090147,catapult,DSP,3,catapult_fpga_area
Throughput,0.489952063090147,catapult,BRAM,0,catapult_fpga_area
Throughput,0.585847105622375,catapult,CLB,88,catapult_fpga_area
Throughput,0.585847105622375,catapult,LUT,400,catapult_fpga_area
Throughput,0.585847105622375,catapult,FF,300,catapult_fpga_area
Throughput,0.585847105622375,catapult,DSP,1,catapult_fpga_area
Throughput,0.585847105622375,catapult,BRAM,0,catapult_fpga_area
Throughput,0.621969066990422,catapult,CLB,118,catapult_fpga_area
Throughput,0.621969066990422,catapult,LUT,485,catapult_fpga_area
Throughput,0.621969066990422,catapult,FF,302,catapult_fpga_area
Throughput,0.621969066990422,catapult,DSP,1,catapult_fpga_area
Throughput,0.621969066990422,catapult,BRAM,0,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577877018524426,catapult,CLB,100,catapult_fpga_area
Throughput,0.577877018524426,catapult,LUT,453,catapult_fpga_area
Throughput,0.577877018524426,catapult,FF,257,catapult_fpga_area
Throughput,0.577877018524426,catapult,DSP,1,catapult_fpga_area
Throughput,0.577877018524426,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546570244387953,catapult,CLB,146,catapult_fpga_area
Throughput,0.546570244387953,catapult,LUT,626,catapult_fpga_area
Throughput,0.546570244387953,catapult,FF,260,catapult_fpga_area
Throughput,0.546570244387953,catapult,DSP,1,catapult_fpga_area
Throughput,0.546570244387953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519913465602785,catapult,CLB,193,catapult_fpga_area
Throughput,0.519913465602785,catapult,LUT,891,catapult_fpga_area
Throughput,0.519913465602785,catapult,FF,267,catapult_fpga_area
Throughput,0.519913465602785,catapult,DSP,1,catapult_fpga_area
Throughput,0.519913465602785,catapult,BRAM,0,catapult_fpga_area
Throughput,0.532692681601594,catapult,CLB,254,catapult_fpga_area
Throughput,0.532692681601594,catapult,LUT,1146,catapult_fpga_area
Throughput,0.532692681601594,catapult,FF,274,catapult_fpga_area
Throughput,0.532692681601594,catapult,DSP,1,catapult_fpga_area
Throughput,0.532692681601594,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534453833610626,catapult,CLB,189,catapult_fpga_area
Throughput,0.534453833610626,catapult,LUT,954,catapult_fpga_area
Throughput,0.534453833610626,catapult,FF,266,catapult_fpga_area
Throughput,0.534453833610626,catapult,DSP,1,catapult_fpga_area
Throughput,0.534453833610626,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516831656559162,catapult,CLB,276,catapult_fpga_area
Throughput,0.516831656559162,catapult,LUT,1292,catapult_fpga_area
Throughput,0.516831656559162,catapult,FF,268,catapult_fpga_area
Throughput,0.516831656559162,catapult,DSP,1,catapult_fpga_area
Throughput,0.516831656559162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518661707569193,catapult,CLB,464,catapult_fpga_area
Throughput,0.518661707569193,catapult,LUT,1906,catapult_fpga_area
Throughput,0.518661707569193,catapult,FF,282,catapult_fpga_area
Throughput,0.518661707569193,catapult,DSP,1,catapult_fpga_area
Throughput,0.518661707569193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.459959597148986,catapult,CLB,104,catapult_fpga_area
Throughput,0.459959597148986,catapult,LUT,528,catapult_fpga_area
Throughput,0.459959597148986,catapult,FF,346,catapult_fpga_area
Throughput,0.459959597148986,catapult,DSP,1,catapult_fpga_area
Throughput,0.459959597148986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465454653778538,catapult,CLB,170,catapult_fpga_area
Throughput,0.465454653778538,catapult,LUT,748,catapult_fpga_area
Throughput,0.465454653778538,catapult,FF,348,catapult_fpga_area
Throughput,0.465454653778538,catapult,DSP,1,catapult_fpga_area
Throughput,0.465454653778538,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502759394939123,catapult,CLB,235,catapult_fpga_area
Throughput,0.502759394939123,catapult,LUT,984,catapult_fpga_area
Throughput,0.502759394939123,catapult,FF,359,catapult_fpga_area
Throughput,0.502759394939123,catapult,DSP,1,catapult_fpga_area
Throughput,0.502759394939123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538190538825604,catapult,CLB,148,catapult_fpga_area
Throughput,0.538190538825604,catapult,LUT,720,catapult_fpga_area
Throughput,0.538190538825604,catapult,FF,265,catapult_fpga_area
Throughput,0.538190538825604,catapult,DSP,1,catapult_fpga_area
Throughput,0.538190538825604,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484310049481958,catapult,CLB,205,catapult_fpga_area
Throughput,0.484310049481958,catapult,LUT,901,catapult_fpga_area
Throughput,0.484310049481958,catapult,FF,267,catapult_fpga_area
Throughput,0.484310049481958,catapult,DSP,1,catapult_fpga_area
Throughput,0.484310049481958,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519432488839993,catapult,CLB,260,catapult_fpga_area
Throughput,0.519432488839993,catapult,LUT,1181,catapult_fpga_area
Throughput,0.519432488839993,catapult,FF,274,catapult_fpga_area
Throughput,0.519432488839993,catapult,DSP,1,catapult_fpga_area
Throughput,0.519432488839993,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536325025837458,catapult,CLB,205,catapult_fpga_area
Throughput,0.536325025837458,catapult,LUT,1032,catapult_fpga_area
Throughput,0.536325025837458,catapult,FF,266,catapult_fpga_area
Throughput,0.536325025837458,catapult,DSP,1,catapult_fpga_area
Throughput,0.536325025837458,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510970015257565,catapult,CLB,294,catapult_fpga_area
Throughput,0.510970015257565,catapult,LUT,1481,catapult_fpga_area
Throughput,0.510970015257565,catapult,FF,269,catapult_fpga_area
Throughput,0.510970015257565,catapult,DSP,1,catapult_fpga_area
Throughput,0.510970015257565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499669967986145,catapult,CLB,450,catapult_fpga_area
Throughput,0.499669967986145,catapult,LUT,1998,catapult_fpga_area
Throughput,0.499669967986145,catapult,FF,283,catapult_fpga_area
Throughput,0.499669967986145,catapult,DSP,1,catapult_fpga_area
Throughput,0.499669967986145,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498397651550266,catapult,CLB,298,catapult_fpga_area
Throughput,0.498397651550266,catapult,LUT,1587,catapult_fpga_area
Throughput,0.498397651550266,catapult,FF,271,catapult_fpga_area
Throughput,0.498397651550266,catapult,DSP,1,catapult_fpga_area
Throughput,0.498397651550266,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476696455428166,catapult,CLB,477,catapult_fpga_area
Throughput,0.476696455428166,catapult,LUT,2415,catapult_fpga_area
Throughput,0.476696455428166,catapult,FF,276,catapult_fpga_area
Throughput,0.476696455428166,catapult,DSP,1,catapult_fpga_area
Throughput,0.476696455428166,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488033420528638,catapult,CLB,642,catapult_fpga_area
Throughput,0.488033420528638,catapult,LUT,2985,catapult_fpga_area
Throughput,0.488033420528638,catapult,FF,289,catapult_fpga_area
Throughput,0.488033420528638,catapult,DSP,1,catapult_fpga_area
Throughput,0.488033420528638,catapult,BRAM,0,catapult_fpga_area
Throughput,0.52559517083157,catapult,CLB,145,catapult_fpga_area
Throughput,0.52559517083157,catapult,LUT,725,catapult_fpga_area
Throughput,0.52559517083157,catapult,FF,265,catapult_fpga_area
Throughput,0.52559517083157,catapult,DSP,1,catapult_fpga_area
Throughput,0.52559517083157,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540650424086193,catapult,CLB,201,catapult_fpga_area
Throughput,0.540650424086193,catapult,LUT,939,catapult_fpga_area
Throughput,0.540650424086193,catapult,FF,267,catapult_fpga_area
Throughput,0.540650424086193,catapult,DSP,1,catapult_fpga_area
Throughput,0.540650424086193,catapult,BRAM,0,catapult_fpga_area
Throughput,0.538183876979777,catapult,CLB,279,catapult_fpga_area
Throughput,0.538183876979777,catapult,LUT,1230,catapult_fpga_area
Throughput,0.538183876979777,catapult,FF,276,catapult_fpga_area
Throughput,0.538183876979777,catapult,DSP,1,catapult_fpga_area
Throughput,0.538183876979777,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516904054853858,catapult,CLB,222,catapult_fpga_area
Throughput,0.516904054853858,catapult,LUT,1117,catapult_fpga_area
Throughput,0.516904054853858,catapult,FF,266,catapult_fpga_area
Throughput,0.516904054853858,catapult,DSP,1,catapult_fpga_area
Throughput,0.516904054853858,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513405004671986,catapult,CLB,292,catapult_fpga_area
Throughput,0.513405004671986,catapult,LUT,1472,catapult_fpga_area
Throughput,0.513405004671986,catapult,FF,269,catapult_fpga_area
Throughput,0.513405004671986,catapult,DSP,1,catapult_fpga_area
Throughput,0.513405004671986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.517533785899378,catapult,CLB,442,catapult_fpga_area
Throughput,0.517533785899378,catapult,LUT,2135,catapult_fpga_area
Throughput,0.517533785899378,catapult,FF,285,catapult_fpga_area
Throughput,0.517533785899378,catapult,DSP,1,catapult_fpga_area
Throughput,0.517533785899378,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498146645405768,catapult,CLB,514,catapult_fpga_area
Throughput,0.498146645405768,catapult,LUT,2625,catapult_fpga_area
Throughput,0.498146645405768,catapult,FF,279,catapult_fpga_area
Throughput,0.498146645405768,catapult,DSP,1,catapult_fpga_area
Throughput,0.498146645405768,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487904362938394,catapult,CLB,536,catapult_fpga_area
Throughput,0.487904362938394,catapult,LUT,2650,catapult_fpga_area
Throughput,0.487904362938394,catapult,FF,282,catapult_fpga_area
Throughput,0.487904362938394,catapult,DSP,1,catapult_fpga_area
Throughput,0.487904362938394,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493127041854158,catapult,CLB,225,catapult_fpga_area
Throughput,0.493127041854158,catapult,LUT,1101,catapult_fpga_area
Throughput,0.493127041854158,catapult,FF,266,catapult_fpga_area
Throughput,0.493127041854158,catapult,DSP,1,catapult_fpga_area
Throughput,0.493127041854158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548470835886008,catapult,CLB,259,catapult_fpga_area
Throughput,0.548470835886008,catapult,LUT,1362,catapult_fpga_area
Throughput,0.548470835886008,catapult,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,DSP,1,catapult_fpga_area
Throughput,0.548470835886008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484961583768142,catapult,CLB,428,catapult_fpga_area
Throughput,0.484961583768142,catapult,LUT,1853,catapult_fpga_area
Throughput,0.484961583768142,catapult,FF,279,catapult_fpga_area
Throughput,0.484961583768142,catapult,DSP,1,catapult_fpga_area
Throughput,0.484961583768142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49969418715746,catapult,CLB,338,catapult_fpga_area
Throughput,0.49969418715746,catapult,LUT,1720,catapult_fpga_area
Throughput,0.49969418715746,catapult,FF,272,catapult_fpga_area
Throughput,0.49969418715746,catapult,DSP,1,catapult_fpga_area
Throughput,0.49969418715746,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47976955708634,catapult,CLB,469,catapult_fpga_area
Throughput,0.47976955708634,catapult,LUT,2400,catapult_fpga_area
Throughput,0.47976955708634,catapult,FF,275,catapult_fpga_area
Throughput,0.47976955708634,catapult,DSP,1,catapult_fpga_area
Throughput,0.47976955708634,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50558264355008,catapult,CLB,598,catapult_fpga_area
Throughput,0.50558264355008,catapult,LUT,3147,catapult_fpga_area
Throughput,0.50558264355008,catapult,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,DSP,1,catapult_fpga_area
Throughput,0.50558264355008,catapult,BRAM,0,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.6192832415762,catapult,CLB,146,catapult_fpga_area
Throughput,0.6192832415762,catapult,LUT,621,catapult_fpga_area
Throughput,0.6192832415762,catapult,FF,393,catapult_fpga_area
Throughput,0.6192832415762,catapult,DSP,1,catapult_fpga_area
Throughput,0.6192832415762,catapult,BRAM,0,catapult_fpga_area
Throughput,0.611217428987231,catapult,CLB,235,catapult_fpga_area
Throughput,0.611217428987231,catapult,LUT,763,catapult_fpga_area
Throughput,0.611217428987231,catapult,FF,325,catapult_fpga_area
Throughput,0.611217428987231,catapult,DSP,1,catapult_fpga_area
Throughput,0.611217428987231,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853356814158,catapult,CLB,146,catapult_fpga_area
Throughput,0.479853356814158,catapult,LUT,724,catapult_fpga_area
Throughput,0.479853356814158,catapult,FF,522,catapult_fpga_area
Throughput,0.479853356814158,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853356814158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508110200972828,catapult,CLB,223,catapult_fpga_area
Throughput,0.508110200972828,catapult,LUT,1063,catapult_fpga_area
Throughput,0.508110200972828,catapult,FF,524,catapult_fpga_area
Throughput,0.508110200972828,catapult,DSP,1,catapult_fpga_area
Throughput,0.508110200972828,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475684891106215,catapult,CLB,271,catapult_fpga_area
Throughput,0.475684891106215,catapult,LUT,1255,catapult_fpga_area
Throughput,0.475684891106215,catapult,FF,384,catapult_fpga_area
Throughput,0.475684891106215,catapult,DSP,1,catapult_fpga_area
Throughput,0.475684891106215,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540829665156129,catapult,CLB,236,catapult_fpga_area
Throughput,0.540829665156129,catapult,LUT,1137,catapult_fpga_area
Throughput,0.540829665156129,catapult,FF,572,catapult_fpga_area
Throughput,0.540829665156129,catapult,DSP,1,catapult_fpga_area
Throughput,0.540829665156129,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501523377258422,catapult,CLB,334,catapult_fpga_area
Throughput,0.501523377258422,catapult,LUT,1523,catapult_fpga_area
Throughput,0.501523377258422,catapult,FF,575,catapult_fpga_area
Throughput,0.501523377258422,catapult,DSP,1,catapult_fpga_area
Throughput,0.501523377258422,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556109193152294,catapult,CLB,378,catapult_fpga_area
Throughput,0.556109193152294,catapult,LUT,1701,catapult_fpga_area
Throughput,0.556109193152294,catapult,FF,277,catapult_fpga_area
Throughput,0.556109193152294,catapult,DSP,1,catapult_fpga_area
Throughput,0.556109193152294,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507017631031101,catapult,CLB,375,catapult_fpga_area
Throughput,0.507017631031101,catapult,LUT,1779,catapult_fpga_area
Throughput,0.507017631031101,catapult,FF,885,catapult_fpga_area
Throughput,0.507017631031101,catapult,DSP,1,catapult_fpga_area
Throughput,0.507017631031101,catapult,BRAM,0,catapult_fpga_area
Throughput,0.513169468058793,catapult,CLB,524,catapult_fpga_area
Throughput,0.513169468058793,catapult,LUT,2679,catapult_fpga_area
Throughput,0.513169468058793,catapult,FF,885,catapult_fpga_area
Throughput,0.513169468058793,catapult,DSP,1,catapult_fpga_area
Throughput,0.513169468058793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523611474002952,catapult,CLB,546,catapult_fpga_area
Throughput,0.523611474002952,catapult,LUT,2659,catapult_fpga_area
Throughput,0.523611474002952,catapult,FF,289,catapult_fpga_area
Throughput,0.523611474002952,catapult,DSP,1,catapult_fpga_area
Throughput,0.523611474002952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,catapult_fpga_area
Throughput,0.440538337848851,catapult,CLB,178,catapult_fpga_area
Throughput,0.440538337848851,catapult,LUT,971,catapult_fpga_area
Throughput,0.440538337848851,catapult,FF,526,catapult_fpga_area
Throughput,0.440538337848851,catapult,DSP,1,catapult_fpga_area
Throughput,0.440538337848851,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476574004794334,catapult,CLB,297,catapult_fpga_area
Throughput,0.476574004794334,catapult,LUT,1167,catapult_fpga_area
Throughput,0.476574004794334,catapult,FF,382,catapult_fpga_area
Throughput,0.476574004794334,catapult,DSP,1,catapult_fpga_area
Throughput,0.476574004794334,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564224233995074,catapult,CLB,239,catapult_fpga_area
Throughput,0.564224233995074,catapult,LUT,1138,catapult_fpga_area
Throughput,0.564224233995074,catapult,FF,569,catapult_fpga_area
Throughput,0.564224233995074,catapult,DSP,1,catapult_fpga_area
Throughput,0.564224233995074,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536108516941565,catapult,CLB,312,catapult_fpga_area
Throughput,0.536108516941565,catapult,LUT,1510,catapult_fpga_area
Throughput,0.536108516941565,catapult,FF,572,catapult_fpga_area
Throughput,0.536108516941565,catapult,DSP,1,catapult_fpga_area
Throughput,0.536108516941565,catapult,BRAM,0,catapult_fpga_area
Throughput,0.560301307631192,catapult,CLB,401,catapult_fpga_area
Throughput,0.560301307631192,catapult,LUT,1838,catapult_fpga_area
Throughput,0.560301307631192,catapult,FF,281,catapult_fpga_area
Throughput,0.560301307631192,catapult,DSP,1,catapult_fpga_area
Throughput,0.560301307631192,catapult,BRAM,0,catapult_fpga_area
Throughput,0.472769873590791,catapult,CLB,415,catapult_fpga_area
Throughput,0.472769873590791,catapult,LUT,1861,catapult_fpga_area
Throughput,0.472769873590791,catapult,FF,886,catapult_fpga_area
Throughput,0.472769873590791,catapult,DSP,1,catapult_fpga_area
Throughput,0.472769873590791,catapult,BRAM,0,catapult_fpga_area
Throughput,0.482325658567454,catapult,CLB,506,catapult_fpga_area
Throughput,0.482325658567454,catapult,LUT,2707,catapult_fpga_area
Throughput,0.482325658567454,catapult,FF,887,catapult_fpga_area
Throughput,0.482325658567454,catapult,DSP,1,catapult_fpga_area
Throughput,0.482325658567454,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,catapult_fpga_area
Throughput,0.460502896793472,catapult,CLB,617,catapult_fpga_area
Throughput,0.460502896793472,catapult,LUT,3023,catapult_fpga_area
Throughput,0.460502896793472,catapult,FF,1504,catapult_fpga_area
Throughput,0.460502896793472,catapult,DSP,1,catapult_fpga_area
Throughput,0.460502896793472,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485411915697542,catapult,CLB,779,catapult_fpga_area
Throughput,0.485411915697542,catapult,LUT,4633,catapult_fpga_area
Throughput,0.485411915697542,catapult,FF,1502,catapult_fpga_area
Throughput,0.485411915697542,catapult,DSP,1,catapult_fpga_area
Throughput,0.485411915697542,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503195290092085,catapult,CLB,819,catapult_fpga_area
Throughput,0.503195290092085,catapult,LUT,4281,catapult_fpga_area
Throughput,0.503195290092085,catapult,FF,300,catapult_fpga_area
Throughput,0.503195290092085,catapult,DSP,1,catapult_fpga_area
Throughput,0.503195290092085,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553757995573259,catapult,CLB,219,catapult_fpga_area
Throughput,0.553757995573259,catapult,LUT,1035,catapult_fpga_area
Throughput,0.553757995573259,catapult,FF,568,catapult_fpga_area
Throughput,0.553757995573259,catapult,DSP,1,catapult_fpga_area
Throughput,0.553757995573259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.511508166483632,catapult,CLB,272,catapult_fpga_area
Throughput,0.511508166483632,catapult,LUT,1367,catapult_fpga_area
Throughput,0.511508166483632,catapult,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,DSP,1,catapult_fpga_area
Throughput,0.511508166483632,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548353841767015,catapult,CLB,314,catapult_fpga_area
Throughput,0.548353841767015,catapult,LUT,1473,catapult_fpga_area
Throughput,0.548353841767015,catapult,FF,275,catapult_fpga_area
Throughput,0.548353841767015,catapult,DSP,1,catapult_fpga_area
Throughput,0.548353841767015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491505072086591,catapult,CLB,376,catapult_fpga_area
Throughput,0.491505072086591,catapult,LUT,1801,catapult_fpga_area
Throughput,0.491505072086591,catapult,FF,882,catapult_fpga_area
Throughput,0.491505072086591,catapult,DSP,1,catapult_fpga_area
Throughput,0.491505072086591,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512438942899953,catapult,CLB,516,catapult_fpga_area
Throughput,0.512438942899953,catapult,LUT,2591,catapult_fpga_area
Throughput,0.512438942899953,catapult,FF,887,catapult_fpga_area
Throughput,0.512438942899953,catapult,DSP,1,catapult_fpga_area
Throughput,0.512438942899953,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51702912993821,catapult,CLB,559,catapult_fpga_area
Throughput,0.51702912993821,catapult,LUT,2771,catapult_fpga_area
Throughput,0.51702912993821,catapult,FF,287,catapult_fpga_area
Throughput,0.51702912993821,catapult,DSP,1,catapult_fpga_area
Throughput,0.51702912993821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486833585675409,catapult,CLB,687,catapult_fpga_area
Throughput,0.486833585675409,catapult,LUT,3141,catapult_fpga_area
Throughput,0.486833585675409,catapult,FF,1507,catapult_fpga_area
Throughput,0.486833585675409,catapult,DSP,1,catapult_fpga_area
Throughput,0.486833585675409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,catapult_fpga_area
Throughput,0.465860789615404,catapult,CLB,873,catapult_fpga_area
Throughput,0.465860789615404,catapult,LUT,4463,catapult_fpga_area
Throughput,0.465860789615404,catapult,FF,305,catapult_fpga_area
Throughput,0.465860789615404,catapult,DSP,1,catapult_fpga_area
Throughput,0.465860789615404,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501830930148647,catapult,CLB,330,catapult_fpga_area
Throughput,0.501830930148647,catapult,LUT,1607,catapult_fpga_area
Throughput,0.501830930148647,catapult,FF,877,catapult_fpga_area
Throughput,0.501830930148647,catapult,DSP,1,catapult_fpga_area
Throughput,0.501830930148647,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495714547734832,catapult,CLB,424,catapult_fpga_area
Throughput,0.495714547734832,catapult,LUT,2174,catapult_fpga_area
Throughput,0.495714547734832,catapult,FF,883,catapult_fpga_area
Throughput,0.495714547734832,catapult,DSP,1,catapult_fpga_area
Throughput,0.495714547734832,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505633515816469,catapult,CLB,479,catapult_fpga_area
Throughput,0.505633515816469,catapult,LUT,2235,catapult_fpga_area
Throughput,0.505633515816469,catapult,FF,280,catapult_fpga_area
Throughput,0.505633515816469,catapult,DSP,1,catapult_fpga_area
Throughput,0.505633515816469,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497690467386095,catapult,CLB,645,catapult_fpga_area
Throughput,0.497690467386095,catapult,LUT,3435,catapult_fpga_area
Throughput,0.497690467386095,catapult,FF,1509,catapult_fpga_area
Throughput,0.497690467386095,catapult,DSP,1,catapult_fpga_area
Throughput,0.497690467386095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47436462416328,catapult,CLB,869,catapult_fpga_area
Throughput,0.47436462416328,catapult,LUT,4461,catapult_fpga_area
Throughput,0.47436462416328,catapult,FF,314,catapult_fpga_area
Throughput,0.47436462416328,catapult,DSP,1,catapult_fpga_area
Throughput,0.47436462416328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483029716954246,catapult,CLB,150,catapult_fpga_area
Throughput,0.483029716954246,catapult,LUT,746,catapult_fpga_area
Throughput,0.483029716954246,catapult,FF,336,catapult_fpga_area
Throughput,0.483029716954246,catapult,DSP,1,catapult_fpga_area
Throughput,0.483029716954246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47638556742285,catapult,CLB,182,catapult_fpga_area
Throughput,0.47638556742285,catapult,LUT,836,catapult_fpga_area
Throughput,0.47638556742285,catapult,FF,337,catapult_fpga_area
Throughput,0.47638556742285,catapult,DSP,1,catapult_fpga_area
Throughput,0.47638556742285,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467059899965111,catapult,CLB,335,catapult_fpga_area
Throughput,0.467059899965111,catapult,LUT,1310,catapult_fpga_area
Throughput,0.467059899965111,catapult,FF,351,catapult_fpga_area
Throughput,0.467059899965111,catapult,DSP,1,catapult_fpga_area
Throughput,0.467059899965111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542668387287233,catapult,CLB,193,catapult_fpga_area
Throughput,0.542668387287233,catapult,LUT,992,catapult_fpga_area
Throughput,0.542668387287233,catapult,FF,264,catapult_fpga_area
Throughput,0.542668387287233,catapult,DSP,1,catapult_fpga_area
Throughput,0.542668387287233,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530339671953093,catapult,CLB,225,catapult_fpga_area
Throughput,0.530339671953093,catapult,LUT,1120,catapult_fpga_area
Throughput,0.530339671953093,catapult,FF,270,catapult_fpga_area
Throughput,0.530339671953093,catapult,DSP,1,catapult_fpga_area
Throughput,0.530339671953093,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524676038779855,catapult,CLB,250,catapult_fpga_area
Throughput,0.524676038779855,catapult,LUT,1289,catapult_fpga_area
Throughput,0.524676038779855,catapult,FF,265,catapult_fpga_area
Throughput,0.524676038779855,catapult,DSP,1,catapult_fpga_area
Throughput,0.524676038779855,catapult,BRAM,0,catapult_fpga_area
Throughput,0.502048105245348,catapult,CLB,341,catapult_fpga_area
Throughput,0.502048105245348,catapult,LUT,1738,catapult_fpga_area
Throughput,0.502048105245348,catapult,FF,266,catapult_fpga_area
Throughput,0.502048105245348,catapult,DSP,1,catapult_fpga_area
Throughput,0.502048105245348,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520102210486405,catapult,CLB,478,catapult_fpga_area
Throughput,0.520102210486405,catapult,LUT,2130,catapult_fpga_area
Throughput,0.520102210486405,catapult,FF,275,catapult_fpga_area
Throughput,0.520102210486405,catapult,DSP,1,catapult_fpga_area
Throughput,0.520102210486405,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509751287249438,catapult,CLB,346,catapult_fpga_area
Throughput,0.509751287249438,catapult,LUT,1851,catapult_fpga_area
Throughput,0.509751287249438,catapult,FF,272,catapult_fpga_area
Throughput,0.509751287249438,catapult,DSP,1,catapult_fpga_area
Throughput,0.509751287249438,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493642136107997,catapult,CLB,455,catapult_fpga_area
Throughput,0.493642136107997,catapult,LUT,2334,catapult_fpga_area
Throughput,0.493642136107997,catapult,FF,270,catapult_fpga_area
Throughput,0.493642136107997,catapult,DSP,1,catapult_fpga_area
Throughput,0.493642136107997,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523607361500617,catapult,CLB,681,catapult_fpga_area
Throughput,0.523607361500617,catapult,LUT,3412,catapult_fpga_area
Throughput,0.523607361500617,catapult,FF,293,catapult_fpga_area
Throughput,0.523607361500617,catapult,DSP,1,catapult_fpga_area
Throughput,0.523607361500617,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536558982855867,catapult,CLB,200,catapult_fpga_area
Throughput,0.536558982855867,catapult,LUT,1042,catapult_fpga_area
Throughput,0.536558982855867,catapult,FF,264,catapult_fpga_area
Throughput,0.536558982855867,catapult,DSP,1,catapult_fpga_area
Throughput,0.536558982855867,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521191652594492,catapult,CLB,238,catapult_fpga_area
Throughput,0.521191652594492,catapult,LUT,1209,catapult_fpga_area
Throughput,0.521191652594492,catapult,FF,270,catapult_fpga_area
Throughput,0.521191652594492,catapult,DSP,1,catapult_fpga_area
Throughput,0.521191652594492,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508298997736036,catapult,CLB,391,catapult_fpga_area
Throughput,0.508298997736036,catapult,LUT,1679,catapult_fpga_area
Throughput,0.508298997736036,catapult,FF,278,catapult_fpga_area
Throughput,0.508298997736036,catapult,DSP,1,catapult_fpga_area
Throughput,0.508298997736036,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500200580432754,catapult,CLB,271,catapult_fpga_area
Throughput,0.500200580432754,catapult,LUT,1441,catapult_fpga_area
Throughput,0.500200580432754,catapult,FF,269,catapult_fpga_area
Throughput,0.500200580432754,catapult,DSP,1,catapult_fpga_area
Throughput,0.500200580432754,catapult,BRAM,0,catapult_fpga_area
Throughput,0.447698917105859,catapult,CLB,332,catapult_fpga_area
Throughput,0.447698917105859,catapult,LUT,1717,catapult_fpga_area
Throughput,0.447698917105859,catapult,FF,274,catapult_fpga_area
Throughput,0.447698917105859,catapult,DSP,1,catapult_fpga_area
Throughput,0.447698917105859,catapult,BRAM,0,catapult_fpga_area
Throughput,0.497650591557258,catapult,CLB,488,catapult_fpga_area
Throughput,0.497650591557258,catapult,LUT,2479,catapult_fpga_area
Throughput,0.497650591557258,catapult,FF,286,catapult_fpga_area
Throughput,0.497650591557258,catapult,DSP,1,catapult_fpga_area
Throughput,0.497650591557258,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496076284626745,catapult,CLB,741,catapult_fpga_area
Throughput,0.496076284626745,catapult,LUT,3442,catapult_fpga_area
Throughput,0.496076284626745,catapult,FF,290,catapult_fpga_area
Throughput,0.496076284626745,catapult,DSP,1,catapult_fpga_area
Throughput,0.496076284626745,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489759136456691,catapult,CLB,540,catapult_fpga_area
Throughput,0.489759136456691,catapult,LUT,3088,catapult_fpga_area
Throughput,0.489759136456691,catapult,FF,279,catapult_fpga_area
Throughput,0.489759136456691,catapult,DSP,1,catapult_fpga_area
Throughput,0.489759136456691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476597399589268,catapult,CLB,295,catapult_fpga_area
Throughput,0.476597399589268,catapult,LUT,1547,catapult_fpga_area
Throughput,0.476597399589268,catapult,FF,267,catapult_fpga_area
Throughput,0.476597399589268,catapult,DSP,1,catapult_fpga_area
Throughput,0.476597399589268,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478242821097013,catapult,CLB,375,catapult_fpga_area
Throughput,0.478242821097013,catapult,LUT,1909,catapult_fpga_area
Throughput,0.478242821097013,catapult,FF,277,catapult_fpga_area
Throughput,0.478242821097013,catapult,DSP,1,catapult_fpga_area
Throughput,0.478242821097013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498620566203598,catapult,CLB,519,catapult_fpga_area
Throughput,0.498620566203598,catapult,LUT,2573,catapult_fpga_area
Throughput,0.498620566203598,catapult,FF,287,catapult_fpga_area
Throughput,0.498620566203598,catapult,DSP,1,catapult_fpga_area
Throughput,0.498620566203598,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490042819941607,catapult,CLB,458,catapult_fpga_area
Throughput,0.490042819941607,catapult,LUT,2400,catapult_fpga_area
Throughput,0.490042819941607,catapult,FF,281,catapult_fpga_area
Throughput,0.490042819941607,catapult,DSP,1,catapult_fpga_area
Throughput,0.490042819941607,catapult,BRAM,0,catapult_fpga_area
Throughput,0.47450552965019,catapult,CLB,560,catapult_fpga_area
Throughput,0.47450552965019,catapult,LUT,2942,catapult_fpga_area
Throughput,0.47450552965019,catapult,FF,287,catapult_fpga_area
Throughput,0.47450552965019,catapult,DSP,1,catapult_fpga_area
Throughput,0.47450552965019,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490770568685304,catapult,CLB,790,catapult_fpga_area
Throughput,0.490770568685304,catapult,LUT,4107,catapult_fpga_area
Throughput,0.490770568685304,catapult,FF,296,catapult_fpga_area
Throughput,0.490770568685304,catapult,DSP,1,catapult_fpga_area
Throughput,0.490770568685304,catapult,BRAM,0,catapult_fpga_area
Throughput,0.475274102456739,catapult,CLB,662,catapult_fpga_area
Throughput,0.475274102456739,catapult,LUT,3634,catapult_fpga_area
Throughput,0.475274102456739,catapult,FF,293,catapult_fpga_area
Throughput,0.475274102456739,catapult,DSP,1,catapult_fpga_area
Throughput,0.475274102456739,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494316350600792,catapult,CLB,408,catapult_fpga_area
Throughput,0.494316350600792,catapult,LUT,2281,catapult_fpga_area
Throughput,0.494316350600792,catapult,FF,284,catapult_fpga_area
Throughput,0.494316350600792,catapult,DSP,1,catapult_fpga_area
Throughput,0.494316350600792,catapult,BRAM,0,catapult_fpga_area
Throughput,0.476174830446047,catapult,CLB,515,catapult_fpga_area
Throughput,0.476174830446047,catapult,LUT,2765,catapult_fpga_area
Throughput,0.476174830446047,catapult,FF,288,catapult_fpga_area
Throughput,0.476174830446047,catapult,DSP,1,catapult_fpga_area
Throughput,0.476174830446047,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495114212946643,catapult,CLB,804,catapult_fpga_area
Throughput,0.495114212946643,catapult,LUT,4055,catapult_fpga_area
Throughput,0.495114212946643,catapult,FF,300,catapult_fpga_area
Throughput,0.495114212946643,catapult,DSP,1,catapult_fpga_area
Throughput,0.495114212946643,catapult,BRAM,0,catapult_fpga_area
Throughput,0.458842514695579,catapult,CLB,645,catapult_fpga_area
Throughput,0.458842514695579,catapult,LUT,3617,catapult_fpga_area
Throughput,0.458842514695579,catapult,FF,304,catapult_fpga_area
Throughput,0.458842514695579,catapult,DSP,1,catapult_fpga_area
Throughput,0.458842514695579,catapult,BRAM,0,catapult_fpga_area
Throughput,0.546489298100075,catapult,CLB,131,catapult_fpga_area
Throughput,0.546489298100075,catapult,LUT,659,catapult_fpga_area
Throughput,0.546489298100075,catapult,FF,264,catapult_fpga_area
Throughput,0.546489298100075,catapult,DSP,1,catapult_fpga_area
Throughput,0.546489298100075,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535922625635001,catapult,CLB,215,catapult_fpga_area
Throughput,0.535922625635001,catapult,LUT,991,catapult_fpga_area
Throughput,0.535922625635001,catapult,FF,266,catapult_fpga_area
Throughput,0.535922625635001,catapult,DSP,1,catapult_fpga_area
Throughput,0.535922625635001,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545386520881214,catapult,CLB,308,catapult_fpga_area
Throughput,0.545386520881214,catapult,LUT,1431,catapult_fpga_area
Throughput,0.545386520881214,catapult,FF,275,catapult_fpga_area
Throughput,0.545386520881214,catapult,DSP,1,catapult_fpga_area
Throughput,0.545386520881214,catapult,BRAM,0,catapult_fpga_area
Throughput,0.54532614593473,catapult,CLB,129,catapult_fpga_area
Throughput,0.54532614593473,catapult,LUT,643,catapult_fpga_area
Throughput,0.54532614593473,catapult,FF,265,catapult_fpga_area
Throughput,0.54532614593473,catapult,DSP,1,catapult_fpga_area
Throughput,0.54532614593473,catapult,BRAM,0,catapult_fpga_area
Throughput,0.548716716215786,catapult,CLB,221,catapult_fpga_area
Throughput,0.548716716215786,catapult,LUT,994,catapult_fpga_area
Throughput,0.548716716215786,catapult,FF,269,catapult_fpga_area
Throughput,0.548716716215786,catapult,DSP,1,catapult_fpga_area
Throughput,0.548716716215786,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544022579113123,catapult,CLB,350,catapult_fpga_area
Throughput,0.544022579113123,catapult,LUT,1525,catapult_fpga_area
Throughput,0.544022579113123,catapult,FF,277,catapult_fpga_area
Throughput,0.544022579113123,catapult,DSP,1,catapult_fpga_area
Throughput,0.544022579113123,catapult,BRAM,0,catapult_fpga_area
Throughput,0.552823990792164,catapult,CLB,145,catapult_fpga_area
Throughput,0.552823990792164,catapult,LUT,777,catapult_fpga_area
Throughput,0.552823990792164,catapult,FF,266,catapult_fpga_area
Throughput,0.552823990792164,catapult,DSP,1,catapult_fpga_area
Throughput,0.552823990792164,catapult,BRAM,0,catapult_fpga_area
Throughput,0.561363169411546,catapult,CLB,264,catapult_fpga_area
Throughput,0.561363169411546,catapult,LUT,1196,catapult_fpga_area
Throughput,0.561363169411546,catapult,FF,269,catapult_fpga_area
Throughput,0.561363169411546,catapult,DSP,1,catapult_fpga_area
Throughput,0.561363169411546,catapult,BRAM,0,catapult_fpga_area
Throughput,0.579879570610776,catapult,CLB,378,catapult_fpga_area
Throughput,0.579879570610776,catapult,LUT,1787,catapult_fpga_area
Throughput,0.579879570610776,catapult,FF,278,catapult_fpga_area
Throughput,0.579879570610776,catapult,DSP,1,catapult_fpga_area
Throughput,0.579879570610776,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523721987420198,catapult,CLB,155,catapult_fpga_area
Throughput,0.523721987420198,catapult,LUT,812,catapult_fpga_area
Throughput,0.523721987420198,catapult,FF,267,catapult_fpga_area
Throughput,0.523721987420198,catapult,DSP,1,catapult_fpga_area
Throughput,0.523721987420198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.536254849754798,catapult,CLB,252,catapult_fpga_area
Throughput,0.536254849754798,catapult,LUT,1322,catapult_fpga_area
Throughput,0.536254849754798,catapult,FF,270,catapult_fpga_area
Throughput,0.536254849754798,catapult,DSP,1,catapult_fpga_area
Throughput,0.536254849754798,catapult,BRAM,0,catapult_fpga_area
Throughput,0.540073158310025,catapult,CLB,149,catapult_fpga_area
Throughput,0.540073158310025,catapult,LUT,783,catapult_fpga_area
Throughput,0.540073158310025,catapult,FF,265,catapult_fpga_area
Throughput,0.540073158310025,catapult,DSP,1,catapult_fpga_area
Throughput,0.540073158310025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529491344140252,catapult,CLB,233,catapult_fpga_area
Throughput,0.529491344140252,catapult,LUT,1131,catapult_fpga_area
Throughput,0.529491344140252,catapult,FF,269,catapult_fpga_area
Throughput,0.529491344140252,catapult,DSP,1,catapult_fpga_area
Throughput,0.529491344140252,catapult,BRAM,0,catapult_fpga_area
Throughput,0.51757557250328,catapult,CLB,414,catapult_fpga_area
Throughput,0.51757557250328,catapult,LUT,1799,catapult_fpga_area
Throughput,0.51757557250328,catapult,FF,276,catapult_fpga_area
Throughput,0.51757557250328,catapult,DSP,1,catapult_fpga_area
Throughput,0.51757557250328,catapult,BRAM,0,catapult_fpga_area
Throughput,0.553705257154564,catapult,CLB,202,catapult_fpga_area
Throughput,0.553705257154564,catapult,LUT,935,catapult_fpga_area
Throughput,0.553705257154564,catapult,FF,266,catapult_fpga_area
Throughput,0.553705257154564,catapult,DSP,1,catapult_fpga_area
Throughput,0.553705257154564,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535070385833905,catapult,CLB,275,catapult_fpga_area
Throughput,0.535070385833905,catapult,LUT,1303,catapult_fpga_area
Throughput,0.535070385833905,catapult,FF,270,catapult_fpga_area
Throughput,0.535070385833905,catapult,DSP,1,catapult_fpga_area
Throughput,0.535070385833905,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523729941797892,catapult,CLB,458,catapult_fpga_area
Throughput,0.523729941797892,catapult,LUT,2249,catapult_fpga_area
Throughput,0.523729941797892,catapult,FF,278,catapult_fpga_area
Throughput,0.523729941797892,catapult,DSP,1,catapult_fpga_area
Throughput,0.523729941797892,catapult,BRAM,0,catapult_fpga_area
Throughput,0.547436164837409,catapult,CLB,233,catapult_fpga_area
Throughput,0.547436164837409,catapult,LUT,1257,catapult_fpga_area
Throughput,0.547436164837409,catapult,FF,270,catapult_fpga_area
Throughput,0.547436164837409,catapult,DSP,1,catapult_fpga_area
Throughput,0.547436164837409,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507897295040586,catapult,CLB,385,catapult_fpga_area
Throughput,0.507897295040586,catapult,LUT,1809,catapult_fpga_area
Throughput,0.507897295040586,catapult,FF,273,catapult_fpga_area
Throughput,0.507897295040586,catapult,DSP,1,catapult_fpga_area
Throughput,0.507897295040586,catapult,BRAM,0,catapult_fpga_area
Throughput,0.524656769541366,catapult,CLB,500,catapult_fpga_area
Throughput,0.524656769541366,catapult,LUT,2443,catapult_fpga_area
Throughput,0.524656769541366,catapult,FF,280,catapult_fpga_area
Throughput,0.524656769541366,catapult,DSP,1,catapult_fpga_area
Throughput,0.524656769541366,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504766255366296,catapult,CLB,262,catapult_fpga_area
Throughput,0.504766255366296,catapult,LUT,1297,catapult_fpga_area
Throughput,0.504766255366296,catapult,FF,266,catapult_fpga_area
Throughput,0.504766255366296,catapult,DSP,1,catapult_fpga_area
Throughput,0.504766255366296,catapult,BRAM,0,catapult_fpga_area
Throughput,0.474624216276763,catapult,CLB,378,catapult_fpga_area
Throughput,0.474624216276763,catapult,LUT,1870,catapult_fpga_area
Throughput,0.474624216276763,catapult,FF,270,catapult_fpga_area
Throughput,0.474624216276763,catapult,DSP,1,catapult_fpga_area
Throughput,0.474624216276763,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,catapult_fpga_area
Throughput,0.534277080368095,catapult,CLB,260,catapult_fpga_area
Throughput,0.534277080368095,catapult,LUT,1405,catapult_fpga_area
Throughput,0.534277080368095,catapult,FF,270,catapult_fpga_area
Throughput,0.534277080368095,catapult,DSP,1,catapult_fpga_area
Throughput,0.534277080368095,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518020911468154,catapult,CLB,427,catapult_fpga_area
Throughput,0.518020911468154,catapult,LUT,2251,catapult_fpga_area
Throughput,0.518020911468154,catapult,FF,273,catapult_fpga_area
Throughput,0.518020911468154,catapult,DSP,1,catapult_fpga_area
Throughput,0.518020911468154,catapult,BRAM,0,catapult_fpga_area
Throughput,0.531388592787356,catapult,CLB,591,catapult_fpga_area
Throughput,0.531388592787356,catapult,LUT,2945,catapult_fpga_area
Throughput,0.531388592787356,catapult,FF,283,catapult_fpga_area
Throughput,0.531388592787356,catapult,DSP,1,catapult_fpga_area
Throughput,0.531388592787356,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535127079303158,catapult,CLB,457,catapult_fpga_area
Throughput,0.535127079303158,catapult,LUT,2498,catapult_fpga_area
Throughput,0.535127079303158,catapult,FF,272,catapult_fpga_area
Throughput,0.535127079303158,catapult,DSP,1,catapult_fpga_area
Throughput,0.535127079303158,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528973183704452,catapult,CLB,702,catapult_fpga_area
Throughput,0.528973183704452,catapult,LUT,3857,catapult_fpga_area
Throughput,0.528973183704452,catapult,FF,281,catapult_fpga_area
Throughput,0.528973183704452,catapult,DSP,1,catapult_fpga_area
Throughput,0.528973183704452,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494274326205238,catapult,CLB,115,catapult_fpga_area
Throughput,0.494274326205238,catapult,LUT,578,catapult_fpga_area
Throughput,0.494274326205238,catapult,FF,335,catapult_fpga_area
Throughput,0.494274326205238,catapult,DSP,1,catapult_fpga_area
Throughput,0.494274326205238,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480788647233831,catapult,CLB,151,catapult_fpga_area
Throughput,0.480788647233831,catapult,LUT,660,catapult_fpga_area
Throughput,0.480788647233831,catapult,FF,337,catapult_fpga_area
Throughput,0.480788647233831,catapult,DSP,1,catapult_fpga_area
Throughput,0.480788647233831,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516643142182259,catapult,CLB,218,catapult_fpga_area
Throughput,0.516643142182259,catapult,LUT,1009,catapult_fpga_area
Throughput,0.516643142182259,catapult,FF,348,catapult_fpga_area
Throughput,0.516643142182259,catapult,DSP,1,catapult_fpga_area
Throughput,0.516643142182259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.55203998094358,catapult,CLB,124,catapult_fpga_area
Throughput,0.55203998094358,catapult,LUT,583,catapult_fpga_area
Throughput,0.55203998094358,catapult,FF,265,catapult_fpga_area
Throughput,0.55203998094358,catapult,DSP,1,catapult_fpga_area
Throughput,0.55203998094358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.570963317890679,catapult,CLB,168,catapult_fpga_area
Throughput,0.570963317890679,catapult,LUT,854,catapult_fpga_area
Throughput,0.570963317890679,catapult,FF,267,catapult_fpga_area
Throughput,0.570963317890679,catapult,DSP,1,catapult_fpga_area
Throughput,0.570963317890679,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5427982880142,catapult,CLB,306,catapult_fpga_area
Throughput,0.5427982880142,catapult,LUT,1144,catapult_fpga_area
Throughput,0.5427982880142,catapult,FF,278,catapult_fpga_area
Throughput,0.5427982880142,catapult,DSP,1,catapult_fpga_area
Throughput,0.5427982880142,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520933450230799,catapult,CLB,164,catapult_fpga_area
Throughput,0.520933450230799,catapult,LUT,859,catapult_fpga_area
Throughput,0.520933450230799,catapult,FF,266,catapult_fpga_area
Throughput,0.520933450230799,catapult,DSP,1,catapult_fpga_area
Throughput,0.520933450230799,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487679984394241,catapult,CLB,207,catapult_fpga_area
Throughput,0.487679984394241,catapult,LUT,1106,catapult_fpga_area
Throughput,0.487679984394241,catapult,FF,270,catapult_fpga_area
Throughput,0.487679984394241,catapult,DSP,1,catapult_fpga_area
Throughput,0.487679984394241,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535918891891226,catapult,CLB,388,catapult_fpga_area
Throughput,0.535918891891226,catapult,LUT,1669,catapult_fpga_area
Throughput,0.535918891891226,catapult,FF,281,catapult_fpga_area
Throughput,0.535918891891226,catapult,DSP,1,catapult_fpga_area
Throughput,0.535918891891226,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501812295103767,catapult,CLB,244,catapult_fpga_area
Throughput,0.501812295103767,catapult,LUT,1249,catapult_fpga_area
Throughput,0.501812295103767,catapult,FF,267,catapult_fpga_area
Throughput,0.501812295103767,catapult,DSP,1,catapult_fpga_area
Throughput,0.501812295103767,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489044426751904,catapult,CLB,322,catapult_fpga_area
Throughput,0.489044426751904,catapult,LUT,1664,catapult_fpga_area
Throughput,0.489044426751904,catapult,FF,269,catapult_fpga_area
Throughput,0.489044426751904,catapult,DSP,1,catapult_fpga_area
Throughput,0.489044426751904,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49543260679793,catapult,CLB,578,catapult_fpga_area
Throughput,0.49543260679793,catapult,LUT,2531,catapult_fpga_area
Throughput,0.49543260679793,catapult,FF,286,catapult_fpga_area
Throughput,0.49543260679793,catapult,DSP,1,catapult_fpga_area
Throughput,0.49543260679793,catapult,BRAM,0,catapult_fpga_area
Throughput,0.549748682389845,catapult,CLB,133,catapult_fpga_area
Throughput,0.549748682389845,catapult,LUT,661,catapult_fpga_area
Throughput,0.549748682389845,catapult,FF,265,catapult_fpga_area
Throughput,0.549748682389845,catapult,DSP,1,catapult_fpga_area
Throughput,0.549748682389845,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529593134778275,catapult,CLB,179,catapult_fpga_area
Throughput,0.529593134778275,catapult,LUT,829,catapult_fpga_area
Throughput,0.529593134778275,catapult,FF,267,catapult_fpga_area
Throughput,0.529593134778275,catapult,DSP,1,catapult_fpga_area
Throughput,0.529593134778275,catapult,BRAM,0,catapult_fpga_area
Throughput,0.551748490967877,catapult,CLB,239,catapult_fpga_area
Throughput,0.551748490967877,catapult,LUT,1181,catapult_fpga_area
Throughput,0.551748490967877,catapult,FF,276,catapult_fpga_area
Throughput,0.551748490967877,catapult,DSP,1,catapult_fpga_area
Throughput,0.551748490967877,catapult,BRAM,0,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515836702606729,catapult,CLB,225,catapult_fpga_area
Throughput,0.515836702606729,catapult,LUT,1174,catapult_fpga_area
Throughput,0.515836702606729,catapult,FF,269,catapult_fpga_area
Throughput,0.515836702606729,catapult,DSP,1,catapult_fpga_area
Throughput,0.515836702606729,catapult,BRAM,0,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49676555944247,catapult,CLB,438,catapult_fpga_area
Throughput,0.49676555944247,catapult,LUT,2270,catapult_fpga_area
Throughput,0.49676555944247,catapult,FF,270,catapult_fpga_area
Throughput,0.49676555944247,catapult,DSP,1,catapult_fpga_area
Throughput,0.49676555944247,catapult,BRAM,0,catapult_fpga_area
Throughput,0.463687689648265,catapult,CLB,777,catapult_fpga_area
Throughput,0.463687689648265,catapult,LUT,3884,catapult_fpga_area
Throughput,0.463687689648265,catapult,FF,284,catapult_fpga_area
Throughput,0.463687689648265,catapult,DSP,1,catapult_fpga_area
Throughput,0.463687689648265,catapult,BRAM,0,catapult_fpga_area
Throughput,0.542030391644059,catapult,CLB,199,catapult_fpga_area
Throughput,0.542030391644059,catapult,LUT,965,catapult_fpga_area
Throughput,0.542030391644059,catapult,FF,266,catapult_fpga_area
Throughput,0.542030391644059,catapult,DSP,1,catapult_fpga_area
Throughput,0.542030391644059,catapult,BRAM,0,catapult_fpga_area
Throughput,0.466425959776358,catapult,CLB,265,catapult_fpga_area
Throughput,0.466425959776358,catapult,LUT,1272,catapult_fpga_area
Throughput,0.466425959776358,catapult,FF,270,catapult_fpga_area
Throughput,0.466425959776358,catapult,DSP,1,catapult_fpga_area
Throughput,0.466425959776358,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480692735915583,catapult,CLB,300,catapult_fpga_area
Throughput,0.480692735915583,catapult,LUT,1501,catapult_fpga_area
Throughput,0.480692735915583,catapult,FF,267,catapult_fpga_area
Throughput,0.480692735915583,catapult,DSP,1,catapult_fpga_area
Throughput,0.480692735915583,catapult,BRAM,0,catapult_fpga_area
Throughput,0.483208270979333,catapult,CLB,345,catapult_fpga_area
Throughput,0.483208270979333,catapult,LUT,1757,catapult_fpga_area
Throughput,0.483208270979333,catapult,FF,271,catapult_fpga_area
Throughput,0.483208270979333,catapult,DSP,1,catapult_fpga_area
Throughput,0.483208270979333,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486306342844999,catapult,CLB,587,catapult_fpga_area
Throughput,0.486306342844999,catapult,LUT,2828,catapult_fpga_area
Throughput,0.486306342844999,catapult,FF,280,catapult_fpga_area
Throughput,0.486306342844999,catapult,DSP,1,catapult_fpga_area
Throughput,0.486306342844999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491973211074711,catapult,CLB,380,catapult_fpga_area
Throughput,0.491973211074711,catapult,LUT,1915,catapult_fpga_area
Throughput,0.491973211074711,catapult,FF,268,catapult_fpga_area
Throughput,0.491973211074711,catapult,DSP,1,catapult_fpga_area
Throughput,0.491973211074711,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471128536585251,catapult,CLB,614,catapult_fpga_area
Throughput,0.471128536585251,catapult,LUT,2984,catapult_fpga_area
Throughput,0.471128536585251,catapult,FF,283,catapult_fpga_area
Throughput,0.471128536585251,catapult,DSP,1,catapult_fpga_area
Throughput,0.471128536585251,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454398601179346,catapult,CLB,293,catapult_fpga_area
Throughput,0.454398601179346,catapult,LUT,1570,catapult_fpga_area
Throughput,0.454398601179346,catapult,FF,267,catapult_fpga_area
Throughput,0.454398601179346,catapult,DSP,1,catapult_fpga_area
Throughput,0.454398601179346,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467710221713354,catapult,CLB,560,catapult_fpga_area
Throughput,0.467710221713354,catapult,LUT,3114,catapult_fpga_area
Throughput,0.467710221713354,catapult,FF,273,catapult_fpga_area
Throughput,0.467710221713354,catapult,DSP,1,catapult_fpga_area
Throughput,0.467710221713354,catapult,BRAM,0,catapult_fpga_area
Throughput,0.496122554177823,catapult,CLB,523,catapult_fpga_area
Throughput,0.496122554177823,catapult,LUT,2810,catapult_fpga_area
Throughput,0.496122554177823,catapult,FF,284,catapult_fpga_area
Throughput,0.496122554177823,catapult,DSP,1,catapult_fpga_area
Throughput,0.496122554177823,catapult,BRAM,0,catapult_fpga_area
Throughput,0.484420785333289,catapult,CLB,470,catapult_fpga_area
Throughput,0.484420785333289,catapult,LUT,2513,catapult_fpga_area
Throughput,0.484420785333289,catapult,FF,271,catapult_fpga_area
Throughput,0.484420785333289,catapult,DSP,1,catapult_fpga_area
Throughput,0.484420785333289,catapult,BRAM,0,catapult_fpga_area
Throughput,0.490688691392143,catapult,CLB,762,catapult_fpga_area
Throughput,0.490688691392143,catapult,LUT,4065,catapult_fpga_area
Throughput,0.490688691392143,catapult,FF,290,catapult_fpga_area
Throughput,0.490688691392143,catapult,DSP,1,catapult_fpga_area
Throughput,0.490688691392143,catapult,BRAM,0,catapult_fpga_area
Throughput,0.499950504900015,catapult,CLB,167,catapult_fpga_area
Throughput,0.499950504900015,catapult,LUT,747,catapult_fpga_area
Throughput,0.499950504900015,catapult,FF,503,catapult_fpga_area
Throughput,0.499950504900015,catapult,DSP,1,catapult_fpga_area
Throughput,0.499950504900015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487008559662445,catapult,CLB,175,catapult_fpga_area
Throughput,0.487008559662445,catapult,LUT,938,catapult_fpga_area
Throughput,0.487008559662445,catapult,FF,505,catapult_fpga_area
Throughput,0.487008559662445,catapult,DSP,1,catapult_fpga_area
Throughput,0.487008559662445,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49884094306878,catapult,CLB,252,catapult_fpga_area
Throughput,0.49884094306878,catapult,LUT,1089,catapult_fpga_area
Throughput,0.49884094306878,catapult,FF,361,catapult_fpga_area
Throughput,0.49884094306878,catapult,DSP,1,catapult_fpga_area
Throughput,0.49884094306878,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494692444760168,catapult,CLB,216,catapult_fpga_area
Throughput,0.494692444760168,catapult,LUT,1008,catapult_fpga_area
Throughput,0.494692444760168,catapult,FF,568,catapult_fpga_area
Throughput,0.494692444760168,catapult,DSP,1,catapult_fpga_area
Throughput,0.494692444760168,catapult,BRAM,0,catapult_fpga_area
Throughput,0.537052024766691,catapult,CLB,279,catapult_fpga_area
Throughput,0.537052024766691,catapult,LUT,1410,catapult_fpga_area
Throughput,0.537052024766691,catapult,FF,572,catapult_fpga_area
Throughput,0.537052024766691,catapult,DSP,1,catapult_fpga_area
Throughput,0.537052024766691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.545488564104998,catapult,CLB,341,catapult_fpga_area
Throughput,0.545488564104998,catapult,LUT,1596,catapult_fpga_area
Throughput,0.545488564104998,catapult,FF,274,catapult_fpga_area
Throughput,0.545488564104998,catapult,DSP,1,catapult_fpga_area
Throughput,0.545488564104998,catapult,BRAM,0,catapult_fpga_area
Throughput,0.508085417288013,catapult,CLB,398,catapult_fpga_area
Throughput,0.508085417288013,catapult,LUT,1637,catapult_fpga_area
Throughput,0.508085417288013,catapult,FF,880,catapult_fpga_area
Throughput,0.508085417288013,catapult,DSP,1,catapult_fpga_area
Throughput,0.508085417288013,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498887480917554,catapult,CLB,437,catapult_fpga_area
Throughput,0.498887480917554,catapult,LUT,2291,catapult_fpga_area
Throughput,0.498887480917554,catapult,FF,882,catapult_fpga_area
Throughput,0.498887480917554,catapult,DSP,1,catapult_fpga_area
Throughput,0.498887480917554,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507542075238037,catapult,CLB,505,catapult_fpga_area
Throughput,0.507542075238037,catapult,LUT,2413,catapult_fpga_area
Throughput,0.507542075238037,catapult,FF,289,catapult_fpga_area
Throughput,0.507542075238037,catapult,DSP,1,catapult_fpga_area
Throughput,0.507542075238037,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485081088580172,catapult,CLB,678,catapult_fpga_area
Throughput,0.485081088580172,catapult,LUT,2861,catapult_fpga_area
Throughput,0.485081088580172,catapult,FF,1504,catapult_fpga_area
Throughput,0.485081088580172,catapult,DSP,1,catapult_fpga_area
Throughput,0.485081088580172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506056484000518,catapult,CLB,750,catapult_fpga_area
Throughput,0.506056484000518,catapult,LUT,3975,catapult_fpga_area
Throughput,0.506056484000518,catapult,FF,1501,catapult_fpga_area
Throughput,0.506056484000518,catapult,DSP,1,catapult_fpga_area
Throughput,0.506056484000518,catapult,BRAM,0,catapult_fpga_area
Throughput,0.522075710375367,catapult,CLB,865,catapult_fpga_area
Throughput,0.522075710375367,catapult,LUT,4137,catapult_fpga_area
Throughput,0.522075710375367,catapult,FF,308,catapult_fpga_area
Throughput,0.522075710375367,catapult,DSP,1,catapult_fpga_area
Throughput,0.522075710375367,catapult,BRAM,0,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519724857660355,catapult,CLB,279,catapult_fpga_area
Throughput,0.519724857660355,catapult,LUT,1422,catapult_fpga_area
Throughput,0.519724857660355,catapult,FF,572,catapult_fpga_area
Throughput,0.519724857660355,catapult,DSP,1,catapult_fpga_area
Throughput,0.519724857660355,catapult,BRAM,0,catapult_fpga_area
Throughput,0.512244172454172,catapult,CLB,321,catapult_fpga_area
Throughput,0.512244172454172,catapult,LUT,1509,catapult_fpga_area
Throughput,0.512244172454172,catapult,FF,275,catapult_fpga_area
Throughput,0.512244172454172,catapult,DSP,1,catapult_fpga_area
Throughput,0.512244172454172,catapult,BRAM,0,catapult_fpga_area
Throughput,0.510906317152249,catapult,CLB,375,catapult_fpga_area
Throughput,0.510906317152249,catapult,LUT,1702,catapult_fpga_area
Throughput,0.510906317152249,catapult,FF,879,catapult_fpga_area
Throughput,0.510906317152249,catapult,DSP,1,catapult_fpga_area
Throughput,0.510906317152249,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503617230759933,catapult,CLB,453,catapult_fpga_area
Throughput,0.503617230759933,catapult,LUT,2348,catapult_fpga_area
Throughput,0.503617230759933,catapult,FF,879,catapult_fpga_area
Throughput,0.503617230759933,catapult,DSP,1,catapult_fpga_area
Throughput,0.503617230759933,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487076876317543,catapult,CLB,519,catapult_fpga_area
Throughput,0.487076876317543,catapult,LUT,2397,catapult_fpga_area
Throughput,0.487076876317543,catapult,FF,286,catapult_fpga_area
Throughput,0.487076876317543,catapult,DSP,1,catapult_fpga_area
Throughput,0.487076876317543,catapult,BRAM,0,catapult_fpga_area
Throughput,0.480480942203908,catapult,CLB,659,catapult_fpga_area
Throughput,0.480480942203908,catapult,LUT,2967,catapult_fpga_area
Throughput,0.480480942203908,catapult,FF,1502,catapult_fpga_area
Throughput,0.480480942203908,catapult,DSP,1,catapult_fpga_area
Throughput,0.480480942203908,catapult,BRAM,0,catapult_fpga_area
Throughput,0.504962264169999,catapult,CLB,808,catapult_fpga_area
Throughput,0.504962264169999,catapult,LUT,4323,catapult_fpga_area
Throughput,0.504962264169999,catapult,FF,1503,catapult_fpga_area
Throughput,0.504962264169999,catapult,DSP,1,catapult_fpga_area
Throughput,0.504962264169999,catapult,BRAM,0,catapult_fpga_area
Throughput,0.516252932961975,catapult,CLB,840,catapult_fpga_area
Throughput,0.516252932961975,catapult,LUT,4380,catapult_fpga_area
Throughput,0.516252932961975,catapult,FF,307,catapult_fpga_area
Throughput,0.516252932961975,catapult,DSP,1,catapult_fpga_area
Throughput,0.516252932961975,catapult,BRAM,0,catapult_fpga_area
Throughput,0.491273750015352,catapult,CLB,1253,catapult_fpga_area
Throughput,0.491273750015352,catapult,LUT,5250,catapult_fpga_area
Throughput,0.491273750015352,catapult,FF,2725,catapult_fpga_area
Throughput,0.491273750015352,catapult,DSP,1,catapult_fpga_area
Throughput,0.491273750015352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.535294652941712,catapult,CLB,373,catapult_fpga_area
Throughput,0.535294652941712,catapult,LUT,1603,catapult_fpga_area
Throughput,0.535294652941712,catapult,FF,877,catapult_fpga_area
Throughput,0.535294652941712,catapult,DSP,1,catapult_fpga_area
Throughput,0.535294652941712,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488624814322571,catapult,CLB,448,catapult_fpga_area
Throughput,0.488624814322571,catapult,LUT,2422,catapult_fpga_area
Throughput,0.488624814322571,catapult,FF,883,catapult_fpga_area
Throughput,0.488624814322571,catapult,DSP,1,catapult_fpga_area
Throughput,0.488624814322571,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501183042571991,catapult,CLB,496,catapult_fpga_area
Throughput,0.501183042571991,catapult,LUT,2260,catapult_fpga_area
Throughput,0.501183042571991,catapult,FF,285,catapult_fpga_area
Throughput,0.501183042571991,catapult,DSP,1,catapult_fpga_area
Throughput,0.501183042571991,catapult,BRAM,0,catapult_fpga_area
Throughput,0.505524625873862,catapult,CLB,659,catapult_fpga_area
Throughput,0.505524625873862,catapult,LUT,2887,catapult_fpga_area
Throughput,0.505524625873862,catapult,FF,1499,catapult_fpga_area
Throughput,0.505524625873862,catapult,DSP,1,catapult_fpga_area
Throughput,0.505524625873862,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479853817333088,catapult,CLB,739,catapult_fpga_area
Throughput,0.479853817333088,catapult,LUT,4151,catapult_fpga_area
Throughput,0.479853817333088,catapult,FF,1501,catapult_fpga_area
Throughput,0.479853817333088,catapult,DSP,1,catapult_fpga_area
Throughput,0.479853817333088,catapult,BRAM,0,catapult_fpga_area
Throughput,0.485581860604015,catapult,CLB,817,catapult_fpga_area
Throughput,0.485581860604015,catapult,LUT,4111,catapult_fpga_area
Throughput,0.485581860604015,catapult,FF,297,catapult_fpga_area
Throughput,0.485581860604015,catapult,DSP,1,catapult_fpga_area
Throughput,0.485581860604015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.518967213727306,catapult,CLB,560,catapult_fpga_area
Throughput,0.518967213727306,catapult,LUT,2519,catapult_fpga_area
Throughput,0.518967213727306,catapult,FF,1496,catapult_fpga_area
Throughput,0.518967213727306,catapult,DSP,1,catapult_fpga_area
Throughput,0.518967213727306,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487342496996752,catapult,CLB,820,catapult_fpga_area
Throughput,0.487342496996752,catapult,LUT,4640,catapult_fpga_area
Throughput,0.487342496996752,catapult,FF,1500,catapult_fpga_area
Throughput,0.487342496996752,catapult,DSP,1,catapult_fpga_area
Throughput,0.487342496996752,catapult,BRAM,0,catapult_fpga_area
Throughput,0.471470606400779,catapult,CLB,751,catapult_fpga_area
Throughput,0.471470606400779,catapult,LUT,3638,catapult_fpga_area
Throughput,0.471470606400779,catapult,FF,297,catapult_fpga_area
Throughput,0.471470606400779,catapult,DSP,1,catapult_fpga_area
Throughput,0.471470606400779,catapult,BRAM,0,catapult_fpga_area
Throughput,0.544518468705162,catapult,CLB,168,catapult_fpga_area
Throughput,0.544518468705162,catapult,LUT,841,catapult_fpga_area
Throughput,0.544518468705162,catapult,FF,264,catapult_fpga_area
Throughput,0.544518468705162,catapult,DSP,1,catapult_fpga_area
Throughput,0.544518468705162,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503118074265259,catapult,CLB,243,catapult_fpga_area
Throughput,0.503118074265259,catapult,LUT,1014,catapult_fpga_area
Throughput,0.503118074265259,catapult,FF,266,catapult_fpga_area
Throughput,0.503118074265259,catapult,DSP,1,catapult_fpga_area
Throughput,0.503118074265259,catapult,BRAM,0,catapult_fpga_area
Throughput,0.556513686619352,catapult,CLB,349,catapult_fpga_area
Throughput,0.556513686619352,catapult,LUT,1534,catapult_fpga_area
Throughput,0.556513686619352,catapult,FF,273,catapult_fpga_area
Throughput,0.556513686619352,catapult,DSP,1,catapult_fpga_area
Throughput,0.556513686619352,catapult,BRAM,0,catapult_fpga_area
Throughput,0.520317622689595,catapult,CLB,208,catapult_fpga_area
Throughput,0.520317622689595,catapult,LUT,1127,catapult_fpga_area
Throughput,0.520317622689595,catapult,FF,268,catapult_fpga_area
Throughput,0.520317622689595,catapult,DSP,1,catapult_fpga_area
Throughput,0.520317622689595,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519248273888926,catapult,CLB,260,catapult_fpga_area
Throughput,0.519248273888926,catapult,LUT,1316,catapult_fpga_area
Throughput,0.519248273888926,catapult,FF,276,catapult_fpga_area
Throughput,0.519248273888926,catapult,DSP,1,catapult_fpga_area
Throughput,0.519248273888926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.50514183877691,catapult,CLB,451,catapult_fpga_area
Throughput,0.50514183877691,catapult,LUT,2033,catapult_fpga_area
Throughput,0.50514183877691,catapult,FF,282,catapult_fpga_area
Throughput,0.50514183877691,catapult,DSP,1,catapult_fpga_area
Throughput,0.50514183877691,catapult,BRAM,0,catapult_fpga_area
Throughput,0.48509567784602,catapult,CLB,377,catapult_fpga_area
Throughput,0.48509567784602,catapult,LUT,1963,catapult_fpga_area
Throughput,0.48509567784602,catapult,FF,284,catapult_fpga_area
Throughput,0.48509567784602,catapult,DSP,1,catapult_fpga_area
Throughput,0.48509567784602,catapult,BRAM,0,catapult_fpga_area
Throughput,0.467311119855021,catapult,CLB,409,catapult_fpga_area
Throughput,0.467311119855021,catapult,LUT,1935,catapult_fpga_area
Throughput,0.467311119855021,catapult,FF,285,catapult_fpga_area
Throughput,0.467311119855021,catapult,DSP,1,catapult_fpga_area
Throughput,0.467311119855021,catapult,BRAM,0,catapult_fpga_area
Throughput,0.528809823594331,catapult,CLB,598,catapult_fpga_area
Throughput,0.528809823594331,catapult,LUT,3125,catapult_fpga_area
Throughput,0.528809823594331,catapult,FF,298,catapult_fpga_area
Throughput,0.528809823594331,catapult,DSP,1,catapult_fpga_area
Throughput,0.528809823594331,catapult,BRAM,0,catapult_fpga_area
Throughput,0.494437577255871,catapult,CLB,485,catapult_fpga_area
Throughput,0.494437577255871,catapult,LUT,2583,catapult_fpga_area
Throughput,0.494437577255871,catapult,FF,285,catapult_fpga_area
Throughput,0.494437577255871,catapult,DSP,1,catapult_fpga_area
Throughput,0.494437577255871,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488700033475952,catapult,CLB,661,catapult_fpga_area
Throughput,0.488700033475952,catapult,LUT,3110,catapult_fpga_area
Throughput,0.488700033475952,catapult,FF,289,catapult_fpga_area
Throughput,0.488700033475952,catapult,DSP,1,catapult_fpga_area
Throughput,0.488700033475952,catapult,BRAM,0,catapult_fpga_area
Throughput,0.501128541475403,catapult,CLB,911,catapult_fpga_area
Throughput,0.501128541475403,catapult,LUT,4633,catapult_fpga_area
Throughput,0.501128541475403,catapult,FF,314,catapult_fpga_area
Throughput,0.501128541475403,catapult,DSP,1,catapult_fpga_area
Throughput,0.501128541475403,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515684279519444,catapult,CLB,281,catapult_fpga_area
Throughput,0.515684279519444,catapult,LUT,1410,catapult_fpga_area
Throughput,0.515684279519444,catapult,FF,272,catapult_fpga_area
Throughput,0.515684279519444,catapult,DSP,1,catapult_fpga_area
Throughput,0.515684279519444,catapult,BRAM,0,catapult_fpga_area
Throughput,0.506321422965727,catapult,CLB,279,catapult_fpga_area
Throughput,0.506321422965727,catapult,LUT,1460,catapult_fpga_area
Throughput,0.506321422965727,catapult,FF,275,catapult_fpga_area
Throughput,0.506321422965727,catapult,DSP,1,catapult_fpga_area
Throughput,0.506321422965727,catapult,BRAM,0,catapult_fpga_area
Throughput,0.498042196127025,catapult,CLB,420,catapult_fpga_area
Throughput,0.498042196127025,catapult,LUT,2022,catapult_fpga_area
Throughput,0.498042196127025,catapult,FF,282,catapult_fpga_area
Throughput,0.498042196127025,catapult,DSP,1,catapult_fpga_area
Throughput,0.498042196127025,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487262946576491,catapult,CLB,354,catapult_fpga_area
Throughput,0.487262946576491,catapult,LUT,1916,catapult_fpga_area
Throughput,0.487262946576491,catapult,FF,282,catapult_fpga_area
Throughput,0.487262946576491,catapult,DSP,1,catapult_fpga_area
Throughput,0.487262946576491,catapult,BRAM,0,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492458490673821,catapult,CLB,671,catapult_fpga_area
Throughput,0.492458490673821,catapult,LUT,3122,catapult_fpga_area
Throughput,0.492458490673821,catapult,FF,293,catapult_fpga_area
Throughput,0.492458490673821,catapult,DSP,1,catapult_fpga_area
Throughput,0.492458490673821,catapult,BRAM,0,catapult_fpga_area
Throughput,0.4983209077015,catapult,CLB,553,catapult_fpga_area
Throughput,0.4983209077015,catapult,LUT,2857,catapult_fpga_area
Throughput,0.4983209077015,catapult,FF,300,catapult_fpga_area
Throughput,0.4983209077015,catapult,DSP,1,catapult_fpga_area
Throughput,0.4983209077015,catapult,BRAM,0,catapult_fpga_area
Throughput,0.479197325312209,catapult,CLB,660,catapult_fpga_area
Throughput,0.479197325312209,catapult,LUT,3706,catapult_fpga_area
Throughput,0.479197325312209,catapult,FF,301,catapult_fpga_area
Throughput,0.479197325312209,catapult,DSP,1,catapult_fpga_area
Throughput,0.479197325312209,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486855391290547,catapult,CLB,907,catapult_fpga_area
Throughput,0.486855391290547,catapult,LUT,4840,catapult_fpga_area
Throughput,0.486855391290547,catapult,FF,312,catapult_fpga_area
Throughput,0.486855391290547,catapult,DSP,1,catapult_fpga_area
Throughput,0.486855391290547,catapult,BRAM,0,catapult_fpga_area
Throughput,0.454264842763039,catapult,CLB,356,catapult_fpga_area
Throughput,0.454264842763039,catapult,LUT,1917,catapult_fpga_area
Throughput,0.454264842763039,catapult,FF,283,catapult_fpga_area
Throughput,0.454264842763039,catapult,DSP,1,catapult_fpga_area
Throughput,0.454264842763039,catapult,BRAM,0,catapult_fpga_area
Throughput,0.503413394521553,catapult,CLB,467,catapult_fpga_area
Throughput,0.503413394521553,catapult,LUT,2291,catapult_fpga_area
Throughput,0.503413394521553,catapult,FF,283,catapult_fpga_area
Throughput,0.503413394521553,catapult,DSP,1,catapult_fpga_area
Throughput,0.503413394521553,catapult,BRAM,0,catapult_fpga_area
Throughput,0.495171336710072,catapult,CLB,691,catapult_fpga_area
Throughput,0.495171336710072,catapult,LUT,3365,catapult_fpga_area
Throughput,0.495171336710072,catapult,FF,298,catapult_fpga_area
Throughput,0.495171336710072,catapult,DSP,1,catapult_fpga_area
Throughput,0.495171336710072,catapult,BRAM,0,catapult_fpga_area
Throughput,0.519502918827149,catapult,CLB,147,catapult_fpga_area
Throughput,0.519502918827149,catapult,LUT,736,catapult_fpga_area
Throughput,0.519502918827149,catapult,FF,263,catapult_fpga_area
Throughput,0.519502918827149,catapult,DSP,1,catapult_fpga_area
Throughput,0.519502918827149,catapult,BRAM,0,catapult_fpga_area
Throughput,0.563364729649717,catapult,CLB,218,catapult_fpga_area
Throughput,0.563364729649717,catapult,LUT,1125,catapult_fpga_area
Throughput,0.563364729649717,catapult,FF,265,catapult_fpga_area
Throughput,0.563364729649717,catapult,DSP,1,catapult_fpga_area
Throughput,0.563364729649717,catapult,BRAM,0,catapult_fpga_area
Throughput,0.509344173535597,catapult,CLB,384,catapult_fpga_area
Throughput,0.509344173535597,catapult,LUT,1665,catapult_fpga_area
Throughput,0.509344173535597,catapult,FF,272,catapult_fpga_area
Throughput,0.509344173535597,catapult,DSP,1,catapult_fpga_area
Throughput,0.509344173535597,catapult,BRAM,0,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,catapult_fpga_area
Throughput,0.530345297216111,catapult,CLB,258,catapult_fpga_area
Throughput,0.530345297216111,catapult,LUT,1456,catapult_fpga_area
Throughput,0.530345297216111,catapult,FF,268,catapult_fpga_area
Throughput,0.530345297216111,catapult,DSP,1,catapult_fpga_area
Throughput,0.530345297216111,catapult,BRAM,0,catapult_fpga_area
Throughput,0.523222717074641,catapult,CLB,521,catapult_fpga_area
Throughput,0.523222717074641,catapult,LUT,2398,catapult_fpga_area
Throughput,0.523222717074641,catapult,FF,276,catapult_fpga_area
Throughput,0.523222717074641,catapult,DSP,1,catapult_fpga_area
Throughput,0.523222717074641,catapult,BRAM,0,catapult_fpga_area
Throughput,0.481007884681246,catapult,CLB,294,catapult_fpga_area
Throughput,0.481007884681246,catapult,LUT,1623,catapult_fpga_area
Throughput,0.481007884681246,catapult,FF,265,catapult_fpga_area
Throughput,0.481007884681246,catapult,DSP,1,catapult_fpga_area
Throughput,0.481007884681246,catapult,BRAM,0,catapult_fpga_area
Throughput,0.500914419272382,catapult,CLB,380,catapult_fpga_area
Throughput,0.500914419272382,catapult,LUT,2088,catapult_fpga_area
Throughput,0.500914419272382,catapult,FF,266,catapult_fpga_area
Throughput,0.500914419272382,catapult,DSP,1,catapult_fpga_area
Throughput,0.500914419272382,catapult,BRAM,0,catapult_fpga_area
Throughput,0.493193194131198,catapult,CLB,277,catapult_fpga_area
Throughput,0.493193194131198,catapult,LUT,1316,catapult_fpga_area
Throughput,0.493193194131198,catapult,FF,264,catapult_fpga_area
Throughput,0.493193194131198,catapult,DSP,1,catapult_fpga_area
Throughput,0.493193194131198,catapult,BRAM,0,catapult_fpga_area
Throughput,0.488899297011701,catapult,CLB,386,catapult_fpga_area
Throughput,0.488899297011701,catapult,LUT,1914,catapult_fpga_area
Throughput,0.488899297011701,catapult,FF,269,catapult_fpga_area
Throughput,0.488899297011701,catapult,DSP,1,catapult_fpga_area
Throughput,0.488899297011701,catapult,BRAM,0,catapult_fpga_area
Throughput,0.478987994165926,catapult,CLB,545,catapult_fpga_area
Throughput,0.478987994165926,catapult,LUT,2710,catapult_fpga_area
Throughput,0.478987994165926,catapult,FF,283,catapult_fpga_area
Throughput,0.478987994165926,catapult,DSP,1,catapult_fpga_area
Throughput,0.478987994165926,catapult,BRAM,0,catapult_fpga_area
Throughput,0.457177132365581,catapult,CLB,348,catapult_fpga_area
Throughput,0.457177132365581,catapult,LUT,1859,catapult_fpga_area
Throughput,0.457177132365581,catapult,FF,265,catapult_fpga_area
Throughput,0.457177132365581,catapult,DSP,1,catapult_fpga_area
Throughput,0.457177132365581,catapult,BRAM,0,catapult_fpga_area
Throughput,0.49124599634513,catapult,CLB,513,catapult_fpga_area
Throughput,0.49124599634513,catapult,LUT,2511,catapult_fpga_area
Throughput,0.49124599634513,catapult,FF,268,catapult_fpga_area
Throughput,0.49124599634513,catapult,DSP,1,catapult_fpga_area
Throughput,0.49124599634513,catapult,BRAM,0,catapult_fpga_area
Throughput,0.515525568006071,catapult,CLB,555,catapult_fpga_area
Throughput,0.515525568006071,catapult,LUT,2971,catapult_fpga_area
Throughput,0.515525568006071,catapult,FF,269,catapult_fpga_area
Throughput,0.515525568006071,catapult,DSP,1,catapult_fpga_area
Throughput,0.515525568006071,catapult,BRAM,0,catapult_fpga_area
Throughput,0.492070771586653,catapult,CLB,364,catapult_fpga_area
Throughput,0.492070771586653,catapult,LUT,1961,catapult_fpga_area
Throughput,0.492070771586653,catapult,FF,265,catapult_fpga_area
Throughput,0.492070771586653,catapult,DSP,1,catapult_fpga_area
Throughput,0.492070771586653,catapult,BRAM,0,catapult_fpga_area
Throughput,0.487906505403809,catapult,CLB,552,catapult_fpga_area
Throughput,0.487906505403809,catapult,LUT,2761,catapult_fpga_area
Throughput,0.487906505403809,catapult,FF,274,catapult_fpga_area
Throughput,0.487906505403809,catapult,DSP,1,catapult_fpga_area
Throughput,0.487906505403809,catapult,BRAM,0,catapult_fpga_area
Throughput,0.486821972612369,catapult,CLB,622,catapult_fpga_area
Throughput,0.486821972612369,catapult,LUT,3378,catapult_fpga_area
Throughput,0.486821972612369,catapult,FF,268,catapult_fpga_area
Throughput,0.486821972612369,catapult,DSP,1,catapult_fpga_area
Throughput,0.486821972612369,catapult,BRAM,0,catapult_fpga_area
Throughput,0.489065474129415,catapult,CLB,627,catapult_fpga_area
Throughput,0.489065474129415,catapult,LUT,3401,catapult_fpga_area
Throughput,0.489065474129415,catapult,FF,266,catapult_fpga_area
Throughput,0.489065474129415,catapult,DSP,1,catapult_fpga_area
Throughput,0.489065474129415,catapult,BRAM,0,catapult_fpga_area
