

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:18:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4134|     4134|  13.766 us|  13.766 us|  4134|  4134|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5_loop6  |     4132|     4132|        38|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      384|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    14752|     8832|    -|
|Memory               |       36|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      837|    -|
|Register             |        -|     -|    11727|     1088|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       36|   160|    26479|    11141|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     5|        3|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1248  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1249  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1250  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1251  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1252  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1253  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1254  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1255  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1256  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1257  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1258  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1259  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1260  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1261  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1262  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1263  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1264  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1265  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1266  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1267  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1268  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1269  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1270  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1271  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1272  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1273  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1274  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1275  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1276  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1277  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1278  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1279  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1280   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1281   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1282   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1283   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1284   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1285   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1286   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1287   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1288   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1289   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1290   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1291   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1292   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1293   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1294   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1295   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1296   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1297   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1298   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1299   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1300   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1301   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1302   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1303   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1304   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1305   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1306   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1307   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1308   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1309   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1310   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1311   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 160|14752| 8832|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v11_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_16_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_17_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_18_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_19_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_20_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_21_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_22_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_23_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_24_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_25_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_26_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_27_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_28_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_29_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_30_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_31_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       36|  0|   0|    0|  9216| 1152|    36|       294912|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_1677_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln54_fu_1722_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln55_1_fu_1689_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln55_fu_1759_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln56_fu_1812_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln64_fu_1857_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln75_fu_1851_p2                 |         +|   0|  0|  15|           8|           8|
    |and_ln54_fu_1746_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2595                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2599                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op258_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1800_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp65_fu_1839_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp93_7_fu_1794_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln54_fu_1671_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln55_fu_1683_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln56_fu_1740_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln67_fu_1806_p2                |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter37  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_1765_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln54_1_fu_1752_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln54_fu_1728_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln55_1_fu_1782_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln55_2_fu_1695_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln55_fu_1770_p3              |    select|   0|  0|   5|           1|           1|
    |v24_1_fu_2201_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_2_fu_2208_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_3_fu_2215_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_fu_2194_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_fu_1735_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 384|         122|          86|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter12_empty_31_reg_1216  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_32_reg_1226  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_33_reg_1236  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_34_reg_1246  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_35_reg_1256  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_36_reg_1266  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_37_reg_1276  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_38_reg_1286  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_39_reg_1296  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_40_reg_1306  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_41_reg_1316  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_42_reg_1326  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_43_reg_1336  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_44_reg_1346  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_45_reg_1356  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_28_reg_1186   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_29_reg_1196   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_30_reg_1206   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_31_reg_1216   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_32_reg_1226   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_33_reg_1236   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_34_reg_1246   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_35_reg_1256   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_36_reg_1266   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_37_reg_1276   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_38_reg_1286   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_39_reg_1296   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_40_reg_1306   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_41_reg_1316   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_42_reg_1326   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_43_reg_1336   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_44_reg_1346   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_45_reg_1356   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_28_reg_1186   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_29_reg_1196   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_30_reg_1206   |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten20_load   |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   10|         20|
    |ap_sig_allocacmp_v14_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v15_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v16_load                |   9|          2|    5|         10|
    |indvar_flatten20_fu_162                  |   9|          2|   13|         26|
    |indvar_flatten_fu_154                    |   9|          2|   10|         20|
    |real_start                               |   9|          2|    1|          2|
    |v147_0_blk_n                             |   9|          2|    1|          2|
    |v147_1_blk_n                             |   9|          2|    1|          2|
    |v147_2_blk_n                             |   9|          2|    1|          2|
    |v147_3_blk_n                             |   9|          2|    1|          2|
    |v148_0_blk_n                             |   9|          2|    1|          2|
    |v148_1_blk_n                             |   9|          2|    1|          2|
    |v148_2_blk_n                             |   9|          2|    1|          2|
    |v148_3_blk_n                             |   9|          2|    1|          2|
    |v148_4_blk_n                             |   9|          2|    1|          2|
    |v148_5_blk_n                             |   9|          2|    1|          2|
    |v148_6_blk_n                             |   9|          2|    1|          2|
    |v148_7_blk_n                             |   9|          2|    1|          2|
    |v149_0_0_blk_n                           |   9|          2|    1|          2|
    |v149_0_1_blk_n                           |   9|          2|    1|          2|
    |v149_0_2_blk_n                           |   9|          2|    1|          2|
    |v149_0_3_blk_n                           |   9|          2|    1|          2|
    |v149_0_4_blk_n                           |   9|          2|    1|          2|
    |v149_0_5_blk_n                           |   9|          2|    1|          2|
    |v149_0_6_blk_n                           |   9|          2|    1|          2|
    |v149_0_7_blk_n                           |   9|          2|    1|          2|
    |v149_1_0_blk_n                           |   9|          2|    1|          2|
    |v149_1_1_blk_n                           |   9|          2|    1|          2|
    |v149_1_2_blk_n                           |   9|          2|    1|          2|
    |v149_1_3_blk_n                           |   9|          2|    1|          2|
    |v149_1_4_blk_n                           |   9|          2|    1|          2|
    |v149_1_5_blk_n                           |   9|          2|    1|          2|
    |v149_1_6_blk_n                           |   9|          2|    1|          2|
    |v149_1_7_blk_n                           |   9|          2|    1|          2|
    |v149_2_0_blk_n                           |   9|          2|    1|          2|
    |v149_2_1_blk_n                           |   9|          2|    1|          2|
    |v149_2_2_blk_n                           |   9|          2|    1|          2|
    |v149_2_3_blk_n                           |   9|          2|    1|          2|
    |v149_2_4_blk_n                           |   9|          2|    1|          2|
    |v149_2_5_blk_n                           |   9|          2|    1|          2|
    |v149_2_6_blk_n                           |   9|          2|    1|          2|
    |v149_2_7_blk_n                           |   9|          2|    1|          2|
    |v149_3_0_blk_n                           |   9|          2|    1|          2|
    |v149_3_1_blk_n                           |   9|          2|    1|          2|
    |v149_3_2_blk_n                           |   9|          2|    1|          2|
    |v149_3_3_blk_n                           |   9|          2|    1|          2|
    |v149_3_4_blk_n                           |   9|          2|    1|          2|
    |v149_3_5_blk_n                           |   9|          2|    1|          2|
    |v149_3_6_blk_n                           |   9|          2|    1|          2|
    |v149_3_7_blk_n                           |   9|          2|    1|          2|
    |v14_fu_158                               |   9|          2|    5|         10|
    |v15_fu_150                               |   9|          2|    5|         10|
    |v16_fu_146                               |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 837|        186| 1275|       2550|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |add_ln75_reg_2369                        |    8|   0|    8|          0|
    |ap_CS_fsm                                |    1|   0|    1|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_31_reg_1216  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_32_reg_1226  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_33_reg_1236  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_34_reg_1246  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_35_reg_1256  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_36_reg_1266  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_37_reg_1276  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_38_reg_1286  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_39_reg_1296  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_40_reg_1306  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_41_reg_1316  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_42_reg_1326  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_43_reg_1336  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_44_reg_1346  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_45_reg_1356  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_31_reg_1216  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_32_reg_1226  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_33_reg_1236  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_34_reg_1246  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_35_reg_1256  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_36_reg_1266  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_37_reg_1276  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_38_reg_1286  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_39_reg_1296  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_40_reg_1306  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_41_reg_1316  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_42_reg_1326  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_43_reg_1336  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_44_reg_1346  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_45_reg_1356  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_31_reg_1216  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_32_reg_1226  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_33_reg_1236  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_34_reg_1246  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_35_reg_1256  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_36_reg_1266  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_37_reg_1276  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_38_reg_1286  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_39_reg_1296  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_40_reg_1306  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_41_reg_1316  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_42_reg_1326  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_43_reg_1336  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_44_reg_1346  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_45_reg_1356  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_28_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_29_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_30_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_28_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_29_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_30_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_28_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_29_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_30_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_28_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_29_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_30_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_28_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_29_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_30_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_45_reg_1356   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_31_reg_1216   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_32_reg_1226   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_33_reg_1236   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_34_reg_1246   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_35_reg_1256   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_36_reg_1266   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_37_reg_1276   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_38_reg_1286   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_39_reg_1296   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_40_reg_1306   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_41_reg_1316   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_42_reg_1326   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_43_reg_1336   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_44_reg_1346   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_45_reg_1356   |   32|   0|   32|          0|
    |cmp21_reg_2353                           |    1|   0|    1|          0|
    |cmp65_reg_2361                           |    1|   0|    1|          0|
    |cmp93_7_reg_2349                         |    1|   0|    1|          0|
    |icmp_ln54_reg_2321                       |    1|   0|    1|          0|
    |icmp_ln55_reg_2325                       |    1|   0|    1|          0|
    |icmp_ln67_reg_2357                       |    1|   0|    1|          0|
    |indvar_flatten20_fu_162                  |   13|   0|   13|          0|
    |indvar_flatten_fu_154                    |   10|   0|   10|          0|
    |mux_case_0461_fu_166                     |   32|   0|   32|          0|
    |mux_case_1563_fu_170                     |   32|   0|   32|          0|
    |mux_case_2675_fu_174                     |   32|   0|   32|          0|
    |mux_case_3787_fu_178                     |   32|   0|   32|          0|
    |mux_case_4889_fu_182                     |   32|   0|   32|          0|
    |mux_case_59811_fu_186                    |   32|   0|   32|          0|
    |mux_case_610813_fu_190                   |   32|   0|   32|          0|
    |mux_case_711815_fu_194                   |   32|   0|   32|          0|
    |select_ln54_1_reg_2333                   |    5|   0|    5|          0|
    |select_ln55_1_reg_2344                   |    5|   0|    5|          0|
    |start_once_reg                           |    1|   0|    1|          0|
    |tmp24_reg_3152                           |   32|   0|   32|          0|
    |tmp25_reg_3072                           |   32|   0|   32|          0|
    |tmp26_reg_3077                           |   32|   0|   32|          0|
    |tmp27_reg_3157                           |   32|   0|   32|          0|
    |tmp28_reg_3082                           |   32|   0|   32|          0|
    |tmp29_reg_3087                           |   32|   0|   32|          0|
    |tmp30_reg_3052                           |   32|   0|   32|          0|
    |tmp31_reg_3162                           |   32|   0|   32|          0|
    |tmp32_reg_3092                           |   32|   0|   32|          0|
    |tmp33_reg_3097                           |   32|   0|   32|          0|
    |tmp34_reg_3167                           |   32|   0|   32|          0|
    |tmp35_reg_3102                           |   32|   0|   32|          0|
    |tmp36_reg_3107                           |   32|   0|   32|          0|
    |tmp37_reg_3057                           |   32|   0|   32|          0|
    |tmp38_reg_3172                           |   32|   0|   32|          0|
    |tmp39_reg_3112                           |   32|   0|   32|          0|
    |tmp40_reg_3117                           |   32|   0|   32|          0|
    |tmp41_reg_3177                           |   32|   0|   32|          0|
    |tmp42_reg_3122                           |   32|   0|   32|          0|
    |tmp43_reg_3127                           |   32|   0|   32|          0|
    |tmp44_reg_3062                           |   32|   0|   32|          0|
    |tmp45_reg_3182                           |   32|   0|   32|          0|
    |tmp46_reg_3132                           |   32|   0|   32|          0|
    |tmp47_reg_3137                           |   32|   0|   32|          0|
    |tmp48_reg_3187                           |   32|   0|   32|          0|
    |tmp49_reg_3142                           |   32|   0|   32|          0|
    |tmp50_reg_3147                           |   32|   0|   32|          0|
    |tmp51_reg_3067                           |   32|   0|   32|          0|
    |trunc_ln55_reg_2339                      |    4|   0|    4|          0|
    |v11_1_addr_reg_2894                      |    8|   0|    8|          0|
    |v11_2_addr_reg_2900                      |    8|   0|    8|          0|
    |v11_3_addr_reg_2906                      |    8|   0|    8|          0|
    |v11_addr_reg_2888                        |    8|   0|    8|          0|
    |v13_10_addr_reg_2424                     |    8|   0|    8|          0|
    |v13_11_addr_reg_2429                     |    8|   0|    8|          0|
    |v13_12_addr_reg_2434                     |    8|   0|    8|          0|
    |v13_13_addr_reg_2439                     |    8|   0|    8|          0|
    |v13_14_addr_reg_2444                     |    8|   0|    8|          0|
    |v13_15_addr_reg_2449                     |    8|   0|    8|          0|
    |v13_16_addr_reg_2454                     |    8|   0|    8|          0|
    |v13_17_addr_reg_2459                     |    8|   0|    8|          0|
    |v13_18_addr_reg_2464                     |    8|   0|    8|          0|
    |v13_19_addr_reg_2469                     |    8|   0|    8|          0|
    |v13_1_addr_reg_2379                      |    8|   0|    8|          0|
    |v13_20_addr_reg_2474                     |    8|   0|    8|          0|
    |v13_21_addr_reg_2479                     |    8|   0|    8|          0|
    |v13_22_addr_reg_2484                     |    8|   0|    8|          0|
    |v13_23_addr_reg_2489                     |    8|   0|    8|          0|
    |v13_24_addr_reg_2494                     |    8|   0|    8|          0|
    |v13_25_addr_reg_2499                     |    8|   0|    8|          0|
    |v13_26_addr_reg_2504                     |    8|   0|    8|          0|
    |v13_27_addr_reg_2509                     |    8|   0|    8|          0|
    |v13_28_addr_reg_2514                     |    8|   0|    8|          0|
    |v13_29_addr_reg_2519                     |    8|   0|    8|          0|
    |v13_2_addr_reg_2384                      |    8|   0|    8|          0|
    |v13_30_addr_reg_2524                     |    8|   0|    8|          0|
    |v13_31_addr_reg_2529                     |    8|   0|    8|          0|
    |v13_3_addr_reg_2389                      |    8|   0|    8|          0|
    |v13_4_addr_reg_2394                      |    8|   0|    8|          0|
    |v13_5_addr_reg_2399                      |    8|   0|    8|          0|
    |v13_6_addr_reg_2404                      |    8|   0|    8|          0|
    |v13_7_addr_reg_2409                      |    8|   0|    8|          0|
    |v13_8_addr_reg_2414                      |    8|   0|    8|          0|
    |v13_9_addr_reg_2419                      |    8|   0|    8|          0|
    |v13_addr_reg_2374                        |    8|   0|    8|          0|
    |v14_fu_158                               |    5|   0|    5|          0|
    |v15_fu_150                               |    5|   0|    5|          0|
    |v16_fu_146                               |    5|   0|    5|          0|
    |v21_11_reg_2740                          |   32|   0|   32|          0|
    |v21_18_reg_2760                          |   32|   0|   32|          0|
    |v21_1_reg_2725                           |   32|   0|   32|          0|
    |v21_25_reg_2780                          |   32|   0|   32|          0|
    |v21_2_reg_2730                           |   32|   0|   32|          0|
    |v21_32_reg_2800                          |   32|   0|   32|          0|
    |v21_39_reg_2820                          |   32|   0|   32|          0|
    |v21_3_reg_2735                           |   32|   0|   32|          0|
    |v21_46_reg_2644                          |   32|   0|   32|          0|
    |v21_47_reg_2649                          |   32|   0|   32|          0|
    |v21_48_reg_2654                          |   32|   0|   32|          0|
    |v21_49_reg_2659                          |   32|   0|   32|          0|
    |v21_4_reg_2624                           |   32|   0|   32|          0|
    |v21_reg_2720                             |   32|   0|   32|          0|
    |v24_1_reg_2922                           |   32|   0|   32|          0|
    |v24_2_reg_2932                           |   32|   0|   32|          0|
    |v24_3_reg_2942                           |   32|   0|   32|          0|
    |v24_reg_2912                             |   32|   0|   32|          0|
    |v25_10_reg_2967                          |   32|   0|   32|          0|
    |v25_11_reg_2977                          |   32|   0|   32|          0|
    |v25_12_reg_2972                          |   32|   0|   32|          0|
    |v25_13_reg_2982                          |   32|   0|   32|          0|
    |v25_14_reg_2987                          |   32|   0|   32|          0|
    |v25_15_reg_2997                          |   32|   0|   32|          0|
    |v25_16_reg_2992                          |   32|   0|   32|          0|
    |v25_17_reg_3002                          |   32|   0|   32|          0|
    |v25_18_reg_3007                          |   32|   0|   32|          0|
    |v25_19_reg_3017                          |   32|   0|   32|          0|
    |v25_1_reg_2927                           |   32|   0|   32|          0|
    |v25_20_reg_3012                          |   32|   0|   32|          0|
    |v25_21_reg_3022                          |   32|   0|   32|          0|
    |v25_22_reg_3027                          |   32|   0|   32|          0|
    |v25_23_reg_3037                          |   32|   0|   32|          0|
    |v25_24_reg_3032                          |   32|   0|   32|          0|
    |v25_25_reg_3042                          |   32|   0|   32|          0|
    |v25_26_reg_3047                          |   32|   0|   32|          0|
    |v25_27_reg_2700                          |   32|   0|   32|          0|
    |v25_28_reg_2705                          |   32|   0|   32|          0|
    |v25_29_reg_2710                          |   32|   0|   32|          0|
    |v25_2_reg_2937                           |   32|   0|   32|          0|
    |v25_30_reg_2715                          |   32|   0|   32|          0|
    |v25_32_reg_2962                          |   32|   0|   32|          0|
    |v25_3_reg_2947                           |   32|   0|   32|          0|
    |v25_4_reg_2680                           |   32|   0|   32|          0|
    |v25_5_reg_2685                           |   32|   0|   32|          0|
    |v25_6_reg_2690                           |   32|   0|   32|          0|
    |v25_7_reg_2695                           |   32|   0|   32|          0|
    |v25_8_reg_2952                           |   32|   0|   32|          0|
    |v25_9_reg_2957                           |   32|   0|   32|          0|
    |v25_reg_2917                             |   32|   0|   32|          0|
    |v26_1_reg_3198                           |   32|   0|   32|          0|
    |v26_2_reg_3204                           |   32|   0|   32|          0|
    |v26_3_reg_3210                           |   32|   0|   32|          0|
    |v26_reg_3192                             |   32|   0|   32|          0|
    |add_ln75_reg_2369                        |   64|  32|    8|          0|
    |cmp21_reg_2353                           |   64|  32|    1|          0|
    |cmp65_reg_2361                           |   64|  32|    1|          0|
    |cmp93_7_reg_2349                         |   64|  32|    1|          0|
    |icmp_ln54_reg_2321                       |   64|  32|    1|          0|
    |icmp_ln67_reg_2357                       |   64|  32|    1|          0|
    |v11_1_addr_reg_2894                      |   64|  32|    8|          0|
    |v11_2_addr_reg_2900                      |   64|  32|    8|          0|
    |v11_3_addr_reg_2906                      |   64|  32|    8|          0|
    |v11_addr_reg_2888                        |   64|  32|    8|          0|
    |v13_10_addr_reg_2424                     |   64|  32|    8|          0|
    |v13_11_addr_reg_2429                     |   64|  32|    8|          0|
    |v13_12_addr_reg_2434                     |   64|  32|    8|          0|
    |v13_13_addr_reg_2439                     |   64|  32|    8|          0|
    |v13_14_addr_reg_2444                     |   64|  32|    8|          0|
    |v13_16_addr_reg_2454                     |   64|  32|    8|          0|
    |v13_18_addr_reg_2464                     |   64|  32|    8|          0|
    |v13_19_addr_reg_2469                     |   64|  32|    8|          0|
    |v13_20_addr_reg_2474                     |   64|  32|    8|          0|
    |v13_21_addr_reg_2479                     |   64|  32|    8|          0|
    |v13_22_addr_reg_2484                     |   64|  32|    8|          0|
    |v13_24_addr_reg_2494                     |   64|  32|    8|          0|
    |v13_26_addr_reg_2504                     |   64|  32|    8|          0|
    |v13_27_addr_reg_2509                     |   64|  32|    8|          0|
    |v13_28_addr_reg_2514                     |   64|  32|    8|          0|
    |v13_29_addr_reg_2519                     |   64|  32|    8|          0|
    |v13_2_addr_reg_2384                      |   64|  32|    8|          0|
    |v13_30_addr_reg_2524                     |   64|  32|    8|          0|
    |v13_3_addr_reg_2389                      |   64|  32|    8|          0|
    |v13_4_addr_reg_2394                      |   64|  32|    8|          0|
    |v13_5_addr_reg_2399                      |   64|  32|    8|          0|
    |v13_6_addr_reg_2404                      |   64|  32|    8|          0|
    |v13_8_addr_reg_2414                      |   64|  32|    8|          0|
    |v13_addr_reg_2374                        |   64|  32|    8|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |11727|1088| 9788|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v149_0_0_dout            |   in|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_empty_n         |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_read            |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_1_0_dout            |   in|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_empty_n         |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_read            |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_2_0_dout            |   in|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_empty_n         |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_read            |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_3_0_dout            |   in|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_empty_n         |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_read            |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_0_1_dout            |   in|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_empty_n         |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_read            |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_1_1_dout            |   in|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_empty_n         |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_read            |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_2_1_dout            |   in|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_empty_n         |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_read            |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_3_1_dout            |   in|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_empty_n         |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_read            |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_0_2_dout            |   in|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_empty_n         |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_read            |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_1_2_dout            |   in|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_empty_n         |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_read            |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_2_2_dout            |   in|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_empty_n         |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_read            |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_3_2_dout            |   in|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_empty_n         |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_read            |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_0_3_dout            |   in|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_empty_n         |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_read            |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_3_dout            |   in|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_empty_n         |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_read            |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_3_dout            |   in|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_empty_n         |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_read            |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_3_dout            |   in|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_empty_n         |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_read            |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_0_4_dout            |   in|   32|     ap_fifo|      v149_0_4|       pointer|
|v149_0_4_num_data_valid  |   in|    9|     ap_fifo|      v149_0_4|       pointer|
|v149_0_4_fifo_cap        |   in|    9|     ap_fifo|      v149_0_4|       pointer|
|v149_0_4_empty_n         |   in|    1|     ap_fifo|      v149_0_4|       pointer|
|v149_0_4_read            |  out|    1|     ap_fifo|      v149_0_4|       pointer|
|v149_1_4_dout            |   in|   32|     ap_fifo|      v149_1_4|       pointer|
|v149_1_4_num_data_valid  |   in|    9|     ap_fifo|      v149_1_4|       pointer|
|v149_1_4_fifo_cap        |   in|    9|     ap_fifo|      v149_1_4|       pointer|
|v149_1_4_empty_n         |   in|    1|     ap_fifo|      v149_1_4|       pointer|
|v149_1_4_read            |  out|    1|     ap_fifo|      v149_1_4|       pointer|
|v149_2_4_dout            |   in|   32|     ap_fifo|      v149_2_4|       pointer|
|v149_2_4_num_data_valid  |   in|    9|     ap_fifo|      v149_2_4|       pointer|
|v149_2_4_fifo_cap        |   in|    9|     ap_fifo|      v149_2_4|       pointer|
|v149_2_4_empty_n         |   in|    1|     ap_fifo|      v149_2_4|       pointer|
|v149_2_4_read            |  out|    1|     ap_fifo|      v149_2_4|       pointer|
|v149_3_4_dout            |   in|   32|     ap_fifo|      v149_3_4|       pointer|
|v149_3_4_num_data_valid  |   in|    9|     ap_fifo|      v149_3_4|       pointer|
|v149_3_4_fifo_cap        |   in|    9|     ap_fifo|      v149_3_4|       pointer|
|v149_3_4_empty_n         |   in|    1|     ap_fifo|      v149_3_4|       pointer|
|v149_3_4_read            |  out|    1|     ap_fifo|      v149_3_4|       pointer|
|v149_0_5_dout            |   in|   32|     ap_fifo|      v149_0_5|       pointer|
|v149_0_5_num_data_valid  |   in|    9|     ap_fifo|      v149_0_5|       pointer|
|v149_0_5_fifo_cap        |   in|    9|     ap_fifo|      v149_0_5|       pointer|
|v149_0_5_empty_n         |   in|    1|     ap_fifo|      v149_0_5|       pointer|
|v149_0_5_read            |  out|    1|     ap_fifo|      v149_0_5|       pointer|
|v149_1_5_dout            |   in|   32|     ap_fifo|      v149_1_5|       pointer|
|v149_1_5_num_data_valid  |   in|    9|     ap_fifo|      v149_1_5|       pointer|
|v149_1_5_fifo_cap        |   in|    9|     ap_fifo|      v149_1_5|       pointer|
|v149_1_5_empty_n         |   in|    1|     ap_fifo|      v149_1_5|       pointer|
|v149_1_5_read            |  out|    1|     ap_fifo|      v149_1_5|       pointer|
|v149_2_5_dout            |   in|   32|     ap_fifo|      v149_2_5|       pointer|
|v149_2_5_num_data_valid  |   in|    9|     ap_fifo|      v149_2_5|       pointer|
|v149_2_5_fifo_cap        |   in|    9|     ap_fifo|      v149_2_5|       pointer|
|v149_2_5_empty_n         |   in|    1|     ap_fifo|      v149_2_5|       pointer|
|v149_2_5_read            |  out|    1|     ap_fifo|      v149_2_5|       pointer|
|v149_3_5_dout            |   in|   32|     ap_fifo|      v149_3_5|       pointer|
|v149_3_5_num_data_valid  |   in|    9|     ap_fifo|      v149_3_5|       pointer|
|v149_3_5_fifo_cap        |   in|    9|     ap_fifo|      v149_3_5|       pointer|
|v149_3_5_empty_n         |   in|    1|     ap_fifo|      v149_3_5|       pointer|
|v149_3_5_read            |  out|    1|     ap_fifo|      v149_3_5|       pointer|
|v149_0_6_dout            |   in|   32|     ap_fifo|      v149_0_6|       pointer|
|v149_0_6_num_data_valid  |   in|    9|     ap_fifo|      v149_0_6|       pointer|
|v149_0_6_fifo_cap        |   in|    9|     ap_fifo|      v149_0_6|       pointer|
|v149_0_6_empty_n         |   in|    1|     ap_fifo|      v149_0_6|       pointer|
|v149_0_6_read            |  out|    1|     ap_fifo|      v149_0_6|       pointer|
|v149_1_6_dout            |   in|   32|     ap_fifo|      v149_1_6|       pointer|
|v149_1_6_num_data_valid  |   in|    9|     ap_fifo|      v149_1_6|       pointer|
|v149_1_6_fifo_cap        |   in|    9|     ap_fifo|      v149_1_6|       pointer|
|v149_1_6_empty_n         |   in|    1|     ap_fifo|      v149_1_6|       pointer|
|v149_1_6_read            |  out|    1|     ap_fifo|      v149_1_6|       pointer|
|v149_2_6_dout            |   in|   32|     ap_fifo|      v149_2_6|       pointer|
|v149_2_6_num_data_valid  |   in|    9|     ap_fifo|      v149_2_6|       pointer|
|v149_2_6_fifo_cap        |   in|    9|     ap_fifo|      v149_2_6|       pointer|
|v149_2_6_empty_n         |   in|    1|     ap_fifo|      v149_2_6|       pointer|
|v149_2_6_read            |  out|    1|     ap_fifo|      v149_2_6|       pointer|
|v149_3_6_dout            |   in|   32|     ap_fifo|      v149_3_6|       pointer|
|v149_3_6_num_data_valid  |   in|    9|     ap_fifo|      v149_3_6|       pointer|
|v149_3_6_fifo_cap        |   in|    9|     ap_fifo|      v149_3_6|       pointer|
|v149_3_6_empty_n         |   in|    1|     ap_fifo|      v149_3_6|       pointer|
|v149_3_6_read            |  out|    1|     ap_fifo|      v149_3_6|       pointer|
|v149_0_7_dout            |   in|   32|     ap_fifo|      v149_0_7|       pointer|
|v149_0_7_num_data_valid  |   in|    9|     ap_fifo|      v149_0_7|       pointer|
|v149_0_7_fifo_cap        |   in|    9|     ap_fifo|      v149_0_7|       pointer|
|v149_0_7_empty_n         |   in|    1|     ap_fifo|      v149_0_7|       pointer|
|v149_0_7_read            |  out|    1|     ap_fifo|      v149_0_7|       pointer|
|v149_1_7_dout            |   in|   32|     ap_fifo|      v149_1_7|       pointer|
|v149_1_7_num_data_valid  |   in|    9|     ap_fifo|      v149_1_7|       pointer|
|v149_1_7_fifo_cap        |   in|    9|     ap_fifo|      v149_1_7|       pointer|
|v149_1_7_empty_n         |   in|    1|     ap_fifo|      v149_1_7|       pointer|
|v149_1_7_read            |  out|    1|     ap_fifo|      v149_1_7|       pointer|
|v149_2_7_dout            |   in|   32|     ap_fifo|      v149_2_7|       pointer|
|v149_2_7_num_data_valid  |   in|    9|     ap_fifo|      v149_2_7|       pointer|
|v149_2_7_fifo_cap        |   in|    9|     ap_fifo|      v149_2_7|       pointer|
|v149_2_7_empty_n         |   in|    1|     ap_fifo|      v149_2_7|       pointer|
|v149_2_7_read            |  out|    1|     ap_fifo|      v149_2_7|       pointer|
|v149_3_7_dout            |   in|   32|     ap_fifo|      v149_3_7|       pointer|
|v149_3_7_num_data_valid  |   in|    9|     ap_fifo|      v149_3_7|       pointer|
|v149_3_7_fifo_cap        |   in|    9|     ap_fifo|      v149_3_7|       pointer|
|v149_3_7_empty_n         |   in|    1|     ap_fifo|      v149_3_7|       pointer|
|v149_3_7_read            |  out|    1|     ap_fifo|      v149_3_7|       pointer|
|v148_1_dout              |   in|   32|     ap_fifo|        v148_1|       pointer|
|v148_1_num_data_valid    |   in|    9|     ap_fifo|        v148_1|       pointer|
|v148_1_fifo_cap          |   in|    9|     ap_fifo|        v148_1|       pointer|
|v148_1_empty_n           |   in|    1|     ap_fifo|        v148_1|       pointer|
|v148_1_read              |  out|    1|     ap_fifo|        v148_1|       pointer|
|v148_7_dout              |   in|   32|     ap_fifo|        v148_7|       pointer|
|v148_7_num_data_valid    |   in|    9|     ap_fifo|        v148_7|       pointer|
|v148_7_fifo_cap          |   in|    9|     ap_fifo|        v148_7|       pointer|
|v148_7_empty_n           |   in|    1|     ap_fifo|        v148_7|       pointer|
|v148_7_read              |  out|    1|     ap_fifo|        v148_7|       pointer|
|v148_0_dout              |   in|   32|     ap_fifo|        v148_0|       pointer|
|v148_0_num_data_valid    |   in|    9|     ap_fifo|        v148_0|       pointer|
|v148_0_fifo_cap          |   in|    9|     ap_fifo|        v148_0|       pointer|
|v148_0_empty_n           |   in|    1|     ap_fifo|        v148_0|       pointer|
|v148_0_read              |  out|    1|     ap_fifo|        v148_0|       pointer|
|v148_2_dout              |   in|   32|     ap_fifo|        v148_2|       pointer|
|v148_2_num_data_valid    |   in|    9|     ap_fifo|        v148_2|       pointer|
|v148_2_fifo_cap          |   in|    9|     ap_fifo|        v148_2|       pointer|
|v148_2_empty_n           |   in|    1|     ap_fifo|        v148_2|       pointer|
|v148_2_read              |  out|    1|     ap_fifo|        v148_2|       pointer|
|v148_3_dout              |   in|   32|     ap_fifo|        v148_3|       pointer|
|v148_3_num_data_valid    |   in|    9|     ap_fifo|        v148_3|       pointer|
|v148_3_fifo_cap          |   in|    9|     ap_fifo|        v148_3|       pointer|
|v148_3_empty_n           |   in|    1|     ap_fifo|        v148_3|       pointer|
|v148_3_read              |  out|    1|     ap_fifo|        v148_3|       pointer|
|v148_4_dout              |   in|   32|     ap_fifo|        v148_4|       pointer|
|v148_4_num_data_valid    |   in|    9|     ap_fifo|        v148_4|       pointer|
|v148_4_fifo_cap          |   in|    9|     ap_fifo|        v148_4|       pointer|
|v148_4_empty_n           |   in|    1|     ap_fifo|        v148_4|       pointer|
|v148_4_read              |  out|    1|     ap_fifo|        v148_4|       pointer|
|v148_5_dout              |   in|   32|     ap_fifo|        v148_5|       pointer|
|v148_5_num_data_valid    |   in|    9|     ap_fifo|        v148_5|       pointer|
|v148_5_fifo_cap          |   in|    9|     ap_fifo|        v148_5|       pointer|
|v148_5_empty_n           |   in|    1|     ap_fifo|        v148_5|       pointer|
|v148_5_read              |  out|    1|     ap_fifo|        v148_5|       pointer|
|v148_6_dout              |   in|   32|     ap_fifo|        v148_6|       pointer|
|v148_6_num_data_valid    |   in|    9|     ap_fifo|        v148_6|       pointer|
|v148_6_fifo_cap          |   in|    9|     ap_fifo|        v148_6|       pointer|
|v148_6_empty_n           |   in|    1|     ap_fifo|        v148_6|       pointer|
|v148_6_read              |  out|    1|     ap_fifo|        v148_6|       pointer|
|v147_0_din               |  out|   32|     ap_fifo|        v147_0|       pointer|
|v147_0_num_data_valid    |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_fifo_cap          |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_full_n            |   in|    1|     ap_fifo|        v147_0|       pointer|
|v147_0_write             |  out|    1|     ap_fifo|        v147_0|       pointer|
|v147_1_din               |  out|   32|     ap_fifo|        v147_1|       pointer|
|v147_1_num_data_valid    |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_fifo_cap          |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_full_n            |   in|    1|     ap_fifo|        v147_1|       pointer|
|v147_1_write             |  out|    1|     ap_fifo|        v147_1|       pointer|
|v147_2_din               |  out|   32|     ap_fifo|        v147_2|       pointer|
|v147_2_num_data_valid    |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_fifo_cap          |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_full_n            |   in|    1|     ap_fifo|        v147_2|       pointer|
|v147_2_write             |  out|    1|     ap_fifo|        v147_2|       pointer|
|v147_3_din               |  out|   32|     ap_fifo|        v147_3|       pointer|
|v147_3_num_data_valid    |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_fifo_cap          |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_full_n            |   in|    1|     ap_fifo|        v147_3|       pointer|
|v147_3_write             |  out|    1|     ap_fifo|        v147_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

