[2021-09-09 10:03:08,839]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 10:03:08,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:09,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; ".

Peak memory: 14479360 bytes

[2021-09-09 10:03:09,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:09,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 35233792 bytes

[2021-09-09 10:03:09,867]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 10:03:09,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:09,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :243
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :243
score:100
	Report mapping result:
		klut_size()     :418
		klut.num_gates():261
		max delay       :7
		max area        :243
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :195
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9613312 bytes

[2021-09-09 10:03:09,939]mapper_test.py:220:[INFO]: area: 261 level: 7
[2021-09-09 12:02:51,376]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 12:02:51,376]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:52,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 12:02:52,277]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:52,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 35143680 bytes

[2021-09-09 12:02:52,460]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 12:02:52,461]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:54,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :243
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :304
score:100
	Report mapping result:
		klut_size()     :418
		klut.num_gates():261
		max delay       :7
		max area        :243
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :195
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17555456 bytes

[2021-09-09 12:02:54,587]mapper_test.py:220:[INFO]: area: 261 level: 7
[2021-09-09 13:32:53,223]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 13:32:53,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:54,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; ".

Peak memory: 14540800 bytes

[2021-09-09 13:32:54,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:54,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34623488 bytes

[2021-09-09 13:32:54,252]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 13:32:54,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:56,381]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :262
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :310
score:100
	Report mapping result:
		klut_size()     :437
		klut.num_gates():280
		max delay       :7
		max area        :262
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :210
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17494016 bytes

[2021-09-09 13:32:56,382]mapper_test.py:220:[INFO]: area: 280 level: 7
[2021-09-09 15:07:47,863]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 15:07:47,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:47,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:48,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 15:07:48,013]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 15:07:48,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:50,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17502208 bytes

[2021-09-09 15:07:50,307]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-09 15:36:51,911]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 15:36:51,911]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:51,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:52,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34648064 bytes

[2021-09-09 15:36:52,066]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 15:36:52,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:54,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17367040 bytes

[2021-09-09 15:36:54,361]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-09 16:14:55,722]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 16:14:55,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:55,723]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:55,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 35037184 bytes

[2021-09-09 16:14:55,874]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 16:14:55,874]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:58,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17494016 bytes

[2021-09-09 16:14:58,177]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-09 16:49:38,897]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 16:49:38,897]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:38,897]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:39,046]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 35037184 bytes

[2021-09-09 16:49:39,049]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 16:49:39,049]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:41,303]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17539072 bytes

[2021-09-09 16:49:41,304]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-09 17:26:00,242]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-09 17:26:00,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:00,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:00,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 35319808 bytes

[2021-09-09 17:26:00,393]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-09 17:26:00,394]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:02,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17510400 bytes

[2021-09-09 17:26:02,693]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-13 23:30:53,347]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-13 23:30:53,348]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:53,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:53,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34582528 bytes

[2021-09-13 23:30:53,485]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-13 23:30:53,485]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:55,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :308
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 15474688 bytes

[2021-09-13 23:30:55,529]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-13 23:42:30,991]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-13 23:42:30,992]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,992]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:31,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34422784 bytes

[2021-09-13 23:42:31,136]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-13 23:42:31,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:31,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-09-13 23:42:31,234]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-14 09:00:43,890]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-14 09:00:43,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:43,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:44,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34586624 bytes

[2021-09-14 09:00:44,028]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-14 09:00:44,029]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:46,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :309
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17412096 bytes

[2021-09-14 09:00:46,061]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-14 09:21:29,695]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-14 09:21:29,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,696]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34656256 bytes

[2021-09-14 09:21:29,874]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-14 09:21:29,875]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9596928 bytes

[2021-09-14 09:21:29,951]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-15 15:34:05,768]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-15 15:34:05,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:05,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:05,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34709504 bytes

[2021-09-15 15:34:05,947]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-15 15:34:05,947]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:07,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :292
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 16273408 bytes

[2021-09-15 15:34:07,725]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-15 15:54:50,684]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-15 15:54:50,684]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34566144 bytes

[2021-09-15 15:54:50,806]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-15 15:54:50,807]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 8568832 bytes

[2021-09-15 15:54:50,866]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-18 14:04:35,243]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-18 14:04:35,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:35,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:35,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34390016 bytes

[2021-09-18 14:04:35,426]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-18 14:04:35,426]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:37,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :313
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 17629184 bytes

[2021-09-18 14:04:37,241]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-18 16:29:09,680]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-18 16:29:09,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:09,680]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:09,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34693120 bytes

[2021-09-18 16:29:09,856]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-18 16:29:09,856]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:11,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :314
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13643776 bytes

[2021-09-18 16:29:11,664]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-22 08:59:18,955]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-22 08:59:18,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:18,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:19,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34594816 bytes

[2021-09-22 08:59:19,082]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-22 08:59:19,083]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:20,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :8
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13271040 bytes

[2021-09-22 08:59:20,005]mapper_test.py:220:[INFO]: area: 224 level: 8
[2021-09-22 11:27:49,265]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-22 11:27:49,265]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:49,266]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:49,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34832384 bytes

[2021-09-22 11:27:49,400]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-22 11:27:49,400]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:51,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13557760 bytes

[2021-09-22 11:27:51,450]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-23 16:46:53,453]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-23 16:46:53,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:53,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:53,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34590720 bytes

[2021-09-23 16:46:53,580]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-23 16:46:53,580]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:55,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
balancing!
	current map manager:
		current min nodes:689
		current min depth:16
rewriting!
	current map manager:
		current min nodes:689
		current min depth:16
balancing!
	current map manager:
		current min nodes:689
		current min depth:15
rewriting!
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13897728 bytes

[2021-09-23 16:46:55,413]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-23 17:09:52,461]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-23 17:09:52,461]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:52,461]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:52,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34676736 bytes

[2021-09-23 17:09:52,640]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-23 17:09:52,640]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:54,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
balancing!
	current map manager:
		current min nodes:689
		current min depth:16
rewriting!
	current map manager:
		current min nodes:689
		current min depth:16
balancing!
	current map manager:
		current min nodes:689
		current min depth:15
rewriting!
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13463552 bytes

[2021-09-23 17:09:54,465]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-23 18:11:27,758]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-23 18:11:27,758]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:27,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:27,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34684928 bytes

[2021-09-23 18:11:27,888]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-23 18:11:27,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:29,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
balancing!
	current map manager:
		current min nodes:689
		current min depth:16
rewriting!
	current map manager:
		current min nodes:689
		current min depth:16
balancing!
	current map manager:
		current min nodes:689
		current min depth:15
rewriting!
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13725696 bytes

[2021-09-23 18:11:29,752]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-27 16:38:35,858]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-27 16:38:35,859]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:35,859]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:36,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34512896 bytes

[2021-09-27 16:38:36,037]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-27 16:38:36,037]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:37,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
balancing!
	current map manager:
		current min nodes:689
		current min depth:16
rewriting!
	current map manager:
		current min nodes:689
		current min depth:16
balancing!
	current map manager:
		current min nodes:689
		current min depth:15
rewriting!
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13262848 bytes

[2021-09-27 16:38:37,870]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-27 17:45:19,818]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-27 17:45:19,818]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:19,818]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:19,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34590720 bytes

[2021-09-27 17:45:19,944]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-27 17:45:19,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:21,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
balancing!
	current map manager:
		current min nodes:689
		current min depth:16
rewriting!
	current map manager:
		current min nodes:689
		current min depth:16
balancing!
	current map manager:
		current min nodes:689
		current min depth:15
rewriting!
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :306
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13324288 bytes

[2021-09-27 17:45:21,785]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-28 02:11:33,525]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-28 02:11:33,525]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:33,525]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:33,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34996224 bytes

[2021-09-28 02:11:33,705]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-28 02:11:33,706]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:35,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13950976 bytes

[2021-09-28 02:11:35,515]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-28 16:50:57,903]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-28 16:50:57,903]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:57,904]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:58,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34598912 bytes

[2021-09-28 16:50:58,036]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-28 16:50:58,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:59,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 13631488 bytes

[2021-09-28 16:50:59,820]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-09-28 17:30:00,726]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-09-28 17:30:00,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:00,726]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:00,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-09-28 17:30:00,852]mapper_test.py:156:[INFO]: area: 187 level: 7
[2021-09-28 17:30:00,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:02,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 14737408 bytes

[2021-09-28 17:30:02,622]mapper_test.py:220:[INFO]: area: 224 level: 7
[2021-10-09 10:42:45,337]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-09 10:42:45,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:45,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:45,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34447360 bytes

[2021-10-09 10:42:45,463]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-09 10:42:45,463]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:45,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :300
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9084928 bytes

[2021-10-09 10:42:45,645]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-09 11:25:17,944]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-09 11:25:17,944]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,945]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:18,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34635776 bytes

[2021-10-09 11:25:18,070]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-09 11:25:18,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:18,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :300
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9113600 bytes

[2021-10-09 11:25:18,252]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-09 16:33:17,209]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-09 16:33:17,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:17,209]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:17,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34955264 bytes

[2021-10-09 16:33:17,373]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-09 16:33:17,373]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:18,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-10-09 16:33:18,523]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-09 16:50:21,498]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-09 16:50:21,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:21,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:21,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34533376 bytes

[2021-10-09 16:50:21,624]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-09 16:50:21,624]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:22,494]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 11747328 bytes

[2021-10-09 16:50:22,495]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-12 11:01:20,417]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-12 11:01:20,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:20,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:20,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34938880 bytes

[2021-10-12 11:01:20,556]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-12 11:01:20,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:22,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12546048 bytes

[2021-10-12 11:01:22,486]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-12 11:19:34,219]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-12 11:19:34,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:34,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:34,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34484224 bytes

[2021-10-12 11:19:34,351]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-12 11:19:34,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:34,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :300
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 8642560 bytes

[2021-10-12 11:19:34,542]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-12 13:36:48,775]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-12 13:36:48,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:48,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:48,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34545664 bytes

[2021-10-12 13:36:48,906]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-12 13:36:48,906]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:50,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12775424 bytes

[2021-10-12 13:36:50,870]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-12 15:07:28,314]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-12 15:07:28,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:28,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:28,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34607104 bytes

[2021-10-12 15:07:28,486]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-12 15:07:28,486]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:30,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :324
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12505088 bytes

[2021-10-12 15:07:30,374]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-12 18:52:25,818]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-12 18:52:25,819]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:25,819]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:25,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34672640 bytes

[2021-10-12 18:52:25,962]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-12 18:52:25,962]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:27,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :312
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12668928 bytes

[2021-10-12 18:52:27,889]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-18 11:45:57,819]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-18 11:45:57,820]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:57,820]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:57,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-10-18 11:45:57,995]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-18 11:45:57,996]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:59,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :312
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12599296 bytes

[2021-10-18 11:45:59,893]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-18 12:04:22,667]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-18 12:04:22,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:22,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:22,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34496512 bytes

[2021-10-18 12:04:22,808]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-18 12:04:22,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:22,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7081984 bytes

[2021-10-18 12:04:22,877]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-19 14:12:19,175]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-19 14:12:19,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:19,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-10-19 14:12:19,307]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-19 14:12:19,307]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7135232 bytes

[2021-10-19 14:12:19,354]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-22 13:34:38,716]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-22 13:34:38,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:38,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:38,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34660352 bytes

[2021-10-22 13:34:38,849]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-22 13:34:38,849]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:38,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9990144 bytes

[2021-10-22 13:34:38,998]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-22 13:55:31,421]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-22 13:55:31,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:31,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:31,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 13:55:31,557]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-22 13:55:31,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:31,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 9928704 bytes

[2021-10-22 13:55:31,709]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-22 14:02:40,123]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-22 14:02:40,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:40,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:40,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34676736 bytes

[2021-10-22 14:02:40,259]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-22 14:02:40,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:40,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7200768 bytes

[2021-10-22 14:02:40,328]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-22 14:06:00,970]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-22 14:06:00,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:01,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34492416 bytes

[2021-10-22 14:06:01,105]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-22 14:06:01,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:01,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7069696 bytes

[2021-10-22 14:06:01,155]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-23 13:35:24,520]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-23 13:35:24,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:24,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:24,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-10-23 13:35:24,655]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-23 13:35:24,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:26,540]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :286
score:100
	Report mapping result:
		klut_size()     :464
		klut.num_gates():307
		max delay       :7
		max area        :286
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :102
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12775424 bytes

[2021-10-23 13:35:26,540]mapper_test.py:224:[INFO]: area: 307 level: 7
[2021-10-24 17:47:04,714]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-24 17:47:04,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:04,715]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:04,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34508800 bytes

[2021-10-24 17:47:04,894]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-24 17:47:04,895]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:06,778]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :286
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-10-24 17:47:06,778]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-24 18:07:30,002]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-24 18:07:30,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:30,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:30,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34873344 bytes

[2021-10-24 18:07:30,185]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-24 18:07:30,185]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:32,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:16
	current map manager:
		current min nodes:689
		current min depth:15
	current map manager:
		current min nodes:689
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :312
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12804096 bytes

[2021-10-24 18:07:32,062]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-26 10:25:53,895]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-26 10:25:53,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:54,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34775040 bytes

[2021-10-26 10:25:54,027]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-26 10:25:54,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:54,089]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	current map manager:
		current min nodes:689
		current min depth:18
	Report mapping result:
		klut_size()     :399
		klut.num_gates():242
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :151
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7143424 bytes

[2021-10-26 10:25:54,089]mapper_test.py:224:[INFO]: area: 242 level: 7
[2021-10-26 11:05:24,032]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-26 11:05:24,033]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:24,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:24,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34545664 bytes

[2021-10-26 11:05:24,161]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-26 11:05:24,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:26,116]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :399
		klut.num_gates():242
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :151
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12607488 bytes

[2021-10-26 11:05:26,117]mapper_test.py:224:[INFO]: area: 242 level: 7
[2021-10-26 11:26:03,851]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-26 11:26:03,852]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:03,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:04,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34639872 bytes

[2021-10-26 11:26:04,028]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-26 11:26:04,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:05,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :464
		klut.num_gates():307
		max delay       :7
		max area        :286
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :155
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-10-26 11:26:05,906]mapper_test.py:224:[INFO]: area: 307 level: 7
[2021-10-26 12:24:09,763]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-26 12:24:09,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:09,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:09,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 12:24:09,890]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-26 12:24:09,890]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:11,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 12668928 bytes

[2021-10-26 12:24:11,824]mapper_test.py:224:[INFO]: area: 224 level: 7
[2021-10-26 14:13:22,094]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-26 14:13:22,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:22,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34668544 bytes

[2021-10-26 14:13:22,229]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-26 14:13:22,229]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:22,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :399
		klut.num_gates():242
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :151
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 6778880 bytes

[2021-10-26 14:13:22,281]mapper_test.py:224:[INFO]: area: 242 level: 7
[2021-10-29 16:10:27,254]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-10-29 16:10:27,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34697216 bytes

[2021-10-29 16:10:27,388]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-10-29 16:10:27,389]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :522
		klut.num_gates():365
		max delay       :8
		max area        :346
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :83
		LUT fanins:4	 numbers :206
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
Peak memory: 7049216 bytes

[2021-10-29 16:10:27,444]mapper_test.py:224:[INFO]: area: 365 level: 8
[2021-11-03 09:52:20,414]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-03 09:52:20,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 09:52:20,545]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-03 09:52:20,545]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :522
		klut.num_gates():365
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :83
		LUT fanins:4	 numbers :206
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig_output.v
	Peak memory: 7983104 bytes

[2021-11-03 09:52:20,625]mapper_test.py:226:[INFO]: area: 365 level: 7
[2021-11-03 10:04:31,354]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-03 10:04:31,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:31,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:31,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34676736 bytes

[2021-11-03 10:04:31,486]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-03 10:04:31,486]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:31,575]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :548
		klut.num_gates():391
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :204
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig_output.v
	Peak memory: 7962624 bytes

[2021-11-03 10:04:31,576]mapper_test.py:226:[INFO]: area: 391 level: 7
[2021-11-03 13:44:31,307]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-03 13:44:31,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:31,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34709504 bytes

[2021-11-03 13:44:31,445]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-03 13:44:31,445]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:31,534]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :548
		klut.num_gates():391
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :204
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig_output.v
	Peak memory: 8003584 bytes

[2021-11-03 13:44:31,534]mapper_test.py:226:[INFO]: area: 391 level: 7
[2021-11-03 13:50:46,405]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-03 13:50:46,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34488320 bytes

[2021-11-03 13:50:46,541]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-03 13:50:46,542]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,621]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :548
		klut.num_gates():391
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :204
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig_output.v
	Peak memory: 8126464 bytes

[2021-11-03 13:50:46,621]mapper_test.py:226:[INFO]: area: 391 level: 7
[2021-11-04 15:57:43,788]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-04 15:57:43,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:43,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34574336 bytes

[2021-11-04 15:57:43,924]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-04 15:57:43,924]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:44,015]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :426
		klut.num_gates():269
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :153
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig_output.v
	Peak memory: 8089600 bytes

[2021-11-04 15:57:44,015]mapper_test.py:226:[INFO]: area: 269 level: 7
[2021-11-16 12:28:32,640]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-16 12:28:32,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34824192 bytes

[2021-11-16 12:28:32,779]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-16 12:28:32,780]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.011578 secs
	Report mapping result:
		klut_size()     :426
		klut.num_gates():269
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7020544 bytes

[2021-11-16 12:28:32,835]mapper_test.py:228:[INFO]: area: 269 level: 7
[2021-11-16 14:17:30,341]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-16 14:17:30,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:30,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:30,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34578432 bytes

[2021-11-16 14:17:30,473]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-16 14:17:30,474]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:30,552]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.017588 secs
	Report mapping result:
		klut_size()     :426
		klut.num_gates():269
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 6864896 bytes

[2021-11-16 14:17:30,553]mapper_test.py:228:[INFO]: area: 269 level: 7
[2021-11-16 14:23:51,380]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-16 14:23:51,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:51,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34787328 bytes

[2021-11-16 14:23:51,516]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-16 14:23:51,516]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:51,569]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.011666 secs
	Report mapping result:
		klut_size()     :426
		klut.num_gates():269
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7098368 bytes

[2021-11-16 14:23:51,570]mapper_test.py:228:[INFO]: area: 269 level: 7
[2021-11-17 16:36:29,540]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-17 16:36:29,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:29,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-11-17 16:36:29,685]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-17 16:36:29,685]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,735]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.011191 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 6905856 bytes

[2021-11-17 16:36:29,736]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-18 10:19:06,451]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-18 10:19:06,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-11-18 10:19:06,588]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-18 10:19:06,588]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,650]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.020663 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :224
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 8024064 bytes

[2021-11-18 10:19:06,651]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-23 16:11:56,967]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-23 16:11:56,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:57,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34324480 bytes

[2021-11-23 16:11:57,102]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-23 16:11:57,103]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:57,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.031356 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :224
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 8015872 bytes

[2021-11-23 16:11:57,195]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-23 16:42:55,690]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-23 16:42:55,690]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:55,690]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:55,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34746368 bytes

[2021-11-23 16:42:55,823]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-23 16:42:55,823]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:55,885]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.021452 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :224
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7503872 bytes

[2021-11-23 16:42:55,885]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 11:39:08,637]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 11:39:08,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34623488 bytes

[2021-11-24 11:39:08,769]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 11:39:08,769]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,811]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.00044 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 6901760 bytes

[2021-11-24 11:39:08,811]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 12:02:22,707]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 12:02:22,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34684928 bytes

[2021-11-24 12:02:22,839]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 12:02:22,839]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,879]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.000457 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7036928 bytes

[2021-11-24 12:02:22,880]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 12:06:08,928]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 12:06:08,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:09,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34607104 bytes

[2021-11-24 12:06:09,058]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 12:06:09,058]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:09,109]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.01119 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-24 12:06:09,110]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 12:11:45,013]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 12:11:45,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:45,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:45,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34582528 bytes

[2021-11-24 12:11:45,149]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 12:11:45,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:45,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00320 secs
	Report mapping result:
		klut_size()     :340
		klut.num_gates():183
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :107
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7852032 bytes

[2021-11-24 12:11:45,196]mapper_test.py:228:[INFO]: area: 183 level: 9
[2021-11-24 12:58:07,823]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 12:58:07,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34504704 bytes

[2021-11-24 12:58:07,957]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 12:58:07,958]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:08,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.011288 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 7024640 bytes

[2021-11-24 12:58:08,013]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 13:12:25,973]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 13:12:25,974]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:25,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:26,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34598912 bytes

[2021-11-24 13:12:26,161]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 13:12:26,161]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:28,070]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.011159 secs
Mapping time: 0.014643 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 12505088 bytes

[2021-11-24 13:12:28,070]mapper_test.py:228:[INFO]: area: 224 level: 7
[2021-11-24 13:35:18,345]mapper_test.py:79:[INFO]: run case "C2670.iscas_comb"
[2021-11-24 13:35:18,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:18,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:18,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     533.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    7.00.  Ar =     206.0.  Edge =      696.  Cut =     3375.  T =     0.00 sec
P:  Del =    7.00.  Ar =     183.0.  Edge =      660.  Cut =     3209.  T =     0.00 sec
P:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
E:  Del =    7.00.  Ar =     179.0.  Edge =      608.  Cut =     3249.  T =     0.00 sec
F:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      600.  Cut =     2878.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2830.  T =     0.00 sec
A:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
E:  Del =    7.00.  Ar =     173.0.  Edge =      587.  Cut =     2826.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 14 gates to decouple the CO drivers.
Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-11-24 13:35:18,474]mapper_test.py:160:[INFO]: area: 187 level: 7
[2021-11-24 13:35:18,474]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:20,354]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
Mapping time: 0.000422 secs
Mapping time: 0.000573 secs
	Report mapping result:
		klut_size()     :381
		klut.num_gates():224
		max delay       :7
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v
	Peak memory: 12517376 bytes

[2021-11-24 13:35:20,355]mapper_test.py:228:[INFO]: area: 224 level: 7
