// Seed: 2575825173
module module_0 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7
    , id_27,
    output tri id_8,
    output uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15
    , id_28,
    input supply0 id_16,
    output tri id_17,
    input supply1 id_18,
    input tri id_19,
    output wor id_20,
    input tri1 id_21,
    output tri id_22,
    output wand id_23,
    input supply1 id_24,
    input wand id_25
);
  assign id_28[1'b0] = id_24;
  wire id_29;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    output tri id_8,
    output supply0 id_9,
    input wor id_10,
    output wand id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    input wire id_15,
    output uwire id_16,
    input supply0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input wor id_20,
    input tri0 id_21,
    input tri id_22,
    output supply1 id_23
);
  wire id_25;
  module_0(
      id_20,
      id_1,
      id_3,
      id_19,
      id_22,
      id_9,
      id_2,
      id_17,
      id_16,
      id_23,
      id_3,
      id_17,
      id_4,
      id_7,
      id_22,
      id_21,
      id_17,
      id_3,
      id_19,
      id_19,
      id_11,
      id_10,
      id_11,
      id_6,
      id_14,
      id_20
  );
  wire id_26;
endmodule
