timestamp 1729179123
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_8UM39F sky130_fd_pr__nfet_01v8_8UM39F_1 1 0 344 0 1 -439
use sky130_fd_pr__nfet_01v8_8UM39F sky130_fd_pr__nfet_01v8_8UM39F_0 1 0 344 0 1 234
use sky130_fd_pr__nfet_01v8_6C7GCL sky130_fd_pr__nfet_01v8_6C7GCL_3 1 0 817 0 1 -439
use sky130_fd_pr__nfet_01v8_6C7GCL sky130_fd_pr__nfet_01v8_6C7GCL_2 1 0 -129 0 1 -439
use sky130_fd_pr__nfet_01v8_6C7GCL sky130_fd_pr__nfet_01v8_6C7GCL_1 1 0 817 0 1 234
use sky130_fd_pr__nfet_01v8_6C7GCL sky130_fd_pr__nfet_01v8_6C7GCL_0 1 0 -129 0 1 234
port "RS" 2 401 -14 401 -14 m2
port "D4" 0 725 -20 725 -20 m3
port "D3" 1 27 1 27 1 m1
port "GND" 3 288 501 288 501 m1
node "m1_264_n124#" 0 0 264 -124 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "RS" 0 0 401 -14 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_802_n243#" 0 0 802 -243 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58_n151#" 0 0 58 -151 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D4" 0 0 725 -20 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D3" 0 0 27 1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "GND" 0 0 288 501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_28_n200#" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n86_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n86_n200#" "RS"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_0/a_15_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_0/a_n73_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_6C7GCL_0/a_n73_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_0/a_n15_n226#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_0/a_n15_n226#" "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_n73_n200#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_n73_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_15_n200#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_15_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_n15_n226#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_3/a_n15_n226#" "sky130_fd_pr__nfet_01v8_8UM39F_0/a_86_n288#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_86_n288#" "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n344_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n344_n200#" "D3"
merge "D3" "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n286_n288#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n286_n288#" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_86_n288#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_86_n288#" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_286_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_286_n200#" "a_802_n243#"
merge "a_802_n243#" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n286_n288#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n286_n288#" "a_58_n151#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_0/VSUBS" "sky130_fd_pr__nfet_01v8_6C7GCL_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_6C7GCL_1/VSUBS" "sky130_fd_pr__nfet_01v8_6C7GCL_2/VSUBS"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_2/VSUBS" "sky130_fd_pr__nfet_01v8_6C7GCL_3/VSUBS"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_3/VSUBS" "sky130_fd_pr__nfet_01v8_8UM39F_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/VSUBS" "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n86_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_n86_n200#" "sky130_fd_pr__nfet_01v8_8UM39F_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/VSUBS" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_28_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_28_n200#" "GND"
merge "GND" "m1_264_n124#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_1/a_15_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_1/a_n73_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_6C7GCL_1/a_n73_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_1/a_n15_n226#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_1/a_n15_n226#" "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_15_n200#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_15_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_n73_n200#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_n73_n200#" "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_n15_n226#"
merge "sky130_fd_pr__nfet_01v8_6C7GCL_2/a_n15_n226#" "sky130_fd_pr__nfet_01v8_8UM39F_0/a_286_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_0/a_286_n200#" "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n344_n200#"
merge "sky130_fd_pr__nfet_01v8_8UM39F_1/a_n344_n200#" "D4"
