URL: http://www.cs.dartmouth.edu/~jasonliu/courses/sim188/biblio/whal93.ps.gz
Refering-URL: http://www.cs.dartmouth.edu/~jasonliu/courses/sim188/notes-08.html
Root-URL: http://www.cs.dartmouth.edu
Title: Techniques for Fast Instruction Cache Performance Evaluation  
Author: DAVID B. WHALLEY 
Address: FL 32306, U.S.A.  
Affiliation: Department of Computer Science B-173, Florida State University, Tallahassee,  
Abstract: SUMMARY Cache performance has become a very crucial factor in the overall system performance of machines. Effective analysis of a cache design requires the evaluation of the performance of the cache for typical programs that are to be executed on the machine. Recent attempts to reduce the time required for such evaluations either result in a loss of accuracy or require an initial pass by a filter to reduce the length of the trace. This paper evaluates techniques that attempt to overcome these problems for instruction cache performance evaluation. For each technique variations with and without periodic context switches are examined. Information calculated during the compilation is used to reduce the number of references in the trace. Thus, in effect references are stripped before the initial trace is generated. These techniques are shown to significantly reduce the time required for evaluating instruction caches with no loss of accuracy. KEY WORDS: Instruction Cache Cache Simulation Trace Generation Trace Analysis 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> A. J. Smith, </author> <title> `Two Methods for the Efficient Analysis of Memory Address Trace Data', </title> <journal> IEEE Transactions on Software Engineering, </journal> <volume> 3, </volume> <month> 94-101 (January </month> <year> 1977). </year>
Reference: 2. <author> A. Borg, R. E. Kessler and D. W. Wall, </author> <title> `Generation and Analysis of Very Long Address Traces', </title> <booktitle> Proceedings of the 17th Annual International Symposium on Computer Architecture, </booktitle> <address> Seattle, Washington, </address> <month> 270-279 (May </month> <year> 1990). </year>
Reference: 3. <author> W. W. Hwu and P. P. Chang, </author> <title> `Achieving High Instruction Cache Performance with an Optimizing Compiler ', Proceedings of the 16th Annual Symposium on Computer Architecture, </title> <address> Jerusalem, Israel, </address> <month> 242-250 (May </month> <year> 1989). </year>
Reference: 4. <author> S. McFarling, </author> <title> `Program Optimization for Instruction Caches', </title> <booktitle> Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <address> Boston, Ma, </address> <month> 183-191 (April </month> <year> 1989). </year>
Reference: 5. <author> K. Pettis and R. Hansen, </author> <title> `Profile Guided Code Positioning', </title> <booktitle> Proceedings of the SIGPLAN Notices '90 Conference on Programming Language Design and Implementation, </booktitle> <address> White Plains, New York, </address> <month> 16-27 (June </month> <year> 1990). </year>
Reference: 6. <author> B. L. Peuto and L. J. Shustek, </author> <title> `An Instruction Timing Model of CPU Performance', </title> <booktitle> Proceedings of the 4th Annual Symposium on Computer Architecture, </booktitle> <address> Silver Spring, Maryland, </address> <month> 165-178 (March </month> <year> 1977). </year>
Reference: 7. <author> C. A. Wiecek, </author> <title> `A Case Study of VAX-11 Instruction Set Usage for Compiler Execution', </title> <booktitle> Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, </booktitle> <address> Palo Alto, California, 177-184 (March, </address> <year> 1982). </year>
Reference: 8. <author> M. Huguet, T. Lang and Y. Tamir, </author> <title> `A Block-and-Actions Generator as an Alternative to a Simulator for Collecting Architecture Measurements', </title> <booktitle> Proceedings of the SIGPLAN Notices '87 Symposium on Interpreters and Interpretive Techniques, </booktitle> <address> St. Paul, Minnesota, </address> <month> 14-25 (June </month> <year> 1987). </year>
Reference: 9. <author> A. Agarwal, R. L. Sites and M. Horowitz, `ATUM: </author> <title> A New Technique for Capturing Address Traces Using Microcode', </title> <booktitle> Proceedings of the 13th Annual Symposium on Computer Architecture, </booktitle> <address> Tokyo, Japan, </address> <month> 119-127 (June </month> <year> 1986). </year>
Reference: 10. <author> D. W. Clark and H. M. Levy, </author> ` <title> Measurement and Analysis of Instruction Use in the VAX-11/780', </title> <booktitle> Proceedings of the 9th Annual Symposium on Computer Architecture, </booktitle> <address> Austin, Texas, </address> <month> 9-17 (April </month> <year> 1982). </year>
Reference: 11. <author> S. J. Eggers, D. R. Keppel, E. J. Koldinger and H. M. Levy, </author> <title> `Techniques for Efficient Inline Tracing on a Shared-Memory Multiprocessor', </title> <booktitle> Proceedings SIGMETRICS '90 Conference on Measurement and Modeling of Computer Systems, </booktitle> <address> Boulder, CO, </address> <month> 37-47 (May </month> <year> 1990). </year>
Reference: 12. <author> T. Ball and J. R. Larus, </author> <title> `Optimally Profiling and Tracing Programs', </title> <booktitle> Conference Record of the Nineteeth Annual Symposium on Principles of Programming Languages, </booktitle> <address> Albuquerque, NM, </address> <month> 59-70 (January </month> <year> 1992). </year>
Reference: 13. <author> T. R. Puzak, </author> <title> Analysis of Cache Replacement Algorithms, </title> <type> PhD Dissertation, </type> <institution> University of Massachusetts, </institution> <address> Amherst, MA, </address> <month> February </month> <year> 1985. </year>
Reference: 14. <author> W. Wang and J. Baer, </author> <title> `Efficient Trace-Driven Simulation Methods for Cache Performance Analysis', </title> <booktitle> Proceedings SIGMETRICS '90 Conference on Measurement and Modeling of Computer Systems, </booktitle> <address> Boulder, CO, </address> <month> 27-36 (May </month> <year> 1990). </year>
Reference: 15. <author> M. D. Hill and A. J. Smith, </author> <title> `Evaluating Associativity in CPU Caches', </title> <journal> IEEE Transactions on Computers, </journal> <volume> 38, </volume> <month> 1612-1630 (December </month> <year> 1989). </year>
Reference: 16. <author> S. Laha, J. H. Patel and R. K. Iyer, </author> <title> `Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems', </title> <journal> IEEE Transactions on Computers, </journal> <volume> 37, </volume> <month> 1325-1336 (November </month> <year> 1988). </year> <month> -29 </month>
Reference: 17. <author> C. Stunkel and W. Fuchs, `TRAPEDS: </author> <title> Producing Traces for Multicomputers Via Execution Driven Simulation', </title> <booktitle> Proceedings of the International Conference on Measurement and Modeling of Computer Systems, </booktitle> , <month> 70-78 (May </month> <year> 1989). </year>
Reference: 18. <author> C. L. Mitchell and M. J. Flynn, </author> <title> `A Workbench for Computer Architects', </title> <journal> IEEE Design & Test of Computers, </journal> <volume> 5, </volume> <month> 19-29 (February </month> <year> 1988). </year>
Reference: 19. <author> D. B. Whalley, </author> <title> `Fast Instruction Cache Performance Evaluation Using Compile-Time Analysis', </title> <booktitle> Proceedings SIGMETRICS and PERFORMANCE '92 Conference on Measurement and Modeling of Computer Systems, </booktitle> <address> Newport, RI, </address> <month> 13-22 (June </month> <year> 1992). </year>
Reference: 20. <author> A. J. Smith, </author> <title> `Cache Memories', </title> <journal> Computing Surveys, </journal> <volume> 14, </volume> <month> 473-530 (September </month> <year> 1982). </year>
Reference: 21. <author> J. Hennessy and D. Patterson, </author> <title> Computer Architecture: A Quantitative Approach, </title> <publisher> Morgan Kaufmann, </publisher> <address> San Mateo, CA, </address> <year> 1990. </year>
Reference: 22. <author> J. W. Davidson and D. B. Whalley, </author> ` <title> Ease: An Environment for Architecture Study and Experimentation', </title> <booktitle> Proceedings SIGMETRICS '90 Conference on Measurement and Modeling of Computer Systems, </booktitle> <address> Boulder, CO, </address> <month> 259-260 (May </month> <year> 1990). </year>
Reference: 23. <author> J. W. Davidson and D. B. Whalley, </author> ` <title> A Design Environment for Addressing Architecture and Compiler Interactions', </title> <journal> Microprocessors and Microsystems, </journal> <volume> 15, </volume> <month> 459-472 (November </month> <year> 1991). </year>
Reference: 24. <author> M. E. Benitez and J. W. Davidson, </author> <title> `A Portable Global Optimizer and Linker', </title> <booktitle> Proceedings of the SIGPLAN Notices '88 Symposium on Programming Language Design and Implementation, </booktitle> <address> Atlanta, GA, </address> <month> 329-338 (June </month> <year> 1988). </year>
Reference: 25. <author> M. D. Smith, M. Johnson and M. A. Horowitz, </author> <title> `Limits on Multiple Instruction Issue', </title> <booktitle> Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <address> Boston, Ma, </address> <month> 290-302 (April </month> <year> 1989). </year> <month> -30 </month>
References-found: 25

