{
  "design": {
    "design_info": {
      "boundary_crc": "0x40BFD57AA4B5A002",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../VGA01.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "blk_mem_gen_0": "",
      "BRAM_reader_0": "",
      "xlconstant_0": "",
      "VGA_Output_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "top_clk_wiz_0_0",
        "xci_path": "ip\\top_clk_wiz_0_0\\top_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "top_blk_mem_gen_0_0",
        "xci_path": "ip\\top_blk_mem_gen_0_0\\top_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../pepe_8b.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "BRAM_reader_0": {
        "vlnv": "xilinx.com:module_ref:BRAM_reader:1.0",
        "ip_revision": "1",
        "xci_name": "top_BRAM_reader_0_0",
        "xci_path": "ip\\top_BRAM_reader_0_0\\top_BRAM_reader_0_0.xci",
        "inst_hier_path": "BRAM_reader_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAM_reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "read_enable": {
            "direction": "I"
          },
          "read_start": {
            "direction": "I"
          },
          "bram_read_addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "top_xlconstant_0_0",
        "xci_path": "ip\\top_xlconstant_0_0\\top_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "VGA_Output_0": {
        "vlnv": "xilinx.com:module_ref:VGA_Output:1.0",
        "ip_revision": "1",
        "xci_name": "top_VGA_Output_0_0",
        "xci_path": "ip\\top_VGA_Output_0_0\\top_VGA_Output_0_0.xci",
        "inst_hier_path": "VGA_Output_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_Output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "bram_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "R": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "G": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "HP": {
            "direction": "O"
          },
          "VP": {
            "direction": "O"
          },
          "Re": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "BRAM_reader_0_bram_read_addr": {
        "ports": [
          "BRAM_reader_0/bram_read_addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "VGA_Output_0_Re": {
        "ports": [
          "VGA_Output_0/Re",
          "BRAM_reader_0/read_enable"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "VGA_Output_0/bram_data"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "blk_mem_gen_0/clka",
          "BRAM_reader_0/clk",
          "VGA_Output_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_0/ena",
          "BRAM_reader_0/read_start"
        ]
      }
    }
  }
}