Analysis & Synthesis report for LidarFrameView
Fri May 26 15:50:35 2017
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LidarFrameView|dac7512:dac7512_inst|state
 11. State Machine - |LidarFrameView|SerialSend:SerialSend_inst|serialState
 12. State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState
 13. State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|IntegState
 14. State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|RestState
 15. State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|MainState
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component
 21. Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated
 22. Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14
 23. Parameter Settings for User Entity Instance: CCD_ADC_Control:CCD_ADC_Control_inst
 24. Parameter Settings for User Entity Instance: SerialSend:SerialSend_inst
 25. Parameter Settings for User Entity Instance: SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component
 26. Parameter Settings for User Entity Instance: dac7512:dac7512_inst
 27. dcfifo Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst"
 29. Port Connectivity Checks: "SerialSend:SerialSend_inst"
 30. Port Connectivity Checks: "CCD_ADC_Control:CCD_ADC_Control_inst"
 31. Port Connectivity Checks: "SamplingControl:SamplingControl_inst"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-----------------------------+-------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri May 26 15:50:35 2017     ;
; Quartus II 64-Bit Version   ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name               ; LidarFrameView                            ;
; Top-level Entity Name       ; LidarFrameView                            ;
; Family                      ; Cyclone                                   ;
; Total logic elements        ; 439                                       ;
; Total pins                  ; 24                                        ;
; Total virtual pins          ; 0                                         ;
; Total memory bits           ; 8,192                                     ;
; Total PLLs                  ; 0                                         ;
+-----------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100C8        ;                    ;
; Top-level entity name                                                      ; LidarFrameView     ; LidarFrameView     ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; CCD_ADC_Control.v                ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v        ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/uart_tx.v                ;
; speed_select.v                   ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/speed_select.v           ;
; SerialSend.v                     ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/SerialSend.v             ;
; SamplingControl.v                ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/SamplingControl.v        ;
; LidarFrameView.v                 ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/LidarFrameView.v         ;
; senddcfifo.v                     ; yes             ; User Wizard-Generated File   ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/senddcfifo.v             ;
; dac7512.v                        ; yes             ; User Verilog HDL File        ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/dac7512.v                ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                  ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc             ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc             ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc           ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc              ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                 ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc           ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc             ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc         ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc              ;
; db/dcfifo_lhk1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/dcfifo_lhk1.tdf       ;
; db/alt_sync_fifo_8gm.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf ;
; db/dpram_n3v.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/dpram_n3v.tdf         ;
; db/altsyncram_pof1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/altsyncram_pof1.tdf   ;
; db/add_sub_4g8.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/add_sub_4g8.tdf       ;
; db/add_sub_a18.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/add_sub_a18.tdf       ;
; db/cntr_lua.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/db/cntr_lua.tdf          ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 439   ;
;     -- Combinational with no register       ; 212   ;
;     -- Register only                        ; 58    ;
;     -- Combinational with a register        ; 169   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 155   ;
;     -- 3 input functions                    ; 90    ;
;     -- 2 input functions                    ; 126   ;
;     -- 1 input functions                    ; 8     ;
;     -- 0 input functions                    ; 2     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 319   ;
;     -- arithmetic mode                      ; 120   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 54    ;
;     -- asynchronous clear/load mode         ; 217   ;
;                                             ;       ;
; Total registers                             ; 227   ;
; Total logic cells in carry chains           ; 132   ;
; I/O pins                                    ; 24    ;
; Total memory bits                           ; 8192  ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 166   ;
; Total fan-out                               ; 1987  ;
; Average fan-out                             ; 4.22  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LidarFrameView                                     ; 439 (0)     ; 227          ; 8192        ; 24   ; 0            ; 212 (0)      ; 58 (0)            ; 169 (0)          ; 132 (0)         ; 0 (0)      ; |LidarFrameView                                                                                                                                                                                  ;              ;
;    |CCD_ADC_Control:CCD_ADC_Control_inst|           ; 135 (135)   ; 72           ; 0           ; 0    ; 0            ; 63 (63)      ; 4 (4)             ; 68 (68)          ; 37 (37)         ; 0 (0)      ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst                                                                                                                                             ;              ;
;    |SerialSend:SerialSend_inst|                     ; 260 (111)   ; 131          ; 8192        ; 0    ; 0            ; 129 (68)     ; 50 (5)            ; 81 (38)          ; 83 (11)         ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst                                                                                                                                                       ;              ;
;       |senddcfifo:SendFifo_inst|                    ; 96 (0)      ; 55           ; 8192        ; 0    ; 0            ; 41 (0)       ; 33 (0)            ; 22 (0)           ; 59 (0)          ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                  ; 96 (0)      ; 55           ; 8192        ; 0    ; 0            ; 41 (0)       ; 33 (0)            ; 22 (0)           ; 59 (0)          ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component                                                                                                      ;              ;
;             |dcfifo_lhk1:auto_generated|            ; 96 (0)      ; 55           ; 8192        ; 0    ; 0            ; 41 (0)       ; 33 (0)            ; 22 (0)           ; 59 (0)          ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated                                                                           ;              ;
;                |alt_sync_fifo_8gm:sync_fifo|        ; 96 (74)     ; 55           ; 8192        ; 0    ; 0            ; 41 (30)      ; 33 (33)           ; 22 (11)          ; 59 (37)         ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo                                               ;              ;
;                   |add_sub_4g8:add_sub2|            ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|add_sub_4g8:add_sub2                          ;              ;
;                   |cntr_lua:cntr1|                  ; 11 (11)     ; 11           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1                                ;              ;
;                   |dpram_n3v:dpram4|                ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4                              ;              ;
;                      |altsyncram_pof1:altsyncram14| ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14 ;              ;
;       |speed_select:speed_tx|                       ; 20 (20)     ; 14           ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|speed_select:speed_tx                                                                                                                                 ;              ;
;       |uart_tx:my_uart_tx|                          ; 33 (33)     ; 19           ; 0           ; 0    ; 0            ; 14 (14)      ; 12 (12)           ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |LidarFrameView|SerialSend:SerialSend_inst|uart_tx:my_uart_tx                                                                                                                                    ;              ;
;    |dac7512:dac7512_inst|                           ; 44 (44)     ; 24           ; 0           ; 0    ; 0            ; 20 (20)      ; 4 (4)             ; 20 (20)          ; 12 (12)         ; 0 (0)      ; |LidarFrameView|dac7512:dac7512_inst                                                                                                                                                             ;              ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; FIFO         ; 11.0    ; N/A          ; N/A          ; |LidarFrameView|SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst ; C:/EngineeringDocument/GitHub/LidarFrameView_11.0/senddcfifo.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |LidarFrameView|dac7512:dac7512_inst|state      ;
+----------------+----------------+---------------+---------------+
; Name           ; state.ST_Start ; state.ST_Stop ; state.ST_Data ;
+----------------+----------------+---------------+---------------+
; state.ST_Start ; 0              ; 0             ; 0             ;
; state.ST_Data  ; 1              ; 0             ; 1             ;
; state.ST_Stop  ; 1              ; 1             ; 0             ;
+----------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LidarFrameView|SerialSend:SerialSend_inst|serialState                                                                                                                                  ;
+------------------------------+------------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-----------------+
; Name                         ; serialState.serialState_Stop ; serialState.serialState_End ; serialState.serialState_Data ; serialState.serialState_CMD ; serialState.serialState_Head ; serialState.000 ;
+------------------------------+------------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-----------------+
; serialState.000              ; 0                            ; 0                           ; 0                            ; 0                           ; 0                            ; 0               ;
; serialState.serialState_Head ; 0                            ; 0                           ; 0                            ; 0                           ; 1                            ; 1               ;
; serialState.serialState_CMD  ; 0                            ; 0                           ; 0                            ; 1                           ; 0                            ; 1               ;
; serialState.serialState_Data ; 0                            ; 0                           ; 1                            ; 0                           ; 0                            ; 1               ;
; serialState.serialState_End  ; 0                            ; 1                           ; 0                            ; 0                           ; 0                            ; 1               ;
; serialState.serialState_Stop ; 1                            ; 0                           ; 0                            ; 0                           ; 0                            ; 1               ;
+------------------------------+------------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState ;
+------------------------------+----------------------------------------------------+
; Name                         ; DataOutState.DataOutState_S2                       ;
+------------------------------+----------------------------------------------------+
; DataOutState.DataOutState_S1 ; 0                                                  ;
; DataOutState.DataOutState_S2 ; 1                                                  ;
+------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|IntegState                                                                                                                                                                  ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                     ; IntegState.IntegState_S8 ; IntegState.IntegState_S7 ; IntegState.IntegState_S6 ; IntegState.IntegState_S5 ; IntegState.IntegState_S4 ; IntegState.IntegState_S3 ; IntegState.IntegState_S2 ; IntegState.IntegState_S1 ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; IntegState.IntegState_S1 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ;
; IntegState.IntegState_S2 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 1                        ;
; IntegState.IntegState_S3 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 1                        ;
; IntegState.IntegState_S4 ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 1                        ;
; IntegState.IntegState_S5 ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; IntegState.IntegState_S6 ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; IntegState.IntegState_S7 ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; IntegState.IntegState_S8 ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|RestState                                             ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; RestState.RestState_S4 ; RestState.RestState_S3 ; RestState.RestState_S2 ; RestState.RestState_S1 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; RestState.RestState_S1 ; 0                      ; 0                      ; 0                      ; 0                      ;
; RestState.RestState_S2 ; 0                      ; 0                      ; 1                      ; 1                      ;
; RestState.RestState_S3 ; 0                      ; 1                      ; 0                      ; 1                      ;
; RestState.RestState_S4 ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|MainState                                                     ;
+------------------------------+------------------+--------------------------+------------------------------+------------------------+
; Name                         ; MainState.State4 ; MainState.State3_DataOut ; MainState.State2_Integration ; MainState.State1_Reset ;
+------------------------------+------------------+--------------------------+------------------------------+------------------------+
; MainState.State1_Reset       ; 0                ; 0                        ; 0                            ; 0                      ;
; MainState.State2_Integration ; 0                ; 0                        ; 1                            ; 1                      ;
; MainState.State3_DataOut     ; 0                ; 1                        ; 0                            ; 1                      ;
; MainState.State4             ; 1                ; 0                        ; 0                            ; 1                      ;
+------------------------------+------------------+--------------------------+------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+--------------------------------------------------------------+-------------------------------------------------------+
; Register name                                                ; Reason for Removal                                    ;
+--------------------------------------------------------------+-------------------------------------------------------+
; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|bps_start_r~en ; Lost fanout                                           ;
; dac7512:dac7512_inst|data_reg[0,3,4,7,8,11]                  ; Stuck at GND due to stuck port data_in                ;
; SerialSend:SerialSend_inst|fifo_clear_reg                    ; Merged with SerialSend:SerialSend_inst|SerialSendbtn1 ;
; dac7512:dac7512_inst|data_reg[1,2,5,6,9]                     ; Merged with dac7512:dac7512_inst|data_reg[10]         ;
; SerialSend:SerialSend_inst|serialState~10                    ; Lost fanout                                           ;
; SerialSend:SerialSend_inst|serialState~11                    ; Lost fanout                                           ;
; SerialSend:SerialSend_inst|serialState~12                    ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState~7          ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~12           ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~13           ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~14           ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|RestState~8             ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|RestState~9             ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|MainState~8             ; Lost fanout                                           ;
; CCD_ADC_Control:CCD_ADC_Control_inst|MainState~9             ; Lost fanout                                           ;
; Total Number of Removed Registers = 24                       ;                                                       ;
+--------------------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 227   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|rs232_tx_r    ; 2       ;
; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete ; 3       ;
; SerialSend:SerialSend_inst|TxSendEN_Reg                     ; 2       ;
; Total number of inverted registers = 3                      ;         ;
+-------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                           ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; |LidarFrameView|SerialSend:SerialSend_inst|FrameCount[1]             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |LidarFrameView|SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[1] ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|data[7]         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |LidarFrameView|dac7512:dac7512_inst|clk_count[2]                    ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |LidarFrameView|SerialSend:SerialSend_inst|SerialSendData_Reg[4]     ;                            ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; |LidarFrameView|SerialSend:SerialSend_inst|serialSendCount[10]       ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |LidarFrameView|SerialSend:SerialSend_inst|SerialSendData_Reg[3]     ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |LidarFrameView|SerialSend:SerialSend_inst|SerialSendData_Reg[5]     ;                            ;
; 9:1                ; 26 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]  ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |LidarFrameView|dac7512:dac7512_inst|Selector6                       ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|Selector76      ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|IntegState      ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |LidarFrameView|CCD_ADC_Control:CCD_ADC_Control_inst|IntegState      ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; |LidarFrameView|SerialSend:SerialSend_inst|Selector10                ;                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |LidarFrameView|SerialSend:SerialSend_inst|Selector11                ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_ADC_Control:CCD_ADC_Control_inst ;
+--------------------+-------+------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                 ;
+--------------------+-------+------------------------------------------------------+
; TimeReset          ; 1000  ; Signed Integer                                       ;
; TimeSetClk         ; 50    ; Signed Integer                                       ;
; TimeIntegration    ; 80000 ; Signed Integer                                       ;
; TimeADCDelay       ; 20    ; Signed Integer                                       ;
; State1_Reset       ; 00    ; Unsigned Binary                                      ;
; State2_Integration ; 01    ; Unsigned Binary                                      ;
; State3_DataOut     ; 10    ; Unsigned Binary                                      ;
; State4             ; 11    ; Unsigned Binary                                      ;
; RestState_S1       ; 00    ; Unsigned Binary                                      ;
; RestState_S2       ; 01    ; Unsigned Binary                                      ;
; RestState_S3       ; 10    ; Unsigned Binary                                      ;
; RestState_S4       ; 11    ; Unsigned Binary                                      ;
; IntegState_S1      ; 000   ; Unsigned Binary                                      ;
; IntegState_S2      ; 001   ; Unsigned Binary                                      ;
; IntegState_S3      ; 010   ; Unsigned Binary                                      ;
; IntegState_S4      ; 011   ; Unsigned Binary                                      ;
; IntegState_S5      ; 100   ; Unsigned Binary                                      ;
; IntegState_S6      ; 101   ; Unsigned Binary                                      ;
; IntegState_S7      ; 110   ; Unsigned Binary                                      ;
; IntegState_S8      ; 111   ; Unsigned Binary                                      ;
; DataOutState_S1    ; 00    ; Unsigned Binary                                      ;
; DataOutState_S2    ; 01    ; Unsigned Binary                                      ;
; DataOutState_S3    ; 10    ; Unsigned Binary                                      ;
; DataOutState_S4    ; 11    ; Unsigned Binary                                      ;
+--------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialSend:SerialSend_inst ;
+-------------------+----------+------------------------------------------+
; Parameter Name    ; Value    ; Type                                     ;
+-------------------+----------+------------------------------------------+
; serialState_Start ; 0        ; Signed Integer                           ;
; serialState_Head  ; 1        ; Signed Integer                           ;
; serialState_CMD   ; 2        ; Signed Integer                           ;
; serialState_Data  ; 3        ; Signed Integer                           ;
; serialState_End   ; 4        ; Signed Integer                           ;
; serialState_Stop  ; 5        ; Signed Integer                           ;
; SD1               ; 01111011 ; Unsigned Binary                          ;
; SD2               ; 00101000 ; Unsigned Binary                          ;
; SD3               ; 00110001 ; Unsigned Binary                          ;
; SD4               ; 00110000 ; Unsigned Binary                          ;
; SD5               ; 00110010 ; Unsigned Binary                          ;
; SD6               ; 00110100 ; Unsigned Binary                          ;
; SD7               ; 00101001 ; Unsigned Binary                          ;
; SD8               ; 01111101 ; Unsigned Binary                          ;
+-------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                          ;
; CBXI_PARAMETER          ; dcfifo_lhk1 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac7512:dac7512_inst ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; ST_Start       ; 0        ; Signed Integer                        ;
; ST_Data        ; 1        ; Signed Integer                        ;
; ST_Stop        ; 2        ; Signed Integer                        ;
; TimeDivSet     ; 00110010 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                             ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                           ;
; Entity Instance            ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 8                                                                           ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst"                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SerialSend:SerialSend_inst"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; serialsend_flag ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wrempty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_ADC_Control:CCD_ADC_Control_inst" ;
+-----------------+--------+----------+----------------------------+
; Port            ; Type   ; Severity ; Details                    ;
+-----------------+--------+----------+----------------------------+
; serialsend_flag ; Output ; Info     ; Explicitly unconnected     ;
; wrempty         ; Input  ; Info     ; Explicitly unconnected     ;
; wrfull          ; Input  ; Info     ; Explicitly unconnected     ;
; wrusedw         ; Input  ; Info     ; Explicitly unconnected     ;
; rdempty         ; Input  ; Info     ; Explicitly unconnected     ;
; rdfull          ; Input  ; Info     ; Explicitly unconnected     ;
+-----------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SamplingControl:SamplingControl_inst"                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; timeSet[8..4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; timeSet[25..15]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; timeSet[3..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; timeSet[14]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; timeSet[13]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; timeSet[12]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; timeSet[11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; timeSet[10]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; timeSet[9]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; resolution[8..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; resolution[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; resolution[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; resolution[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; resolution[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sample_clk       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_number     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri May 26 15:50:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LidarFrameView -c LidarFrameView
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file ccd_adc_control.v
    Info: Found entity 1: CCD_ADC_Control
Info: Found 1 design units, including 1 entities, in source file uart_tx.v
    Info: Found entity 1: uart_tx
Info: Found 1 design units, including 1 entities, in source file timer.v
    Info: Found entity 1: timer
Info: Found 1 design units, including 1 entities, in source file speed_select.v
    Info: Found entity 1: speed_select
Info: Found 1 design units, including 1 entities, in source file serialsend.v
    Info: Found entity 1: SerialSend
Info: Found 1 design units, including 1 entities, in source file samplingcontrol.v
    Info: Found entity 1: SamplingControl
Info: Found 1 design units, including 1 entities, in source file lidarframeview.v
    Info: Found entity 1: LidarFrameView
Info: Found 1 design units, including 1 entities, in source file senddcfifo.v
    Info: Found entity 1: senddcfifo
Warning (10238): Verilog Module Declaration warning at dac7512.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "dac7512"
Info: Found 1 design units, including 1 entities, in source file dac7512.v
    Info: Found entity 1: dac7512
Info: Elaborating entity "LidarFrameView" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LidarFrameView.v(68): object "st" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LidarFrameView.v(84): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "SamplingControl" for hierarchy "SamplingControl:SamplingControl_inst"
Warning (10230): Verilog HDL assignment warning at SamplingControl.v(121): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at SamplingControl.v(126): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at SamplingControl.v(141): truncated value with size 32 to match size of target (26)
Info: Elaborating entity "CCD_ADC_Control" for hierarchy "CCD_ADC_Control:CCD_ADC_Control_inst"
Warning (10036): Verilog HDL or VHDL warning at CCD_ADC_Control.v(90): object "IntegCount" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_ADC_Control.v(137): truncated value with size 32 to match size of target (26)
Info: Elaborating entity "SerialSend" for hierarchy "SerialSend:SerialSend_inst"
Warning (10230): Verilog HDL assignment warning at SerialSend.v(213): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at SerialSend.v(218): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at SerialSend.v(261): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at SerialSend.v(273): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at SerialSend.v(297): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at SerialSend.v(302): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "speed_select" for hierarchy "SerialSend:SerialSend_inst|speed_select:speed_tx"
Info: Elaborating entity "uart_tx" for hierarchy "SerialSend:SerialSend_inst|uart_tx:my_uart_tx"
Info: Elaborating entity "senddcfifo" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst"
Info: Elaborating entity "dcfifo" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lhk1.tdf
    Info: Found entity 1: dcfifo_lhk1
Info: Elaborating entity "dcfifo_lhk1" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_8gm.tdf
    Info: Found entity 1: alt_sync_fifo_8gm
Info: Elaborating entity "alt_sync_fifo_8gm" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_n3v.tdf
    Info: Found entity 1: dpram_n3v
Info: Elaborating entity "dpram_n3v" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pof1.tdf
    Info: Found entity 1: altsyncram_pof1
Info: Elaborating entity "altsyncram_pof1" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4g8.tdf
    Info: Found entity 1: add_sub_4g8
Info: Elaborating entity "add_sub_4g8" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|add_sub_4g8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_a18.tdf
    Info: Found entity 1: add_sub_a18
Info: Elaborating entity "add_sub_a18" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|add_sub_a18:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_lua.tdf
    Info: Found entity 1: cntr_lua
Info: Elaborating entity "cntr_lua" for hierarchy "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1"
Info: Elaborating entity "dac7512" for hierarchy "dac7512:dac7512_inst"
Warning (10230): Verilog HDL assignment warning at dac7512.v(39): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at dac7512.v(65): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at dac7512.v(107): truncated value with size 32 to match size of target (5)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "SerialSend:SerialSend_inst|uart_tx:my_uart_tx|bps_start" feeding internal logic into a wire
Info: Ignored 116 buffer(s)
    Info: Ignored 116 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CCD_M0" is stuck at GND
    Warning (13410): Pin "CCD_M1" is stuck at GND
    Warning (13410): Pin "CCD_RM" is stuck at GND
Info: Registers with preset signals will power-up high
Warning: Ignored 1 CARRY_SUM primitives
    Warning: Ignored 1 CARRY_SUM primitives -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cs11a[10]" -- logic cell requires more inputs than it can contain
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "SerialSend:SerialSend_inst|uart_tx:my_uart_tx|bps_start_r~en" lost all its fanouts during netlist optimizations.
    Info: Register "SerialSend:SerialSend_inst|serialState~10" lost all its fanouts during netlist optimizations.
    Info: Register "SerialSend:SerialSend_inst|serialState~11" lost all its fanouts during netlist optimizations.
    Info: Register "SerialSend:SerialSend_inst|serialState~12" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState~7" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~12" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~13" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|IntegState~14" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|RestState~8" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|RestState~9" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|MainState~8" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_ADC_Control:CCD_ADC_Control_inst|MainState~9" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/EngineeringDocument/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "startPoint"
Info: Implemented 471 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 13 output pins
    Info: Implemented 439 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 383 megabytes
    Info: Processing ended: Fri May 26 15:50:35 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/EngineeringDocument/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.map.smsg.


