// Seed: 275497838
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    $clog2(64);
    ;
  end
  wire [-1 : 1] id_4;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output tri id_5,
    input tri id_6,
    input wand id_7
    , id_23,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    output supply1 id_11,
    output tri0 id_12
    , id_24,
    inout wand id_13,
    input tri id_14,
    input uwire id_15,
    input wand id_16,
    output wand id_17,
    input supply1 id_18,
    input supply0 id_19,
    input wand id_20,
    output wand id_21
);
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23
  );
endmodule
