(S (NP (NP (DT A) (NN hardware) (NN architecture)) (PP (IN for) (NP (DT the) (JJ single) (NN iteration) (NN algorithm)))) (VP (VBZ is) (VP (VBN proposed) (PP (IN in) (NP (DT this) (NN paper))))) (. .))
(S (NP (JJ Single) (NN iteration) (NN algorithm)) (VP (VBZ enables) (NP (NP (NN reconstruction)) (PP (IN of) (NP (NP (DT the) (JJ full) (NN signal)) (SBAR (WHADVP (WRB when)) (S (NP (NP (JJ small) (NN number)) (PP (IN of) (NP (NN signal) (NNS samples)))) (VP (VBZ is) (ADJP (JJ available))))))))) (. .))
(S (NP (DT The) (NN algorithm)) (VP (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (DT the) (NN threshold) (NN calculation))))) (, ,) (CC and) (VP (VBZ allows) (S (VP (VBG distinguishing) (PP (IN between) (NP (NP (NN signal) (NNS components)) (CC and) (NP (NP (NN noise)) (SBAR (WHNP (WDT that)) (S (VP (VBZ appears) (PP (IN as) (NP (NP (DT a) (NN consequence)) (PP (IN of) (NP (VBG missing) (NNS samples))))))))))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NN system)) (PP (IN for) (NP (NN hardware) (NN realization)))) (VP (VBZ is) (VP (VBN divided) (PP (IN into) (NP (NP (CD three) (NNS parts)) (, ,) (NP (NP (DT each) (NN part)) (PP (IN with) (NP (JJ different) (NN functionality)))))))) (. .))
(S (NP (DT The) (NN system)) (VP (VBZ is) (ADJP (JJ suitable) (PP (IN for) (NP (DT the) (NNP FPGA) (NN realization))))) (. .))
(S (NP (NP (NN Realization)) (PP (IN of) (NP (NP (DT the) (NNS blocks)) (SBAR (WHPP (IN for) (WHNP (WDT which))) (S (NP (EX there)) (VP (VBP are) (NP (NP (DT no) (JJ standard) (NNS components)) (PP (IN in) (NP (NNP FPGA)))))))))) (, ,) (VP (VBZ is) (VP (VBN discussed) (ADVP (RB as) (RB well)))) (. .))
