// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc__pch.h"
#include "Vriscv_soc_riscv_soc.h"

VL_ATTR_COLD void Vriscv_soc_riscv_soc___eval_initial__TOP__riscv_soc(Vriscv_soc_riscv_soc* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vriscv_soc_riscv_soc___eval_initial__TOP__riscv_soc\n"); );
    // Body
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awlen_r = 0U;
}

VL_ATTR_COLD void Vriscv_soc_riscv_soc___ctor_var_reset(Vriscv_soc_riscv_soc* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vriscv_soc_riscv_soc___ctor_var_reset\n"); );
    // Body
    vlSelf->clk_i = VL_RAND_RESET_I(1);
    vlSelf->rst_i = VL_RAND_RESET_I(1);
    vlSelf->reset_vector_i = VL_RAND_RESET_I(32);
    vlSelf->inport_awvalid_i = VL_RAND_RESET_I(1);
    vlSelf->inport_awaddr_i = VL_RAND_RESET_I(32);
    vlSelf->inport_wvalid_i = VL_RAND_RESET_I(1);
    vlSelf->inport_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->inport_wstrb_i = VL_RAND_RESET_I(4);
    vlSelf->inport_bready_i = VL_RAND_RESET_I(1);
    vlSelf->inport_arvalid_i = VL_RAND_RESET_I(1);
    vlSelf->inport_araddr_i = VL_RAND_RESET_I(32);
    vlSelf->inport_rready_i = VL_RAND_RESET_I(1);
    vlSelf->rst_cpu_i = VL_RAND_RESET_I(1);
    vlSelf->spi_miso_i = VL_RAND_RESET_I(1);
    vlSelf->uart_txd_i = VL_RAND_RESET_I(1);
    vlSelf->gpio_input_i = VL_RAND_RESET_I(32);
    vlSelf->mem_awready_i = VL_RAND_RESET_I(1);
    vlSelf->mem_wready_i = VL_RAND_RESET_I(1);
    vlSelf->mem_bvalid_i = VL_RAND_RESET_I(1);
    vlSelf->mem_bresp_i = VL_RAND_RESET_I(2);
    vlSelf->mem_bid_i = VL_RAND_RESET_I(4);
    vlSelf->mem_arready_i = VL_RAND_RESET_I(1);
    vlSelf->mem_rvalid_i = VL_RAND_RESET_I(1);
    vlSelf->mem_rdata_i = VL_RAND_RESET_I(32);
    vlSelf->mem_rresp_i = VL_RAND_RESET_I(2);
    vlSelf->mem_rid_i = VL_RAND_RESET_I(4);
    vlSelf->mem_rlast_i = VL_RAND_RESET_I(1);
    vlSelf->inport_awready_o = VL_RAND_RESET_I(1);
    vlSelf->inport_wready_o = VL_RAND_RESET_I(1);
    vlSelf->inport_bvalid_o = VL_RAND_RESET_I(1);
    vlSelf->inport_bresp_o = VL_RAND_RESET_I(2);
    vlSelf->inport_arready_o = VL_RAND_RESET_I(1);
    vlSelf->inport_rvalid_o = VL_RAND_RESET_I(1);
    vlSelf->inport_rdata_o = VL_RAND_RESET_I(32);
    vlSelf->inport_rresp_o = VL_RAND_RESET_I(2);
    vlSelf->spi_clk_o = VL_RAND_RESET_I(1);
    vlSelf->spi_mosi_o = VL_RAND_RESET_I(1);
    vlSelf->spi_cs_o = VL_RAND_RESET_I(1);
    vlSelf->uart_rxd_o = VL_RAND_RESET_I(1);
    vlSelf->gpio_output_o = VL_RAND_RESET_I(32);
    vlSelf->gpio_output_enable_o = VL_RAND_RESET_I(32);
    vlSelf->mem_awvalid_o = VL_RAND_RESET_I(1);
    vlSelf->mem_awaddr_o = VL_RAND_RESET_I(32);
    vlSelf->mem_awid_o = VL_RAND_RESET_I(4);
    vlSelf->mem_awlen_o = VL_RAND_RESET_I(8);
    vlSelf->mem_awburst_o = VL_RAND_RESET_I(2);
    vlSelf->mem_wvalid_o = VL_RAND_RESET_I(1);
    vlSelf->mem_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->mem_wstrb_o = VL_RAND_RESET_I(4);
    vlSelf->mem_wlast_o = VL_RAND_RESET_I(1);
    vlSelf->mem_bready_o = VL_RAND_RESET_I(1);
    vlSelf->mem_arvalid_o = VL_RAND_RESET_I(1);
    vlSelf->mem_araddr_o = VL_RAND_RESET_I(32);
    vlSelf->mem_arid_o = VL_RAND_RESET_I(4);
    vlSelf->mem_arlen_o = VL_RAND_RESET_I(8);
    vlSelf->mem_arburst_o = VL_RAND_RESET_I(2);
    vlSelf->mem_rready_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__axi4_i_rvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__axi4_d_bvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__axi4_d_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__axi4_d_wready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_rready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output0_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output2_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output3_wready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output4_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_wready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_wready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_bready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output4_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output1_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_awvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output1_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_bvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_awready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output2_wready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_arready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output0_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_rvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_tap_output3_arvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_arready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_arb_out_awvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__axi_retime_wvalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__wr_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__read_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__write_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_isr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_ipr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_ier_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_iar_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_iar_ack_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_sie_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_cie_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_ivr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_mer_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_mer_me_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_ipr_pending_in_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__data_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__rvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__rd_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__bvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_enable_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__irq_pending_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_intc__DOT__intr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__read_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__write_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_rx_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_tx_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_status_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_control_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_control_ie_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_control_rst_rx_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_control_rst_tx_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__data_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rd_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__bvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__ulite_rx_rd_req_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_busy_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_bits_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_count_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_shift_reg_q = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__txd_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rxd_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_data_q = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_bits_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_count_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_shift_reg_q = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_ready_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_busy_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_err_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rxd_ms_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__rx_sample_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_sample_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__tx_complete_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__txd_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_uart__DOT__intr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__wr_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__read_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__write_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl0_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl0_interrupt_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl0_enable_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_cmp0_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_cmp0_value_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_val0_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl1_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl1_interrupt_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_ctrl1_enable_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_cmp1_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_cmp1_value_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer_val1_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__data_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__rvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__rd_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__bvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer0_value_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__timer1_value_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_timer__DOT__intr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_pending_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_pending_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__arid_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_port_q = VL_RAND_RESET_I(3);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_port_r = VL_RAND_RESET_I(3);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_incr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_decr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__read_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_rvalid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_rdata_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_rresp_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_rlast_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__inport_arready_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_pending_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_pending_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__awid_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_port_q = VL_RAND_RESET_I(3);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_port_r = VL_RAND_RESET_I(3);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_incr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_decr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__write_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_bvalid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__outport_bresp_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__inport_awready_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_axi_tap__DOT__inport_wready_r = VL_RAND_RESET_I(1);
    vlSelf->u_soc__DOT__u_axi_tap__DOT____VdfgTmp_h5c26c157__0 = 0;
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__read_req_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__read_hold_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__read_grant_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_arvalid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_araddr_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_arid_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_arlen_r = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_arburst_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__rd_resp_target_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_req_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_hold_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_dataphase_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_grant_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_hold_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__write_dataphase_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awvalid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awaddr_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awid_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awlen_r = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_awburst_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_wvalid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_wdata_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_wstrb_r = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__outport_wlast_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__wr_resp_target_r = VL_RAND_RESET_I(4);
    vlSelf->u_soc__DOT__u_arb__DOT____VdfgTmp_h68b34a03__0 = 0;
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__req_ffs_masked_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__req_ffs_unmasked_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__req_ffs_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__mask_next_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__grant_last_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__req_ffs_masked_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__req_ffs_unmasked_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__req_ffs_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__mask_next_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__grant_last_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__wr_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__read_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__write_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_dgier_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_dgier_gie_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_ipisr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_ipier_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_ipier_tx_empty_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_srr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_srr_reset_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_loop_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_spe_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_master_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_cpol_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_cpha_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_txfifo_rst_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_rxfifo_rst_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_manual_ss_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_trans_inhibit_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_cr_lsb_first_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_sr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_dtr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_drr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_ssr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_ssr_value_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__data_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__rvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__rd_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__bvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_drr_rd_req_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__tx_fifo_flush_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__rx_fifo_flush_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__tx_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__tx_ready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__tx_data_raw_w = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__tx_data_w = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__rx_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__rx_ready_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__active_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__bit_count_q = VL_RAND_RESET_I(6);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__shift_reg_q = VL_RAND_RESET_I(8);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__clk_div_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__done_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_clk_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__spi_mosi_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__start_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__miso_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__sample_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__drive_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__check_tx_level_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__intr_q = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_tx_fifo__DOT__ram_q[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_tx_fifo__DOT__rd_ptr_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_tx_fifo__DOT__wr_ptr_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_tx_fifo__DOT__count_q = VL_RAND_RESET_I(3);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_rx_fifo__DOT__ram_q[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_rx_fifo__DOT__rd_ptr_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_rx_fifo__DOT__wr_ptr_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_spi__DOT__u_rx_fifo__DOT__count_q = VL_RAND_RESET_I(3);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__write_cmd_req_out_w = VL_RAND_RESET_Q(46);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__write_data_req_out_w = VL_RAND_RESET_Q(37);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__write_resp_out_w = VL_RAND_RESET_I(6);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__read_req_out_w = VL_RAND_RESET_Q(46);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__read_resp_out_w = VL_RAND_RESET_Q(39);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_cmd_req__DOT__ram_q[__Vi0] = VL_RAND_RESET_Q(46);
    }
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_cmd_req__DOT__rd_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_cmd_req__DOT__wr_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_cmd_req__DOT__count_q = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_data_req__DOT__ram_q[__Vi0] = VL_RAND_RESET_Q(37);
    }
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_data_req__DOT__rd_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_data_req__DOT__wr_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_data_req__DOT__count_q = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_resp__DOT__ram_q[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_resp__DOT__rd_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_resp__DOT__wr_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_write_resp__DOT__count_q = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_req__DOT__ram_q[__Vi0] = VL_RAND_RESET_Q(46);
    }
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_req__DOT__rd_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_req__DOT__wr_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_req__DOT__count_q = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_resp__DOT__ram_q[__Vi0] = VL_RAND_RESET_Q(39);
    }
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_resp__DOT__rd_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_resp__DOT__wr_ptr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_retime__DOT__u_read_resp__DOT__count_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__read_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__write_en_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_direction_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_direction_output_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_input_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_output_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_output_set_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_output_clr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_mask_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_mask_enable_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_set_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_clr_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_status_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_level_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_level_active_high_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_mode_wr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_int_mode_edge_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__gpio_output_data_in_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__rvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__rd_data_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__bvalid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__input_ms = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__input_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__output_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__output_next_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__intr_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__interrupt_raw_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__interrupt_raw_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__input_last_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_soc__DOT__u_gpio__DOT__interrupt_level_r = VL_RAND_RESET_I(32);
    vlSelf->u_soc__DOT__u_gpio__DOT____VdfgTmp_h45748cda__0 = 0;
    vlSelf->__Vfunc_u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__ffs__0__Vfuncout = VL_RAND_RESET_I(4);
    vlSelf->__Vfunc_u_soc__DOT__u_arb__DOT__u_rd_arb__DOT__ffs__1__Vfuncout = VL_RAND_RESET_I(4);
    vlSelf->__Vfunc_u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__ffs__2__Vfuncout = VL_RAND_RESET_I(4);
    vlSelf->__Vfunc_u_soc__DOT__u_arb__DOT__u_wr_arb__DOT__ffs__3__Vfuncout = VL_RAND_RESET_I(4);
}
