<def f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='91' ll='106' type='bool applyExtractVecEltPairwiseAdd(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B, std::tuple&lt;unsigned int, LLT, Register&gt; &amp; MatchInfo)'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc' l='400' u='c' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
