#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Nov 21 14:44:43 2018
# Process ID: 12796
# Current directory: D:/PANDA/Study/VE370/Project/Project2/FPGA/P2 single cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4268 D:\PANDA\Study\VE370\Project\Project2\FPGA\P2 single cycle\P2 single cycle.xpr
# Log file: D:/PANDA/Study/VE370/Project/Project2/FPGA/P2 single cycle/vivado.log
# Journal file: D:/PANDA/Study/VE370/Project/Project2/FPGA/P2 single cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/PANDA/Study/VE370/Project/Project2/FPGA/P2 single cycle/P2 single cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 926.867 ; gain = 163.930
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 15:36:10 2018...
