INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:44:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 fork18/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.673ns (23.138%)  route 5.558ns (76.862%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3020, unset)         0.508     0.508    fork18/control/generateBlocks[1].regblock/clk
    SLICE_X10Y64         FDSE                                         r  fork18/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork18/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.516     1.278    fork18/control/generateBlocks[1].regblock/transmitValue_reg_0
    SLICE_X12Y64         LUT5 (Prop_lut5_I0_O)        0.048     1.326 r  fork18/control/generateBlocks[1].regblock/fullReg_i_2__22/O
                         net (fo=24, routed)          0.515     1.841    buffer22/fork18_outs_1_valid
    SLICE_X15Y68         LUT3 (Prop_lut3_I1_O)        0.132     1.973 f  buffer22/B_loadEn_INST_0_i_8/O
                         net (fo=6, routed)           0.365     2.338    fork24/control/generateBlocks[3].regblock/dataReg_reg[0]_1
    SLICE_X18Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.381 f  fork24/control/generateBlocks[3].regblock/dataReg[0]_i_2__10/O
                         net (fo=11, routed)          0.385     2.766    buffer27/control/fullReg_reg_2
    SLICE_X25Y74         LUT6 (Prop_lut6_I3_O)        0.043     2.809 f  buffer27/control/fullReg_i_2__19/O
                         net (fo=10, routed)          0.548     3.357    buffer27/control/transmitValue_reg_0
    SLICE_X26Y80         LUT2 (Prop_lut2_I0_O)        0.051     3.408 f  buffer27/control/transmitValue_i_4__21/O
                         net (fo=12, routed)          0.323     3.731    buffer53/control/fullReg_i_3__20_0
    SLICE_X29Y80         LUT4 (Prop_lut4_I3_O)        0.139     3.870 r  buffer53/control/fullReg_i_5__10/O
                         net (fo=2, routed)           0.170     4.040    control_merge6/tehb/control/outputValid_reg
    SLICE_X30Y80         LUT3 (Prop_lut3_I2_O)        0.131     4.171 r  control_merge6/tehb/control/fullReg_i_3__20/O
                         net (fo=18, routed)          0.237     4.408    control_merge6/fork_valid/generateBlocks[1].regblock/outputValid_reg_1
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.043     4.451 f  control_merge6/fork_valid/generateBlocks[1].regblock/C_loadEn_INST_0_i_6/O
                         net (fo=12, routed)          0.412     4.863    fork40/control/generateBlocks[0].regblock/dataReg_reg[4]
    SLICE_X46Y81         LUT6 (Prop_lut6_I4_O)        0.043     4.906 f  fork40/control/generateBlocks[0].regblock/C_loadEn_INST_0_i_2/O
                         net (fo=21, routed)          0.246     5.152    fork38/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X49Y81         LUT5 (Prop_lut5_I2_O)        0.043     5.195 r  fork38/control/generateBlocks[1].regblock/ldq_addr_7_q[6]_i_5__0/O
                         net (fo=25, routed)          0.677     5.872    lsq2/handshake_lsq_lsq2_core/load6_addrOut_valid
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.051     5.923 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_11/O
                         net (fo=2, routed)           0.255     6.178    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_0_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.129     6.307 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_15/O
                         net (fo=1, routed)           0.000     6.307    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_15_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     6.558 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.558    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_3_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.711 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_3/O[1]
                         net (fo=1, routed)           0.433     7.144    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_110_out[5]
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.119     7.263 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_1/O
                         net (fo=8, routed)           0.476     7.739    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_5
    SLICE_X54Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=3020, unset)         0.483     9.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X54Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X54Y107        FDRE (Setup_fdre_C_CE)      -0.169     8.978    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.240    




