$date
	Mon Oct 27 12:13:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comperator_2bit_tb $end
$var wire 1 ! less $end
$var wire 1 " great $end
$var wire 1 # equal $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # equal $end
$var reg 1 " great $end
$var reg 1 ! less $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5000
1#
0!
0"
0$
0%
#10000
0#
1!
1%
#15000
0!
1"
1$
0%
#20000
1#
0"
1%
#25000
