07:32:31 INFO  : Registering command handlers for SDK TCF services
07:32:32 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\AXI_UartLite\AXI_UartLite.sdk\temp_xsdb_launch_script.tcl
07:32:34 INFO  : XSCT server has started successfully.
07:32:34 INFO  : Successfully done setting XSCT server connection channel  
07:32:34 INFO  : Successfully done setting SDK workspace  
07:32:34 INFO  : Processing command line option -hwspec D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper.hdf.
07:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
07:45:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
07:46:08 INFO  : 'fpga -state' command is executed.
07:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:46:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:46:09 INFO  : 'jtag frequency' command is executed.
07:46:09 INFO  : Sourcing of 'D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:46:09 INFO  : Context for 'APU' is selected.
07:46:09 INFO  : Hardware design information is loaded from 'D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
07:46:09 INFO  : Context for 'APU' is selected.
07:46:09 INFO  : 'stop' command is executed.
07:46:09 INFO  : 'ps7_init' command is executed.
07:46:09 INFO  : 'ps7_post_config' command is executed.
07:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:46:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:46:09 INFO  : The application 'D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/z7010_axi_uart/Debug/z7010_axi_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
07:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
dow D:/FPGA/AXI_UartLite/AXI_UartLite.sdk/z7010_axi_uart/Debug/z7010_axi_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

07:46:09 INFO  : Memory regions updated for context APU
07:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:46:09 INFO  : 'con' command is executed.
07:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
con
----------------End of Script----------------

07:46:09 INFO  : Launch script is exported to file 'D:\FPGA\AXI_UartLite\AXI_UartLite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_z7010_axi_uart.elf_on_local.tcl'
07:51:25 INFO  : Disconnected from the channel tcfchan#1.
