
DataLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e184  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e0  0800e298  0800e298  0000f298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec78  0800ec78  000101ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec78  0800ec78  0000fc78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec80  0800ec80  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec80  0800ec80  0000fc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ec84  0800ec84  0000fc84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ec88  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002774  200001ec  0800ee74  000101ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002960  0800ee74  00010960  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016533  00000000  00000000  00010215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ee  00000000  00000000  00026748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  0002a038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a6  00000000  00000000  0002b6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af2f  00000000  00000000  0002c88e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d083  00000000  00000000  000477bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000976d4  00000000  00000000  00064840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fbf14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071f0  00000000  00000000  000fbf58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00103148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e27c 	.word	0x0800e27c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	0800e27c 	.word	0x0800e27c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__gesf2>:
 8000ca4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ca8:	e006      	b.n	8000cb8 <__cmpsf2+0x4>
 8000caa:	bf00      	nop

08000cac <__lesf2>:
 8000cac:	f04f 0c01 	mov.w	ip, #1
 8000cb0:	e002      	b.n	8000cb8 <__cmpsf2+0x4>
 8000cb2:	bf00      	nop

08000cb4 <__cmpsf2>:
 8000cb4:	f04f 0c01 	mov.w	ip, #1
 8000cb8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000cbc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cc8:	bf18      	it	ne
 8000cca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cce:	d011      	beq.n	8000cf4 <__cmpsf2+0x40>
 8000cd0:	b001      	add	sp, #4
 8000cd2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000cd6:	bf18      	it	ne
 8000cd8:	ea90 0f01 	teqne	r0, r1
 8000cdc:	bf58      	it	pl
 8000cde:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ce2:	bf88      	it	hi
 8000ce4:	17c8      	asrhi	r0, r1, #31
 8000ce6:	bf38      	it	cc
 8000ce8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cec:	bf18      	it	ne
 8000cee:	f040 0001 	orrne.w	r0, r0, #1
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	d102      	bne.n	8000d00 <__cmpsf2+0x4c>
 8000cfa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cfe:	d105      	bne.n	8000d0c <__cmpsf2+0x58>
 8000d00:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d04:	d1e4      	bne.n	8000cd0 <__cmpsf2+0x1c>
 8000d06:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d0a:	d0e1      	beq.n	8000cd0 <__cmpsf2+0x1c>
 8000d0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <__aeabi_cfrcmple>:
 8000d14:	4684      	mov	ip, r0
 8000d16:	4608      	mov	r0, r1
 8000d18:	4661      	mov	r1, ip
 8000d1a:	e7ff      	b.n	8000d1c <__aeabi_cfcmpeq>

08000d1c <__aeabi_cfcmpeq>:
 8000d1c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d1e:	f7ff ffc9 	bl	8000cb4 <__cmpsf2>
 8000d22:	2800      	cmp	r0, #0
 8000d24:	bf48      	it	mi
 8000d26:	f110 0f00 	cmnmi.w	r0, #0
 8000d2a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d2c <__aeabi_fcmpeq>:
 8000d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d30:	f7ff fff4 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d34:	bf0c      	ite	eq
 8000d36:	2001      	moveq	r0, #1
 8000d38:	2000      	movne	r0, #0
 8000d3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3e:	bf00      	nop

08000d40 <__aeabi_fcmplt>:
 8000d40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d44:	f7ff ffea 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d48:	bf34      	ite	cc
 8000d4a:	2001      	movcc	r0, #1
 8000d4c:	2000      	movcs	r0, #0
 8000d4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d52:	bf00      	nop

08000d54 <__aeabi_fcmple>:
 8000d54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d58:	f7ff ffe0 	bl	8000d1c <__aeabi_cfcmpeq>
 8000d5c:	bf94      	ite	ls
 8000d5e:	2001      	movls	r0, #1
 8000d60:	2000      	movhi	r0, #0
 8000d62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d66:	bf00      	nop

08000d68 <__aeabi_fcmpge>:
 8000d68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d6c:	f7ff ffd2 	bl	8000d14 <__aeabi_cfrcmple>
 8000d70:	bf94      	ite	ls
 8000d72:	2001      	movls	r0, #1
 8000d74:	2000      	movhi	r0, #0
 8000d76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7a:	bf00      	nop

08000d7c <__aeabi_fcmpgt>:
 8000d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d80:	f7ff ffc8 	bl	8000d14 <__aeabi_cfrcmple>
 8000d84:	bf34      	ite	cc
 8000d86:	2001      	movcc	r0, #1
 8000d88:	2000      	movcs	r0, #0
 8000d8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8e:	bf00      	nop

08000d90 <bcd2bin>:
#include "ds1307.h"

extern I2C_HandleTypeDef hi2c1;


uint8_t bcd2bin(uint8_t data){
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
 return ((data>>4)*10)+(data&0x0F);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	461a      	mov	r2, r3
 8000da2:	0092      	lsls	r2, r2, #2
 8000da4:	4413      	add	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	f003 030f 	and.w	r3, r3, #15
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	4413      	add	r3, r2
 8000db4:	b2db      	uxtb	r3, r3
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr

08000dc0 <rtc_write>:
	
	return data;
}

void rtc_write(uint8_t address,uint8_t data)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af04      	add	r7, sp, #16
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	460a      	mov	r2, r1
 8000dca:	71fb      	strb	r3, [r7, #7]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,address,I2C_MEMADD_SIZE_8BIT,&data,1,100)!=HAL_OK){
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	2364      	movs	r3, #100	@ 0x64
 8000dd6:	9302      	str	r3, [sp, #8]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	9301      	str	r3, [sp, #4]
 8000ddc:	1dbb      	adds	r3, r7, #6
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2301      	movs	r3, #1
 8000de2:	f64f 71d0 	movw	r1, #65488	@ 0xffd0
 8000de6:	4807      	ldr	r0, [pc, #28]	@ (8000e04 <rtc_write+0x44>)
 8000de8:	f004 f878 	bl	8004edc <HAL_I2C_Mem_Write>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d003      	beq.n	8000dfa <rtc_write+0x3a>
		Error_Handler(__FILE__,__LINE__);
 8000df2:	211c      	movs	r1, #28
 8000df4:	4804      	ldr	r0, [pc, #16]	@ (8000e08 <rtc_write+0x48>)
 8000df6:	f001 fb99 	bl	800252c <Error_Handler>
	}
}
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20002388 	.word	0x20002388
 8000e08:	0800e298 	.word	0x0800e298

08000e0c <rtc_init>:

void rtc_init(uint8_t rs,uint8_t sqwe,uint8_t out)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
 8000e16:	460b      	mov	r3, r1
 8000e18:	71bb      	strb	r3, [r7, #6]
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	717b      	strb	r3, [r7, #5]
	rs&=3;
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	71fb      	strb	r3, [r7, #7]
	if (sqwe) rs|=0x10;
 8000e26:	79bb      	ldrb	r3, [r7, #6]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d003      	beq.n	8000e34 <rtc_init+0x28>
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	71fb      	strb	r3, [r7, #7]
	if (out) rs|=0x80;
 8000e34:	797b      	ldrb	r3, [r7, #5]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d003      	beq.n	8000e42 <rtc_init+0x36>
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e40:	71fb      	strb	r3, [r7, #7]
	
	rtc_write(0x07,rs);
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	4619      	mov	r1, r3
 8000e46:	2007      	movs	r0, #7
 8000e48:	f7ff ffba 	bl	8000dc0 <rtc_write>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <rtc_get_time>:

void rtc_get_time(uint8_t *hour,uint8_t *min,uint8_t *sec)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af04      	add	r7, sp, #16
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
	uint8_t data[3];
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 8000e60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2303      	movs	r3, #3
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2301      	movs	r3, #1
 8000e72:	2200      	movs	r2, #0
 8000e74:	f64f 71d0 	movw	r1, #65488	@ 0xffd0
 8000e78:	4812      	ldr	r0, [pc, #72]	@ (8000ec4 <rtc_get_time+0x70>)
 8000e7a:	f004 f929 	bl	80050d0 <HAL_I2C_Mem_Read>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d003      	beq.n	8000e8c <rtc_get_time+0x38>
		Error_Handler(__FILE__,__LINE__);
 8000e84:	212d      	movs	r1, #45	@ 0x2d
 8000e86:	4810      	ldr	r0, [pc, #64]	@ (8000ec8 <rtc_get_time+0x74>)
 8000e88:	f001 fb50 	bl	800252c <Error_Handler>
	}	

	*sec=bcd2bin(data[0]);
 8000e8c:	7d3b      	ldrb	r3, [r7, #20]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff ff7e 	bl	8000d90 <bcd2bin>
 8000e94:	4603      	mov	r3, r0
 8000e96:	461a      	mov	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	701a      	strb	r2, [r3, #0]
	*min=bcd2bin(data[1]);
 8000e9c:	7d7b      	ldrb	r3, [r7, #21]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff76 	bl	8000d90 <bcd2bin>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	701a      	strb	r2, [r3, #0]
	*hour=bcd2bin(data[2]);
 8000eac:	7dbb      	ldrb	r3, [r7, #22]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff ff6e 	bl	8000d90 <bcd2bin>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	701a      	strb	r2, [r3, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20002388 	.word	0x20002388
 8000ec8:	0800e298 	.word	0x0800e298

08000ecc <rtc_get_date>:
		Error_Handler(__FILE__,__LINE__);
	}
}

void rtc_get_date(uint8_t *week_day,uint8_t *day,uint8_t *month,uint8_t *year)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af04      	add	r7, sp, #16
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	603b      	str	r3, [r7, #0]
	uint8_t data[4]={0,0,0,0};
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 8000ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	9301      	str	r3, [sp, #4]
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	f64f 71d0 	movw	r1, #65488	@ 0xffd0
 8000ef6:	4814      	ldr	r0, [pc, #80]	@ (8000f48 <rtc_get_date+0x7c>)
 8000ef8:	f004 f8ea 	bl	80050d0 <HAL_I2C_Mem_Read>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <rtc_get_date+0x3e>
		Error_Handler(__FILE__,__LINE__);
 8000f02:	2141      	movs	r1, #65	@ 0x41
 8000f04:	4811      	ldr	r0, [pc, #68]	@ (8000f4c <rtc_get_date+0x80>)
 8000f06:	f001 fb11 	bl	800252c <Error_Handler>
	}
	
	*week_day=data[0];
 8000f0a:	7d3a      	ldrb	r2, [r7, #20]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	701a      	strb	r2, [r3, #0]
	*day=bcd2bin(data[1]);
 8000f10:	7d7b      	ldrb	r3, [r7, #21]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ff3c 	bl	8000d90 <bcd2bin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	701a      	strb	r2, [r3, #0]
	*month=bcd2bin(data[2]);
 8000f20:	7dbb      	ldrb	r3, [r7, #22]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff34 	bl	8000d90 <bcd2bin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	701a      	strb	r2, [r3, #0]
	*year=bcd2bin(data[3]);
 8000f30:	7dfb      	ldrb	r3, [r7, #23]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff ff2c 	bl	8000d90 <bcd2bin>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	701a      	strb	r2, [r3, #0]
}
 8000f40:	bf00      	nop
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20002388 	.word	0x20002388
 8000f4c:	0800e298 	.word	0x0800e298

08000f50 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f5a:	4804      	ldr	r0, [pc, #16]	@ (8000f6c <SELECT+0x1c>)
 8000f5c:	f003 fe26 	bl	8004bac <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f001 fead 	bl	8002cc0 <HAL_Delay>
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40010800 	.word	0x40010800

08000f70 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <DESELECT+0x1c>)
 8000f7c:	f003 fe16 	bl	8004bac <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f001 fe9d 	bl	8002cc0 <HAL_Delay>
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010800 	.word	0x40010800

08000f90 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f9a:	bf00      	nop
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <SPI_TxByte+0x30>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d1f8      	bne.n	8000f9c <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000faa:	1df9      	adds	r1, r7, #7
 8000fac:	2364      	movs	r3, #100	@ 0x64
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4803      	ldr	r0, [pc, #12]	@ (8000fc0 <SPI_TxByte+0x30>)
 8000fb2:	f005 fbeb 	bl	800678c <HAL_SPI_Transmit>
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200023dc 	.word	0x200023dc

08000fc4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000fd0:	bf00      	nop
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <SPI_TxBuffer+0x30>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d1f8      	bne.n	8000fd2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000fe0:	887a      	ldrh	r2, [r7, #2]
 8000fe2:	2364      	movs	r3, #100	@ 0x64
 8000fe4:	6879      	ldr	r1, [r7, #4]
 8000fe6:	4803      	ldr	r0, [pc, #12]	@ (8000ff4 <SPI_TxBuffer+0x30>)
 8000fe8:	f005 fbd0 	bl	800678c <HAL_SPI_Transmit>
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	200023dc 	.word	0x200023dc

08000ff8 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000ffe:	23ff      	movs	r3, #255	@ 0xff
 8001000:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001002:	bf00      	nop
 8001004:	4b09      	ldr	r3, [pc, #36]	@ (800102c <SPI_RxByte+0x34>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b02      	cmp	r3, #2
 8001010:	d1f8      	bne.n	8001004 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001012:	1dba      	adds	r2, r7, #6
 8001014:	1df9      	adds	r1, r7, #7
 8001016:	2364      	movs	r3, #100	@ 0x64
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	2301      	movs	r3, #1
 800101c:	4803      	ldr	r0, [pc, #12]	@ (800102c <SPI_RxByte+0x34>)
 800101e:	f005 fcf9 	bl	8006a14 <HAL_SPI_TransmitReceive>

	return data;
 8001022:	79bb      	ldrb	r3, [r7, #6]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	200023dc 	.word	0x200023dc

08001030 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8001038:	f7ff ffde 	bl	8000ff8 <SPI_RxByte>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	701a      	strb	r2, [r3, #0]
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8001052:	4b0a      	ldr	r3, [pc, #40]	@ (800107c <SD_ReadyWait+0x30>)
 8001054:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001058:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800105a:	f7ff ffcd 	bl	8000ff8 <SPI_RxByte>
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2bff      	cmp	r3, #255	@ 0xff
 8001066:	d003      	beq.n	8001070 <SD_ReadyWait+0x24>
 8001068:	4b04      	ldr	r3, [pc, #16]	@ (800107c <SD_ReadyWait+0x30>)
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1f4      	bne.n	800105a <SD_ReadyWait+0xe>

	return res;
 8001070:	79fb      	ldrb	r3, [r7, #7]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000020a 	.word	0x2000020a

08001080 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8001086:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800108a:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800108c:	f7ff ff70 	bl	8000f70 <DESELECT>
	for(int i = 0; i < 10; i++)
 8001090:	2300      	movs	r3, #0
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	e005      	b.n	80010a2 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8001096:	20ff      	movs	r0, #255	@ 0xff
 8001098:	f7ff ff7a 	bl	8000f90 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	3301      	adds	r3, #1
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	2b09      	cmp	r3, #9
 80010a6:	ddf6      	ble.n	8001096 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80010a8:	f7ff ff52 	bl	8000f50 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80010ac:	2340      	movs	r3, #64	@ 0x40
 80010ae:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80010c0:	2395      	movs	r3, #149	@ 0x95
 80010c2:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80010c4:	463b      	mov	r3, r7
 80010c6:	2106      	movs	r1, #6
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff7b 	bl	8000fc4 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80010ce:	e002      	b.n	80010d6 <SD_PowerOn+0x56>
	{
		cnt--;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3b01      	subs	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80010d6:	f7ff ff8f 	bl	8000ff8 <SPI_RxByte>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d002      	beq.n	80010e6 <SD_PowerOn+0x66>
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1f4      	bne.n	80010d0 <SD_PowerOn+0x50>
	}

	DESELECT();
 80010e6:	f7ff ff43 	bl	8000f70 <DESELECT>
	SPI_TxByte(0XFF);
 80010ea:	20ff      	movs	r0, #255	@ 0xff
 80010ec:	f7ff ff50 	bl	8000f90 <SPI_TxByte>

	PowerFlag = 1;
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <SD_PowerOn+0x80>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
}
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000020d 	.word	0x2000020d

08001104 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <SD_PowerOff+0x14>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	2000020d 	.word	0x2000020d

0800111c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001120:	4b02      	ldr	r3, [pc, #8]	@ (800112c <SD_CheckPower+0x10>)
 8001122:	781b      	ldrb	r3, [r3, #0]
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	2000020d 	.word	0x2000020d

08001130 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <SD_RxDataBlock+0x58>)
 800113c:	22c8      	movs	r2, #200	@ 0xc8
 800113e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001140:	f7ff ff5a 	bl	8000ff8 <SPI_RxByte>
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	2bff      	cmp	r3, #255	@ 0xff
 800114c:	d103      	bne.n	8001156 <SD_RxDataBlock+0x26>
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <SD_RxDataBlock+0x58>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1f4      	bne.n	8001140 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	2bfe      	cmp	r3, #254	@ 0xfe
 800115a:	d001      	beq.n	8001160 <SD_RxDataBlock+0x30>
 800115c:	2300      	movs	r3, #0
 800115e:	e00f      	b.n	8001180 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	1c5a      	adds	r2, r3, #1
 8001164:	607a      	str	r2, [r7, #4]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ff62 	bl	8001030 <SPI_RxBytePtr>
	} while(len--);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	1e5a      	subs	r2, r3, #1
 8001170:	603a      	str	r2, [r7, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f4      	bne.n	8001160 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8001176:	f7ff ff3f 	bl	8000ff8 <SPI_RxByte>
	SPI_RxByte();
 800117a:	f7ff ff3d 	bl	8000ff8 <SPI_RxByte>

	return TRUE;
 800117e:	2301      	movs	r3, #1
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000208 	.word	0x20000208

0800118c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800119c:	f7ff ff56 	bl	800104c <SD_ReadyWait>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2bff      	cmp	r3, #255	@ 0xff
 80011a4:	d001      	beq.n	80011aa <SD_TxDataBlock+0x1e>
 80011a6:	2300      	movs	r3, #0
 80011a8:	e02f      	b.n	800120a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80011aa:	78fb      	ldrb	r3, [r7, #3]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff feef 	bl	8000f90 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80011b6:	d020      	beq.n	80011fa <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80011b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff01 	bl	8000fc4 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80011c2:	f7ff ff19 	bl	8000ff8 <SPI_RxByte>
		SPI_RxByte();
 80011c6:	f7ff ff17 	bl	8000ff8 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80011ca:	e00b      	b.n	80011e4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80011cc:	f7ff ff14 	bl	8000ff8 <SPI_RxByte>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	f003 031f 	and.w	r3, r3, #31
 80011da:	2b05      	cmp	r3, #5
 80011dc:	d006      	beq.n	80011ec <SD_TxDataBlock+0x60>
			i++;
 80011de:	7bbb      	ldrb	r3, [r7, #14]
 80011e0:	3301      	adds	r3, #1
 80011e2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80011e4:	7bbb      	ldrb	r3, [r7, #14]
 80011e6:	2b40      	cmp	r3, #64	@ 0x40
 80011e8:	d9f0      	bls.n	80011cc <SD_TxDataBlock+0x40>
 80011ea:	e000      	b.n	80011ee <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80011ec:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80011ee:	bf00      	nop
 80011f0:	f7ff ff02 	bl	8000ff8 <SPI_RxByte>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0fa      	beq.n	80011f0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	f003 031f 	and.w	r3, r3, #31
 8001200:	2b05      	cmp	r3, #5
 8001202:	d101      	bne.n	8001208 <SD_TxDataBlock+0x7c>
 8001204:	2301      	movs	r3, #1
 8001206:	e000      	b.n	800120a <SD_TxDataBlock+0x7e>

	return FALSE;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b084      	sub	sp, #16
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	6039      	str	r1, [r7, #0]
 800121c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800121e:	f7ff ff15 	bl	800104c <SD_ReadyWait>
 8001222:	4603      	mov	r3, r0
 8001224:	2bff      	cmp	r3, #255	@ 0xff
 8001226:	d001      	beq.n	800122c <SD_SendCmd+0x1a>
 8001228:	23ff      	movs	r3, #255	@ 0xff
 800122a:	e042      	b.n	80012b2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff feae 	bl	8000f90 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	0e1b      	lsrs	r3, r3, #24
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fea8 	bl	8000f90 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	0c1b      	lsrs	r3, r3, #16
 8001244:	b2db      	uxtb	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fea2 	bl	8000f90 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	0a1b      	lsrs	r3, r3, #8
 8001250:	b2db      	uxtb	r3, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fe9c 	bl	8000f90 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fe97 	bl	8000f90 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	2b40      	cmp	r3, #64	@ 0x40
 8001266:	d102      	bne.n	800126e <SD_SendCmd+0x5c>
 8001268:	2395      	movs	r3, #149	@ 0x95
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	e007      	b.n	800127e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b48      	cmp	r3, #72	@ 0x48
 8001272:	d102      	bne.n	800127a <SD_SendCmd+0x68>
 8001274:	2387      	movs	r3, #135	@ 0x87
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	e001      	b.n	800127e <SD_SendCmd+0x6c>
	else crc = 1;
 800127a:	2301      	movs	r3, #1
 800127c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fe85 	bl	8000f90 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	2b4c      	cmp	r3, #76	@ 0x4c
 800128a:	d101      	bne.n	8001290 <SD_SendCmd+0x7e>
 800128c:	f7ff feb4 	bl	8000ff8 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001290:	230a      	movs	r3, #10
 8001292:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8001294:	f7ff feb0 	bl	8000ff8 <SPI_RxByte>
 8001298:	4603      	mov	r3, r0
 800129a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800129c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	da05      	bge.n	80012b0 <SD_SendCmd+0x9e>
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	3b01      	subs	r3, #1
 80012a8:	73bb      	strb	r3, [r7, #14]
 80012aa:	7bbb      	ldrb	r3, [r7, #14]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f1      	bne.n	8001294 <SD_SendCmd+0x82>

	return res;
 80012b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <SD_disk_initialize+0x14>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e0d1      	b.n	8001474 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80012d0:	4b6a      	ldr	r3, [pc, #424]	@ (800147c <SD_disk_initialize+0x1c0>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <SD_disk_initialize+0x2a>
 80012de:	4b67      	ldr	r3, [pc, #412]	@ (800147c <SD_disk_initialize+0x1c0>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	e0c6      	b.n	8001474 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80012e6:	f7ff fecb 	bl	8001080 <SD_PowerOn>

	/* slave select */
	SELECT();
 80012ea:	f7ff fe31 	bl	8000f50 <SELECT>

	/* check disk type */
	type = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80012f2:	2100      	movs	r1, #0
 80012f4:	2040      	movs	r0, #64	@ 0x40
 80012f6:	f7ff ff8c 	bl	8001212 <SD_SendCmd>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	f040 80a1 	bne.w	8001444 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001302:	4b5f      	ldr	r3, [pc, #380]	@ (8001480 <SD_disk_initialize+0x1c4>)
 8001304:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001308:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800130a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800130e:	2048      	movs	r0, #72	@ 0x48
 8001310:	f7ff ff7f 	bl	8001212 <SD_SendCmd>
 8001314:	4603      	mov	r3, r0
 8001316:	2b01      	cmp	r3, #1
 8001318:	d155      	bne.n	80013c6 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800131a:	2300      	movs	r3, #0
 800131c:	73fb      	strb	r3, [r7, #15]
 800131e:	e00c      	b.n	800133a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001320:	7bfc      	ldrb	r4, [r7, #15]
 8001322:	f7ff fe69 	bl	8000ff8 <SPI_RxByte>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	f104 0310 	add.w	r3, r4, #16
 800132e:	443b      	add	r3, r7
 8001330:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	3301      	adds	r3, #1
 8001338:	73fb      	strb	r3, [r7, #15]
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	2b03      	cmp	r3, #3
 800133e:	d9ef      	bls.n	8001320 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001340:	7abb      	ldrb	r3, [r7, #10]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d17e      	bne.n	8001444 <SD_disk_initialize+0x188>
 8001346:	7afb      	ldrb	r3, [r7, #11]
 8001348:	2baa      	cmp	r3, #170	@ 0xaa
 800134a:	d17b      	bne.n	8001444 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800134c:	2100      	movs	r1, #0
 800134e:	2077      	movs	r0, #119	@ 0x77
 8001350:	f7ff ff5f 	bl	8001212 <SD_SendCmd>
 8001354:	4603      	mov	r3, r0
 8001356:	2b01      	cmp	r3, #1
 8001358:	d807      	bhi.n	800136a <SD_disk_initialize+0xae>
 800135a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800135e:	2069      	movs	r0, #105	@ 0x69
 8001360:	f7ff ff57 	bl	8001212 <SD_SendCmd>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d004      	beq.n	8001374 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800136a:	4b45      	ldr	r3, [pc, #276]	@ (8001480 <SD_disk_initialize+0x1c4>)
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1ec      	bne.n	800134c <SD_disk_initialize+0x90>
 8001372:	e000      	b.n	8001376 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001374:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001376:	4b42      	ldr	r3, [pc, #264]	@ (8001480 <SD_disk_initialize+0x1c4>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d062      	beq.n	8001444 <SD_disk_initialize+0x188>
 800137e:	2100      	movs	r1, #0
 8001380:	207a      	movs	r0, #122	@ 0x7a
 8001382:	f7ff ff46 	bl	8001212 <SD_SendCmd>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d15b      	bne.n	8001444 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800138c:	2300      	movs	r3, #0
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	e00c      	b.n	80013ac <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8001392:	7bfc      	ldrb	r4, [r7, #15]
 8001394:	f7ff fe30 	bl	8000ff8 <SPI_RxByte>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	f104 0310 	add.w	r3, r4, #16
 80013a0:	443b      	add	r3, r7
 80013a2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	3301      	adds	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d9ef      	bls.n	8001392 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80013b2:	7a3b      	ldrb	r3, [r7, #8]
 80013b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SD_disk_initialize+0x104>
 80013bc:	230c      	movs	r3, #12
 80013be:	e000      	b.n	80013c2 <SD_disk_initialize+0x106>
 80013c0:	2304      	movs	r3, #4
 80013c2:	73bb      	strb	r3, [r7, #14]
 80013c4:	e03e      	b.n	8001444 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80013c6:	2100      	movs	r1, #0
 80013c8:	2077      	movs	r0, #119	@ 0x77
 80013ca:	f7ff ff22 	bl	8001212 <SD_SendCmd>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d808      	bhi.n	80013e6 <SD_disk_initialize+0x12a>
 80013d4:	2100      	movs	r1, #0
 80013d6:	2069      	movs	r0, #105	@ 0x69
 80013d8:	f7ff ff1b 	bl	8001212 <SD_SendCmd>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d801      	bhi.n	80013e6 <SD_disk_initialize+0x12a>
 80013e2:	2302      	movs	r3, #2
 80013e4:	e000      	b.n	80013e8 <SD_disk_initialize+0x12c>
 80013e6:	2301      	movs	r3, #1
 80013e8:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d10e      	bne.n	800140e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80013f0:	2100      	movs	r1, #0
 80013f2:	2077      	movs	r0, #119	@ 0x77
 80013f4:	f7ff ff0d 	bl	8001212 <SD_SendCmd>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d80e      	bhi.n	800141c <SD_disk_initialize+0x160>
 80013fe:	2100      	movs	r1, #0
 8001400:	2069      	movs	r0, #105	@ 0x69
 8001402:	f7ff ff06 	bl	8001212 <SD_SendCmd>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d107      	bne.n	800141c <SD_disk_initialize+0x160>
 800140c:	e00c      	b.n	8001428 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800140e:	2100      	movs	r1, #0
 8001410:	2041      	movs	r0, #65	@ 0x41
 8001412:	f7ff fefe 	bl	8001212 <SD_SendCmd>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d004      	beq.n	8001426 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800141c:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <SD_disk_initialize+0x1c4>)
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1e2      	bne.n	80013ea <SD_disk_initialize+0x12e>
 8001424:	e000      	b.n	8001428 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001426:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001428:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <SD_disk_initialize+0x1c4>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d007      	beq.n	8001440 <SD_disk_initialize+0x184>
 8001430:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001434:	2050      	movs	r0, #80	@ 0x50
 8001436:	f7ff feec 	bl	8001212 <SD_SendCmd>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <SD_disk_initialize+0x188>
 8001440:	2300      	movs	r3, #0
 8001442:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001444:	4a0f      	ldr	r2, [pc, #60]	@ (8001484 <SD_disk_initialize+0x1c8>)
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800144a:	f7ff fd91 	bl	8000f70 <DESELECT>
	SPI_RxByte();
 800144e:	f7ff fdd3 	bl	8000ff8 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001452:	7bbb      	ldrb	r3, [r7, #14]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <SD_disk_initialize+0x1c0>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	f023 0301 	bic.w	r3, r3, #1
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <SD_disk_initialize+0x1c0>)
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	e001      	b.n	800146e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800146a:	f7ff fe4b 	bl	8001104 <SD_PowerOff>
	}

	return Stat;
 800146e:	4b03      	ldr	r3, [pc, #12]	@ (800147c <SD_disk_initialize+0x1c0>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bd90      	pop	{r4, r7, pc}
 800147c:	20000000 	.word	0x20000000
 8001480:	20000208 	.word	0x20000208
 8001484:	2000020c 	.word	0x2000020c

08001488 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <SD_disk_status+0x14>
 8001498:	2301      	movs	r3, #1
 800149a:	e002      	b.n	80014a2 <SD_disk_status+0x1a>
	return Stat;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <SD_disk_status+0x24>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b2db      	uxtb	r3, r3
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	20000000 	.word	0x20000000

080014b0 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	4603      	mov	r3, r0
 80014be:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d102      	bne.n	80014cc <SD_disk_read+0x1c>
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <SD_disk_read+0x20>
 80014cc:	2304      	movs	r3, #4
 80014ce:	e051      	b.n	8001574 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014d0:	4b2a      	ldr	r3, [pc, #168]	@ (800157c <SD_disk_read+0xcc>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SD_disk_read+0x32>
 80014de:	2303      	movs	r3, #3
 80014e0:	e048      	b.n	8001574 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80014e2:	4b27      	ldr	r3, [pc, #156]	@ (8001580 <SD_disk_read+0xd0>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <SD_disk_read+0x44>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	025b      	lsls	r3, r3, #9
 80014f2:	607b      	str	r3, [r7, #4]

	SELECT();
 80014f4:	f7ff fd2c 	bl	8000f50 <SELECT>

	if (count == 1)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d111      	bne.n	8001522 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	2051      	movs	r0, #81	@ 0x51
 8001502:	f7ff fe86 	bl	8001212 <SD_SendCmd>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d129      	bne.n	8001560 <SD_disk_read+0xb0>
 800150c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001510:	68b8      	ldr	r0, [r7, #8]
 8001512:	f7ff fe0d 	bl	8001130 <SD_RxDataBlock>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d021      	beq.n	8001560 <SD_disk_read+0xb0>
 800151c:	2300      	movs	r3, #0
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	e01e      	b.n	8001560 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	2052      	movs	r0, #82	@ 0x52
 8001526:	f7ff fe74 	bl	8001212 <SD_SendCmd>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d117      	bne.n	8001560 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001530:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001534:	68b8      	ldr	r0, [r7, #8]
 8001536:	f7ff fdfb 	bl	8001130 <SD_RxDataBlock>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d00a      	beq.n	8001556 <SD_disk_read+0xa6>
				buff += 512;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001546:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	3b01      	subs	r3, #1
 800154c:	603b      	str	r3, [r7, #0]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1ed      	bne.n	8001530 <SD_disk_read+0x80>
 8001554:	e000      	b.n	8001558 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8001556:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8001558:	2100      	movs	r1, #0
 800155a:	204c      	movs	r0, #76	@ 0x4c
 800155c:	f7ff fe59 	bl	8001212 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001560:	f7ff fd06 	bl	8000f70 <DESELECT>
	SPI_RxByte();
 8001564:	f7ff fd48 	bl	8000ff8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	bf14      	ite	ne
 800156e:	2301      	movne	r3, #1
 8001570:	2300      	moveq	r3, #0
 8001572:	b2db      	uxtb	r3, r3
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000000 	.word	0x20000000
 8001580:	2000020c 	.word	0x2000020c

08001584 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d102      	bne.n	80015a0 <SD_disk_write+0x1c>
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d101      	bne.n	80015a4 <SD_disk_write+0x20>
 80015a0:	2304      	movs	r3, #4
 80015a2:	e06b      	b.n	800167c <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80015a4:	4b37      	ldr	r3, [pc, #220]	@ (8001684 <SD_disk_write+0x100>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <SD_disk_write+0x32>
 80015b2:	2303      	movs	r3, #3
 80015b4:	e062      	b.n	800167c <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80015b6:	4b33      	ldr	r3, [pc, #204]	@ (8001684 <SD_disk_write+0x100>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <SD_disk_write+0x44>
 80015c4:	2302      	movs	r3, #2
 80015c6:	e059      	b.n	800167c <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80015c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001688 <SD_disk_write+0x104>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <SD_disk_write+0x56>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	025b      	lsls	r3, r3, #9
 80015d8:	607b      	str	r3, [r7, #4]

	SELECT();
 80015da:	f7ff fcb9 	bl	8000f50 <SELECT>

	if (count == 1)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d110      	bne.n	8001606 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	2058      	movs	r0, #88	@ 0x58
 80015e8:	f7ff fe13 	bl	8001212 <SD_SendCmd>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d13a      	bne.n	8001668 <SD_disk_write+0xe4>
 80015f2:	21fe      	movs	r1, #254	@ 0xfe
 80015f4:	68b8      	ldr	r0, [r7, #8]
 80015f6:	f7ff fdc9 	bl	800118c <SD_TxDataBlock>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d033      	beq.n	8001668 <SD_disk_write+0xe4>
			count = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	e030      	b.n	8001668 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001606:	4b20      	ldr	r3, [pc, #128]	@ (8001688 <SD_disk_write+0x104>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d007      	beq.n	8001622 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001612:	2100      	movs	r1, #0
 8001614:	2077      	movs	r0, #119	@ 0x77
 8001616:	f7ff fdfc 	bl	8001212 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800161a:	6839      	ldr	r1, [r7, #0]
 800161c:	2057      	movs	r0, #87	@ 0x57
 800161e:	f7ff fdf8 	bl	8001212 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	2059      	movs	r0, #89	@ 0x59
 8001626:	f7ff fdf4 	bl	8001212 <SD_SendCmd>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d11b      	bne.n	8001668 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001630:	21fc      	movs	r1, #252	@ 0xfc
 8001632:	68b8      	ldr	r0, [r7, #8]
 8001634:	f7ff fdaa 	bl	800118c <SD_TxDataBlock>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00a      	beq.n	8001654 <SD_disk_write+0xd0>
				buff += 512;
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001644:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	3b01      	subs	r3, #1
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1ee      	bne.n	8001630 <SD_disk_write+0xac>
 8001652:	e000      	b.n	8001656 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001654:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8001656:	21fd      	movs	r1, #253	@ 0xfd
 8001658:	2000      	movs	r0, #0
 800165a:	f7ff fd97 	bl	800118c <SD_TxDataBlock>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <SD_disk_write+0xe4>
			{
				count = 1;
 8001664:	2301      	movs	r3, #1
 8001666:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001668:	f7ff fc82 	bl	8000f70 <DESELECT>
	SPI_RxByte();
 800166c:	f7ff fcc4 	bl	8000ff8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	bf14      	ite	ne
 8001676:	2301      	movne	r3, #1
 8001678:	2300      	moveq	r3, #0
 800167a:	b2db      	uxtb	r3, r3
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000000 	.word	0x20000000
 8001688:	2000020c 	.word	0x2000020c

0800168c <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b08b      	sub	sp, #44	@ 0x2c
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	603a      	str	r2, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	460b      	mov	r3, r1
 800169a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <SD_disk_ioctl+0x1e>
 80016a6:	2304      	movs	r3, #4
 80016a8:	e113      	b.n	80018d2 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 80016b0:	79bb      	ldrb	r3, [r7, #6]
 80016b2:	2b05      	cmp	r3, #5
 80016b4:	d124      	bne.n	8001700 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d012      	beq.n	80016e4 <SD_disk_ioctl+0x58>
 80016be:	2b02      	cmp	r3, #2
 80016c0:	dc1a      	bgt.n	80016f8 <SD_disk_ioctl+0x6c>
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d002      	beq.n	80016cc <SD_disk_ioctl+0x40>
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d006      	beq.n	80016d8 <SD_disk_ioctl+0x4c>
 80016ca:	e015      	b.n	80016f8 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 80016cc:	f7ff fd1a 	bl	8001104 <SD_PowerOff>
			res = RES_OK;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80016d6:	e0fa      	b.n	80018ce <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 80016d8:	f7ff fcd2 	bl	8001080 <SD_PowerOn>
			res = RES_OK;
 80016dc:	2300      	movs	r3, #0
 80016de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80016e2:	e0f4      	b.n	80018ce <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	1c5c      	adds	r4, r3, #1
 80016e8:	f7ff fd18 	bl	800111c <SD_CheckPower>
 80016ec:	4603      	mov	r3, r0
 80016ee:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80016f0:	2300      	movs	r3, #0
 80016f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80016f6:	e0ea      	b.n	80018ce <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 80016f8:	2304      	movs	r3, #4
 80016fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80016fe:	e0e6      	b.n	80018ce <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001700:	4b76      	ldr	r3, [pc, #472]	@ (80018dc <SD_disk_ioctl+0x250>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <SD_disk_ioctl+0x86>
 800170e:	2303      	movs	r3, #3
 8001710:	e0df      	b.n	80018d2 <SD_disk_ioctl+0x246>

		SELECT();
 8001712:	f7ff fc1d 	bl	8000f50 <SELECT>

		switch (ctrl)
 8001716:	79bb      	ldrb	r3, [r7, #6]
 8001718:	2b0d      	cmp	r3, #13
 800171a:	f200 80c9 	bhi.w	80018b0 <SD_disk_ioctl+0x224>
 800171e:	a201      	add	r2, pc, #4	@ (adr r2, 8001724 <SD_disk_ioctl+0x98>)
 8001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001724:	0800181b 	.word	0x0800181b
 8001728:	0800175d 	.word	0x0800175d
 800172c:	0800180b 	.word	0x0800180b
 8001730:	080018b1 	.word	0x080018b1
 8001734:	080018b1 	.word	0x080018b1
 8001738:	080018b1 	.word	0x080018b1
 800173c:	080018b1 	.word	0x080018b1
 8001740:	080018b1 	.word	0x080018b1
 8001744:	080018b1 	.word	0x080018b1
 8001748:	080018b1 	.word	0x080018b1
 800174c:	080018b1 	.word	0x080018b1
 8001750:	0800182d 	.word	0x0800182d
 8001754:	08001851 	.word	0x08001851
 8001758:	08001875 	.word	0x08001875
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800175c:	2100      	movs	r1, #0
 800175e:	2049      	movs	r0, #73	@ 0x49
 8001760:	f7ff fd57 	bl	8001212 <SD_SendCmd>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	f040 80a6 	bne.w	80018b8 <SD_disk_ioctl+0x22c>
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	2110      	movs	r1, #16
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fcdc 	bl	8001130 <SD_RxDataBlock>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 809c 	beq.w	80018b8 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8001780:	7b3b      	ldrb	r3, [r7, #12]
 8001782:	099b      	lsrs	r3, r3, #6
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b01      	cmp	r3, #1
 8001788:	d10d      	bne.n	80017a6 <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800178a:	7d7b      	ldrb	r3, [r7, #21]
 800178c:	461a      	mov	r2, r3
 800178e:	7d3b      	ldrb	r3, [r7, #20]
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	b29b      	uxth	r3, r3
 8001794:	4413      	add	r3, r2
 8001796:	b29b      	uxth	r3, r3
 8001798:	3301      	adds	r3, #1
 800179a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800179c:	8bfb      	ldrh	r3, [r7, #30]
 800179e:	029a      	lsls	r2, r3, #10
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	e02d      	b.n	8001802 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80017a6:	7c7b      	ldrb	r3, [r7, #17]
 80017a8:	f003 030f 	and.w	r3, r3, #15
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	7dbb      	ldrb	r3, [r7, #22]
 80017b0:	09db      	lsrs	r3, r3, #7
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	4413      	add	r3, r2
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	7d7b      	ldrb	r3, [r7, #21]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	f003 0306 	and.w	r3, r3, #6
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	3302      	adds	r3, #2
 80017ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80017ce:	7d3b      	ldrb	r3, [r7, #20]
 80017d0:	099b      	lsrs	r3, r3, #6
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	7cfb      	ldrb	r3, [r7, #19]
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	b29b      	uxth	r3, r3
 80017dc:	4413      	add	r3, r2
 80017de:	b29a      	uxth	r2, r3
 80017e0:	7cbb      	ldrb	r3, [r7, #18]
 80017e2:	029b      	lsls	r3, r3, #10
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	3301      	adds	r3, #1
 80017f2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80017f4:	8bfa      	ldrh	r2, [r7, #30]
 80017f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80017fa:	3b09      	subs	r3, #9
 80017fc:	409a      	lsls	r2, r3
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8001808:	e056      	b.n	80018b8 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001810:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001818:	e055      	b.n	80018c6 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800181a:	f7ff fc17 	bl	800104c <SD_ReadyWait>
 800181e:	4603      	mov	r3, r0
 8001820:	2bff      	cmp	r3, #255	@ 0xff
 8001822:	d14b      	bne.n	80018bc <SD_disk_ioctl+0x230>
 8001824:	2300      	movs	r3, #0
 8001826:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 800182a:	e047      	b.n	80018bc <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800182c:	2100      	movs	r1, #0
 800182e:	2049      	movs	r0, #73	@ 0x49
 8001830:	f7ff fcef 	bl	8001212 <SD_SendCmd>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d142      	bne.n	80018c0 <SD_disk_ioctl+0x234>
 800183a:	2110      	movs	r1, #16
 800183c:	6a38      	ldr	r0, [r7, #32]
 800183e:	f7ff fc77 	bl	8001130 <SD_RxDataBlock>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d03b      	beq.n	80018c0 <SD_disk_ioctl+0x234>
 8001848:	2300      	movs	r3, #0
 800184a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 800184e:	e037      	b.n	80018c0 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001850:	2100      	movs	r1, #0
 8001852:	204a      	movs	r0, #74	@ 0x4a
 8001854:	f7ff fcdd 	bl	8001212 <SD_SendCmd>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d132      	bne.n	80018c4 <SD_disk_ioctl+0x238>
 800185e:	2110      	movs	r1, #16
 8001860:	6a38      	ldr	r0, [r7, #32]
 8001862:	f7ff fc65 	bl	8001130 <SD_RxDataBlock>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d02b      	beq.n	80018c4 <SD_disk_ioctl+0x238>
 800186c:	2300      	movs	r3, #0
 800186e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001872:	e027      	b.n	80018c4 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001874:	2100      	movs	r1, #0
 8001876:	207a      	movs	r0, #122	@ 0x7a
 8001878:	f7ff fccb 	bl	8001212 <SD_SendCmd>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d116      	bne.n	80018b0 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8001882:	2300      	movs	r3, #0
 8001884:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001888:	e00b      	b.n	80018a2 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 800188a:	6a3c      	ldr	r4, [r7, #32]
 800188c:	1c63      	adds	r3, r4, #1
 800188e:	623b      	str	r3, [r7, #32]
 8001890:	f7ff fbb2 	bl	8000ff8 <SPI_RxByte>
 8001894:	4603      	mov	r3, r0
 8001896:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001898:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800189c:	3301      	adds	r3, #1
 800189e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80018a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d9ef      	bls.n	800188a <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 80018b0:	2304      	movs	r3, #4
 80018b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018b6:	e006      	b.n	80018c6 <SD_disk_ioctl+0x23a>
			break;
 80018b8:	bf00      	nop
 80018ba:	e004      	b.n	80018c6 <SD_disk_ioctl+0x23a>
			break;
 80018bc:	bf00      	nop
 80018be:	e002      	b.n	80018c6 <SD_disk_ioctl+0x23a>
			break;
 80018c0:	bf00      	nop
 80018c2:	e000      	b.n	80018c6 <SD_disk_ioctl+0x23a>
			break;
 80018c4:	bf00      	nop
		}

		DESELECT();
 80018c6:	f7ff fb53 	bl	8000f70 <DESELECT>
		SPI_RxByte();
 80018ca:	f7ff fb95 	bl	8000ff8 <SPI_RxByte>
	}

	return res;
 80018ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	372c      	adds	r7, #44	@ 0x2c
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd90      	pop	{r4, r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000000 	.word	0x20000000

080018e0 <get_time>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void get_time(){
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	rtc_get_time(&hour, &min, &sec);
 80018e4:	4a06      	ldr	r2, [pc, #24]	@ (8001900 <get_time+0x20>)
 80018e6:	4907      	ldr	r1, [pc, #28]	@ (8001904 <get_time+0x24>)
 80018e8:	4807      	ldr	r0, [pc, #28]	@ (8001908 <get_time+0x28>)
 80018ea:	f7ff fab3 	bl	8000e54 <rtc_get_time>
	rtc_get_date(&week_day, &day, &month, &year);
 80018ee:	4b07      	ldr	r3, [pc, #28]	@ (800190c <get_time+0x2c>)
 80018f0:	4a07      	ldr	r2, [pc, #28]	@ (8001910 <get_time+0x30>)
 80018f2:	4908      	ldr	r1, [pc, #32]	@ (8001914 <get_time+0x34>)
 80018f4:	4808      	ldr	r0, [pc, #32]	@ (8001918 <get_time+0x38>)
 80018f6:	f7ff fae9 	bl	8000ecc <rtc_get_date>
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20002564 	.word	0x20002564
 8001904:	20002565 	.word	0x20002565
 8001908:	20002566 	.word	0x20002566
 800190c:	2000256a 	.word	0x2000256a
 8001910:	20002569 	.word	0x20002569
 8001914:	20002568 	.word	0x20002568
 8001918:	20002567 	.word	0x20002567

0800191c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 10; i++) {
 8001924:	2300      	movs	r3, #0
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	e00a      	b.n	8001940 <HAL_ADC_ConvCpltCallback+0x24>
		adc[i] = buf[i];
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <HAL_ADC_ConvCpltCallback+0x38>)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001932:	4909      	ldr	r1, [pc, #36]	@ (8001958 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 10; i++) {
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	3301      	adds	r3, #1
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2b09      	cmp	r3, #9
 8001944:	ddf1      	ble.n	800192a <HAL_ADC_ConvCpltCallback+0xe>
	}
}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	200024c4 	.word	0x200024c4
 8001958:	200024ec 	.word	0x200024ec

0800195c <save_data_to_csv>:

void save_data_to_csv()
{
 800195c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001960:	b0d3      	sub	sp, #332	@ 0x14c
 8001962:	af2c      	add	r7, sp, #176	@ 0xb0
	get_time();
 8001964:	f7ff ffbc 	bl	80018e0 <get_time>

    // Mount the filesystem
    f_mount(&fs, "", 0);
 8001968:	2200      	movs	r2, #0
 800196a:	4992      	ldr	r1, [pc, #584]	@ (8001bb4 <save_data_to_csv+0x258>)
 800196c:	4892      	ldr	r0, [pc, #584]	@ (8001bb8 <save_data_to_csv+0x25c>)
 800196e:	f008 fb79 	bl	800a064 <f_mount>

    // Open the CSV file
    if (f_open(&fil, "data.csv", FA_OPEN_ALWAYS | FA_WRITE | FA_READ) == FR_OK)
 8001972:	2213      	movs	r2, #19
 8001974:	4991      	ldr	r1, [pc, #580]	@ (8001bbc <save_data_to_csv+0x260>)
 8001976:	4892      	ldr	r0, [pc, #584]	@ (8001bc0 <save_data_to_csv+0x264>)
 8001978:	f008 fbbe 	bl	800a0f8 <f_open>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	f040 810e 	bne.w	8001ba0 <save_data_to_csv+0x244>
    {
        // Move the file pointer to the end
        f_lseek(&fil, fil.fsize);
 8001984:	4b8e      	ldr	r3, [pc, #568]	@ (8001bc0 <save_data_to_csv+0x264>)
 8001986:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	4619      	mov	r1, r3
 800198e:	488c      	ldr	r0, [pc, #560]	@ (8001bc0 <save_data_to_csv+0x264>)
 8001990:	f009 f9f8 	bl	800ad84 <f_lseek>

        // Format the battery values into a CSV format with 2 decimal places
        sprintf(buffer, "%02d-%02d-%02d %02d:%02d:%02d,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n", year + 2000, month, day, hour, min, sec, bat1, bat2, bat3, bat4, bat5, bat6, bat7, bat8, bat9, bat10, bat11, bat12, bat13, bat14, bat15, bat16, bat17, bat18, bat19, bat20);
 8001994:	4b8b      	ldr	r3, [pc, #556]	@ (8001bc4 <save_data_to_csv+0x268>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	f503 66fa 	add.w	r6, r3, #2000	@ 0x7d0
 800199c:	4b8a      	ldr	r3, [pc, #552]	@ (8001bc8 <save_data_to_csv+0x26c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80019a4:	4b89      	ldr	r3, [pc, #548]	@ (8001bcc <save_data_to_csv+0x270>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80019ac:	4b88      	ldr	r3, [pc, #544]	@ (8001bd0 <save_data_to_csv+0x274>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80019b4:	4b87      	ldr	r3, [pc, #540]	@ (8001bd4 <save_data_to_csv+0x278>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80019bc:	4b86      	ldr	r3, [pc, #536]	@ (8001bd8 <save_data_to_csv+0x27c>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80019c4:	4b85      	ldr	r3, [pc, #532]	@ (8001bdc <save_data_to_csv+0x280>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe fd2d 	bl	8000428 <__aeabi_f2d>
 80019ce:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
 80019d2:	4b83      	ldr	r3, [pc, #524]	@ (8001be0 <save_data_to_csv+0x284>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fd26 	bl	8000428 <__aeabi_f2d>
 80019dc:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
 80019e0:	4b80      	ldr	r3, [pc, #512]	@ (8001be4 <save_data_to_csv+0x288>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fd1f 	bl	8000428 <__aeabi_f2d>
 80019ea:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 80019ee:	4b7e      	ldr	r3, [pc, #504]	@ (8001be8 <save_data_to_csv+0x28c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fd18 	bl	8000428 <__aeabi_f2d>
 80019f8:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 80019fc:	4b7b      	ldr	r3, [pc, #492]	@ (8001bec <save_data_to_csv+0x290>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fd11 	bl	8000428 <__aeabi_f2d>
 8001a06:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8001a0a:	4b79      	ldr	r3, [pc, #484]	@ (8001bf0 <save_data_to_csv+0x294>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fd0a 	bl	8000428 <__aeabi_f2d>
 8001a14:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 8001a18:	4b76      	ldr	r3, [pc, #472]	@ (8001bf4 <save_data_to_csv+0x298>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fd03 	bl	8000428 <__aeabi_f2d>
 8001a22:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 8001a26:	4b74      	ldr	r3, [pc, #464]	@ (8001bf8 <save_data_to_csv+0x29c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fcfc 	bl	8000428 <__aeabi_f2d>
 8001a30:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8001a34:	4b71      	ldr	r3, [pc, #452]	@ (8001bfc <save_data_to_csv+0x2a0>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fcf5 	bl	8000428 <__aeabi_f2d>
 8001a3e:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8001a42:	4b6f      	ldr	r3, [pc, #444]	@ (8001c00 <save_data_to_csv+0x2a4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fcee 	bl	8000428 <__aeabi_f2d>
 8001a4c:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8001a50:	4b6c      	ldr	r3, [pc, #432]	@ (8001c04 <save_data_to_csv+0x2a8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fce7 	bl	8000428 <__aeabi_f2d>
 8001a5a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8001a5e:	4b6a      	ldr	r3, [pc, #424]	@ (8001c08 <save_data_to_csv+0x2ac>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fce0 	bl	8000428 <__aeabi_f2d>
 8001a68:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001a6c:	4b67      	ldr	r3, [pc, #412]	@ (8001c0c <save_data_to_csv+0x2b0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fcd9 	bl	8000428 <__aeabi_f2d>
 8001a76:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001a7a:	4b65      	ldr	r3, [pc, #404]	@ (8001c10 <save_data_to_csv+0x2b4>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fcd2 	bl	8000428 <__aeabi_f2d>
 8001a84:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001a88:	4b62      	ldr	r3, [pc, #392]	@ (8001c14 <save_data_to_csv+0x2b8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fccb 	bl	8000428 <__aeabi_f2d>
 8001a92:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001a96:	4b60      	ldr	r3, [pc, #384]	@ (8001c18 <save_data_to_csv+0x2bc>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fcc4 	bl	8000428 <__aeabi_f2d>
 8001aa0:	e9c7 0100 	strd	r0, r1, [r7]
 8001aa4:	4b5d      	ldr	r3, [pc, #372]	@ (8001c1c <save_data_to_csv+0x2c0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fcbd 	bl	8000428 <__aeabi_f2d>
 8001aae:	4682      	mov	sl, r0
 8001ab0:	468b      	mov	fp, r1
 8001ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8001c20 <save_data_to_csv+0x2c4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fcb6 	bl	8000428 <__aeabi_f2d>
 8001abc:	4680      	mov	r8, r0
 8001abe:	4689      	mov	r9, r1
 8001ac0:	4b58      	ldr	r3, [pc, #352]	@ (8001c24 <save_data_to_csv+0x2c8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fcaf 	bl	8000428 <__aeabi_f2d>
 8001aca:	4604      	mov	r4, r0
 8001acc:	460d      	mov	r5, r1
 8001ace:	4b56      	ldr	r3, [pc, #344]	@ (8001c28 <save_data_to_csv+0x2cc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7fe fca8 	bl	8000428 <__aeabi_f2d>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	e9cd 232a 	strd	r2, r3, [sp, #168]	@ 0xa8
 8001ae0:	e9cd 4528 	strd	r4, r5, [sp, #160]	@ 0xa0
 8001ae4:	e9cd 8926 	strd	r8, r9, [sp, #152]	@ 0x98
 8001ae8:	e9cd ab24 	strd	sl, fp, [sp, #144]	@ 0x90
 8001aec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001af0:	e9cd 2322 	strd	r2, r3, [sp, #136]	@ 0x88
 8001af4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001af8:	e9cd 2320 	strd	r2, r3, [sp, #128]	@ 0x80
 8001afc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b00:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8001b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b08:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8001b0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b10:	e9cd 231a 	strd	r2, r3, [sp, #104]	@ 0x68
 8001b14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b18:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8001b1c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b20:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8001b24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001b28:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8001b2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001b30:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8001b34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001b38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8001b3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001b40:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8001b44:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b48:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8001b4c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001b50:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8001b54:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001b58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001b5c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001b60:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001b64:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001b68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b6c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001b70:	9203      	str	r2, [sp, #12]
 8001b72:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001b76:	9202      	str	r2, [sp, #8]
 8001b78:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001b7c:	9201      	str	r2, [sp, #4]
 8001b7e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001b82:	9200      	str	r2, [sp, #0]
 8001b84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b88:	4632      	mov	r2, r6
 8001b8a:	4928      	ldr	r1, [pc, #160]	@ (8001c2c <save_data_to_csv+0x2d0>)
 8001b8c:	4828      	ldr	r0, [pc, #160]	@ (8001c30 <save_data_to_csv+0x2d4>)
 8001b8e:	f00a fa41 	bl	800c014 <siprintf>


        // Write the formatted string to the file
        f_puts(buffer, &fil);
 8001b92:	490b      	ldr	r1, [pc, #44]	@ (8001bc0 <save_data_to_csv+0x264>)
 8001b94:	4826      	ldr	r0, [pc, #152]	@ (8001c30 <save_data_to_csv+0x2d4>)
 8001b96:	f009 fc23 	bl	800b3e0 <f_puts>

        // Close the file
        f_close(&fil);
 8001b9a:	4809      	ldr	r0, [pc, #36]	@ (8001bc0 <save_data_to_csv+0x264>)
 8001b9c:	f009 f8c7 	bl	800ad2e <f_close>
    else{
//    	Error_Handler();
    }

    // Unmount the filesystem
    f_mount(NULL, "", 1);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	4904      	ldr	r1, [pc, #16]	@ (8001bb4 <save_data_to_csv+0x258>)
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	f008 fa5d 	bl	800a064 <f_mount>
}
 8001baa:	bf00      	nop
 8001bac:	379c      	adds	r7, #156	@ 0x9c
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bb4:	0800e2b0 	.word	0x0800e2b0
 8001bb8:	20000210 	.word	0x20000210
 8001bbc:	0800e2b4 	.word	0x0800e2b4
 8001bc0:	20001240 	.word	0x20001240
 8001bc4:	2000256a 	.word	0x2000256a
 8001bc8:	20002569 	.word	0x20002569
 8001bcc:	20002568 	.word	0x20002568
 8001bd0:	20002566 	.word	0x20002566
 8001bd4:	20002565 	.word	0x20002565
 8001bd8:	20002564 	.word	0x20002564
 8001bdc:	20002514 	.word	0x20002514
 8001be0:	20002518 	.word	0x20002518
 8001be4:	2000251c 	.word	0x2000251c
 8001be8:	20002520 	.word	0x20002520
 8001bec:	20002524 	.word	0x20002524
 8001bf0:	20002528 	.word	0x20002528
 8001bf4:	2000252c 	.word	0x2000252c
 8001bf8:	20002530 	.word	0x20002530
 8001bfc:	20002534 	.word	0x20002534
 8001c00:	20002538 	.word	0x20002538
 8001c04:	2000253c 	.word	0x2000253c
 8001c08:	20002540 	.word	0x20002540
 8001c0c:	20002544 	.word	0x20002544
 8001c10:	20002548 	.word	0x20002548
 8001c14:	2000254c 	.word	0x2000254c
 8001c18:	20002550 	.word	0x20002550
 8001c1c:	20002554 	.word	0x20002554
 8001c20:	20002558 	.word	0x20002558
 8001c24:	2000255c 	.word	0x2000255c
 8001c28:	20002560 	.word	0x20002560
 8001c2c:	0800e2c0 	.word	0x0800e2c0
 8001c30:	2000226c 	.word	0x2000226c

08001c34 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001c3e:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001c40:	2100      	movs	r1, #0
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f001 ffc9 	bl	8003bda <HAL_CAN_GetRxMessage>

	if(RxData[5] == 1){
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff f86b 	bl	8000d2c <__aeabi_fcmpeq>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
		dataReceived = 1;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	601a      	str	r2, [r3, #0]
	}

	if(RxData[5] == 2){
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f85e 	bl	8000d2c <__aeabi_fcmpeq>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
		dataReceived == 2;
	}
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200025b8 	.word	0x200025b8
 8001c80:	20002584 	.word	0x20002584
 8001c84:	200025d4 	.word	0x200025d4

08001c88 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a74      	ldr	r2, [pc, #464]	@ (8001e68 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	f040 80e1 	bne.w	8001e5e <HAL_TIM_PeriodElapsedCallback+0x1d6>
		HAL_ADC_Start_DMA(&hadc1, buf, 12);
 8001c9c:	220c      	movs	r2, #12
 8001c9e:	4973      	ldr	r1, [pc, #460]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ca0:	4873      	ldr	r0, [pc, #460]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001ca2:	f001 f909 	bl	8002eb8 <HAL_ADC_Start_DMA>

		bat1 = adc[0];		//A5
 8001ca6:	4b73      	ldr	r3, [pc, #460]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe ffa2 	bl	8000bf4 <__aeabi_ui2f>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	4a71      	ldr	r2, [pc, #452]	@ (8001e78 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001cb4:	6013      	str	r3, [r2, #0]
		bat2 = adc[1];		//A6
 8001cb6:	4b6f      	ldr	r3, [pc, #444]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe ff9a 	bl	8000bf4 <__aeabi_ui2f>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001e7c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001cc4:	6013      	str	r3, [r2, #0]
		bat3 = adc[2];		//A7
 8001cc6:	4b6b      	ldr	r3, [pc, #428]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe ff92 	bl	8000bf4 <__aeabi_ui2f>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	4a6b      	ldr	r2, [pc, #428]	@ (8001e80 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001cd4:	6013      	str	r3, [r2, #0]
		bat4 = adc[3];		//B0
 8001cd6:	4b67      	ldr	r3, [pc, #412]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe ff8a 	bl	8000bf4 <__aeabi_ui2f>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	4a68      	ldr	r2, [pc, #416]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ce4:	6013      	str	r3, [r2, #0]
		bat5 = adc[4];		//B1
 8001ce6:	4b63      	ldr	r3, [pc, #396]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe ff82 	bl	8000bf4 <__aeabi_ui2f>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a65      	ldr	r2, [pc, #404]	@ (8001e88 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001cf4:	6013      	str	r3, [r2, #0]
		bat6 = adc[5];		//A0
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe ff7a 	bl	8000bf4 <__aeabi_ui2f>
 8001d00:	4603      	mov	r3, r0
 8001d02:	4a62      	ldr	r2, [pc, #392]	@ (8001e8c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001d04:	6013      	str	r3, [r2, #0]
		bat7 = adc[6];		//A1
 8001d06:	4b5b      	ldr	r3, [pc, #364]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe ff72 	bl	8000bf4 <__aeabi_ui2f>
 8001d10:	4603      	mov	r3, r0
 8001d12:	4a5f      	ldr	r2, [pc, #380]	@ (8001e90 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001d14:	6013      	str	r3, [r2, #0]
		bat8 = adc[7];		//A2
 8001d16:	4b57      	ldr	r3, [pc, #348]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe ff6a 	bl	8000bf4 <__aeabi_ui2f>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a5c      	ldr	r2, [pc, #368]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001d24:	6013      	str	r3, [r2, #0]
		bat9 = adc[8];		//A3
 8001d26:	4b53      	ldr	r3, [pc, #332]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe ff62 	bl	8000bf4 <__aeabi_ui2f>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4a59      	ldr	r2, [pc, #356]	@ (8001e98 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001d34:	6013      	str	r3, [r2, #0]
		bat10 = adc[9];		//A4
 8001d36:	4b4f      	ldr	r3, [pc, #316]	@ (8001e74 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe ff5a 	bl	8000bf4 <__aeabi_ui2f>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a56      	ldr	r2, [pc, #344]	@ (8001e9c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001d44:	6013      	str	r3, [r2, #0]

		//Activate notificatio
		HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001d46:	2102      	movs	r1, #2
 8001d48:	4855      	ldr	r0, [pc, #340]	@ (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001d4a:	f002 f867 	bl	8003e1c <HAL_CAN_ActivateNotification>

		TxHeader.DLC = 6;
 8001d4e:	4b55      	ldr	r3, [pc, #340]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001d50:	2206      	movs	r2, #6
 8001d52:	611a      	str	r2, [r3, #16]
		TxHeader.IDE = CAN_ID_STD;
 8001d54:	4b53      	ldr	r3, [pc, #332]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
		TxHeader.RTR = CAN_RTR_DATA;
 8001d5a:	4b52      	ldr	r3, [pc, #328]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	60da      	str	r2, [r3, #12]
		TxHeader.StdId = 0x446;
 8001d60:	4b50      	ldr	r3, [pc, #320]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001d62:	f240 4246 	movw	r2, #1094	@ 0x446
 8001d66:	601a      	str	r2, [r3, #0]
		TxHeader.TransmitGlobalTime = DISABLE;
 8001d68:	4b4e      	ldr	r3, [pc, #312]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	751a      	strb	r2, [r3, #20]

		TxData[0] = bat1;
 8001d6e:	4b42      	ldr	r3, [pc, #264]	@ (8001e78 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a4d      	ldr	r2, [pc, #308]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d74:	6013      	str	r3, [r2, #0]
		TxData[1] = bat2;
 8001d76:	4b41      	ldr	r3, [pc, #260]	@ (8001e7c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a4b      	ldr	r2, [pc, #300]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d7c:	6053      	str	r3, [r2, #4]
		TxData[2] = bat3;
 8001d7e:	4b40      	ldr	r3, [pc, #256]	@ (8001e80 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a49      	ldr	r2, [pc, #292]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d84:	6093      	str	r3, [r2, #8]
		TxData[3] = bat4;
 8001d86:	4b3f      	ldr	r3, [pc, #252]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a47      	ldr	r2, [pc, #284]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d8c:	60d3      	str	r3, [r2, #12]
		TxData[4] = bat5;
 8001d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e88 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a45      	ldr	r2, [pc, #276]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d94:	6113      	str	r3, [r2, #16]
		TxData[5] = 1;
 8001d96:	4b44      	ldr	r3, [pc, #272]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001d98:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d9c:	615a      	str	r2, [r3, #20]

		HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8001d9e:	4b43      	ldr	r3, [pc, #268]	@ (8001eac <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001da0:	4a41      	ldr	r2, [pc, #260]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001da2:	4940      	ldr	r1, [pc, #256]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001da4:	483e      	ldr	r0, [pc, #248]	@ (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001da6:	f001 fe49 	bl	8003a3c <HAL_CAN_AddTxMessage>

		if (dataReceived == 1){
 8001daa:	4b41      	ldr	r3, [pc, #260]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d113      	bne.n	8001dda <HAL_TIM_PeriodElapsedCallback+0x152>
			bat11 = RxData[0];
 8001db2:	4b40      	ldr	r3, [pc, #256]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a40      	ldr	r2, [pc, #256]	@ (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001db8:	6013      	str	r3, [r2, #0]
			bat12 = RxData[1];
 8001dba:	4b3e      	ldr	r3, [pc, #248]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	4a3f      	ldr	r2, [pc, #252]	@ (8001ebc <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001dc0:	6013      	str	r3, [r2, #0]
			bat13 = RxData[2];
 8001dc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001dc8:	6013      	str	r3, [r2, #0]
			bat14 = RxData[3];
 8001dca:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	4a3d      	ldr	r2, [pc, #244]	@ (8001ec4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001dd0:	6013      	str	r3, [r2, #0]
			bat15 = RxData[4];
 8001dd2:	4b38      	ldr	r3, [pc, #224]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	4a3c      	ldr	r2, [pc, #240]	@ (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001dd8:	6013      	str	r3, [r2, #0]
		}

		dataReceived = 0;
 8001dda:	4b35      	ldr	r3, [pc, #212]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]

		HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001de0:	2102      	movs	r1, #2
 8001de2:	482f      	ldr	r0, [pc, #188]	@ (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001de4:	f002 f81a 	bl	8003e1c <HAL_CAN_ActivateNotification>

		TxData[0] = bat6;
 8001de8:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a2e      	ldr	r2, [pc, #184]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001dee:	6013      	str	r3, [r2, #0]
		TxData[1] = bat7;
 8001df0:	4b27      	ldr	r3, [pc, #156]	@ (8001e90 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a2c      	ldr	r2, [pc, #176]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001df6:	6053      	str	r3, [r2, #4]
		TxData[2] = bat8;
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001dfe:	6093      	str	r3, [r2, #8]
		TxData[3] = bat9;
 8001e00:	4b25      	ldr	r3, [pc, #148]	@ (8001e98 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a28      	ldr	r2, [pc, #160]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001e06:	60d3      	str	r3, [r2, #12]
		TxData[4] = bat10;
 8001e08:	4b24      	ldr	r3, [pc, #144]	@ (8001e9c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a26      	ldr	r2, [pc, #152]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001e0e:	6113      	str	r3, [r2, #16]
		TxData[5] = 2;
 8001e10:	4b25      	ldr	r3, [pc, #148]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001e12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e16:	615a      	str	r2, [r3, #20]

		HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8001e18:	4b24      	ldr	r3, [pc, #144]	@ (8001eac <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001e1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ea8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001e1c:	4921      	ldr	r1, [pc, #132]	@ (8001ea4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001e1e:	4820      	ldr	r0, [pc, #128]	@ (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001e20:	f001 fe0c 	bl	8003a3c <HAL_CAN_AddTxMessage>

		if (dataReceived == 2){
 8001e24:	4b22      	ldr	r3, [pc, #136]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d113      	bne.n	8001e54 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			bat16 = RxData[0];
 8001e2c:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a26      	ldr	r2, [pc, #152]	@ (8001ecc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001e32:	6013      	str	r3, [r2, #0]
			bat17 = RxData[1];
 8001e34:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4a25      	ldr	r2, [pc, #148]	@ (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001e3a:	6013      	str	r3, [r2, #0]
			bat18 = RxData[2];
 8001e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	4a24      	ldr	r2, [pc, #144]	@ (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001e42:	6013      	str	r3, [r2, #0]
			bat19 = RxData[3];
 8001e44:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	4a23      	ldr	r2, [pc, #140]	@ (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001e4a:	6013      	str	r3, [r2, #0]
			bat20 = RxData[4];
 8001e4c:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	4a22      	ldr	r2, [pc, #136]	@ (8001edc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001e52:	6013      	str	r3, [r2, #0]
		}

		dataReceived = 0;
 8001e54:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]

		save_data_to_csv();
 8001e5a:	f7ff fd7f 	bl	800195c <save_data_to_csv>
//		sprintf(buffer, "%02d : %02d", hour, min);
//		SSD1306_Puts(buffer, &Font_11x18, 1);
//
//		SSD1306_UpdateScreen();
//	}
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40000400 	.word	0x40000400
 8001e6c:	200024c4 	.word	0x200024c4
 8001e70:	200022ec 	.word	0x200022ec
 8001e74:	200024ec 	.word	0x200024ec
 8001e78:	20002514 	.word	0x20002514
 8001e7c:	20002518 	.word	0x20002518
 8001e80:	2000251c 	.word	0x2000251c
 8001e84:	20002520 	.word	0x20002520
 8001e88:	20002524 	.word	0x20002524
 8001e8c:	20002528 	.word	0x20002528
 8001e90:	2000252c 	.word	0x2000252c
 8001e94:	20002530 	.word	0x20002530
 8001e98:	20002534 	.word	0x20002534
 8001e9c:	20002538 	.word	0x20002538
 8001ea0:	20002360 	.word	0x20002360
 8001ea4:	2000256c 	.word	0x2000256c
 8001ea8:	200025a0 	.word	0x200025a0
 8001eac:	200025d0 	.word	0x200025d0
 8001eb0:	200025d4 	.word	0x200025d4
 8001eb4:	200025b8 	.word	0x200025b8
 8001eb8:	2000253c 	.word	0x2000253c
 8001ebc:	20002540 	.word	0x20002540
 8001ec0:	20002544 	.word	0x20002544
 8001ec4:	20002548 	.word	0x20002548
 8001ec8:	2000254c 	.word	0x2000254c
 8001ecc:	20002550 	.word	0x20002550
 8001ed0:	20002554 	.word	0x20002554
 8001ed4:	20002558 	.word	0x20002558
 8001ed8:	2000255c 	.word	0x2000255c
 8001edc:	20002560 	.word	0x20002560

08001ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee4:	f000 fe8a 	bl	8002bfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ee8:	f000 f828 	bl	8001f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eec:	f000 faa4 	bl	8002438 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ef0:	f000 fa84 	bl	80023fc <MX_DMA_Init>
  MX_TIM3_Init();
 8001ef4:	f000 fa34 	bl	8002360 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001ef8:	f000 f870 	bl	8001fdc <MX_ADC1_Init>
  MX_SPI2_Init();
 8001efc:	f000 f9ac 	bl	8002258 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001f00:	f005 fbdc 	bl	80076bc <MX_FATFS_Init>
  MX_TIM2_Init();
 8001f04:	f000 f9de 	bl	80022c4 <MX_TIM2_Init>
  MX_CAN_Init();
 8001f08:	f000 f926 	bl	8002158 <MX_CAN_Init>
  MX_I2C1_Init();
 8001f0c:	f000 f976 	bl	80021fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8001f10:	4807      	ldr	r0, [pc, #28]	@ (8001f30 <main+0x50>)
 8001f12:	f005 f831 	bl	8006f78 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001f16:	4807      	ldr	r0, [pc, #28]	@ (8001f34 <main+0x54>)
 8001f18:	f005 f82e 	bl	8006f78 <HAL_TIM_Base_Start_IT>

  rtc_init(3, 1, 1);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2101      	movs	r1, #1
 8001f20:	2003      	movs	r0, #3
 8001f22:	f7fe ff73 	bl	8000e0c <rtc_init>
//  SSD1306_Init();

  HAL_CAN_Start(&hcan);
 8001f26:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <main+0x58>)
 8001f28:	f001 fd44 	bl	80039b4 <HAL_CAN_Start>
//  f_close(&fil);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <main+0x4c>
 8001f30:	2000247c 	.word	0x2000247c
 8001f34:	20002434 	.word	0x20002434
 8001f38:	20002360 	.word	0x20002360

08001f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b094      	sub	sp, #80	@ 0x50
 8001f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f46:	2228      	movs	r2, #40	@ 0x28
 8001f48:	2100      	movs	r1, #0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f00a f8c5 	bl	800c0da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f60:	1d3b      	adds	r3, r7, #4
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f70:	2301      	movs	r3, #1
 8001f72:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f74:	2310      	movs	r3, #16
 8001f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f7c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f80:	4618      	mov	r0, r3
 8001f82:	f003 fecd 	bl	8005d20 <HAL_RCC_OscConfig>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001f8c:	f000 face 	bl	800252c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f90:	230f      	movs	r3, #15
 8001f92:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f94:	2300      	movs	r3, #0
 8001f96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 f93a 	bl	8006224 <HAL_RCC_ClockConfig>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001fb6:	f000 fab9 	bl	800252c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fc2:	1d3b      	adds	r3, r7, #4
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f004 faa7 	bl	8006518 <HAL_RCCEx_PeriphCLKConfig>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001fd0:	f000 faac 	bl	800252c <Error_Handler>
  }
}
 8001fd4:	bf00      	nop
 8001fd6:	3750      	adds	r7, #80	@ 0x50
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001fec:	4b58      	ldr	r3, [pc, #352]	@ (8002150 <MX_ADC1_Init+0x174>)
 8001fee:	4a59      	ldr	r2, [pc, #356]	@ (8002154 <MX_ADC1_Init+0x178>)
 8001ff0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ff2:	4b57      	ldr	r3, [pc, #348]	@ (8002150 <MX_ADC1_Init+0x174>)
 8001ff4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ff8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ffa:	4b55      	ldr	r3, [pc, #340]	@ (8002150 <MX_ADC1_Init+0x174>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002000:	4b53      	ldr	r3, [pc, #332]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002002:	2200      	movs	r2, #0
 8002004:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002006:	4b52      	ldr	r3, [pc, #328]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002008:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800200c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800200e:	4b50      	ldr	r3, [pc, #320]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002010:	2200      	movs	r2, #0
 8002012:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8002014:	4b4e      	ldr	r3, [pc, #312]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002016:	220a      	movs	r2, #10
 8002018:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800201a:	484d      	ldr	r0, [pc, #308]	@ (8002150 <MX_ADC1_Init+0x174>)
 800201c:	f000 fe74 	bl	8002d08 <HAL_ADC_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002026:	f000 fa81 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800202e:	2301      	movs	r3, #1
 8002030:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	4619      	mov	r1, r3
 800203a:	4845      	ldr	r0, [pc, #276]	@ (8002150 <MX_ADC1_Init+0x174>)
 800203c:	f001 f8f4 	bl	8003228 <HAL_ADC_ConfigChannel>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002046:	f000 fa71 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800204a:	2301      	movs	r3, #1
 800204c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800204e:	2302      	movs	r3, #2
 8002050:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	4619      	mov	r1, r3
 8002056:	483e      	ldr	r0, [pc, #248]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002058:	f001 f8e6 	bl	8003228 <HAL_ADC_ConfigChannel>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002062:	f000 fa63 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002066:	2302      	movs	r3, #2
 8002068:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800206a:	2303      	movs	r3, #3
 800206c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	4619      	mov	r1, r3
 8002072:	4837      	ldr	r0, [pc, #220]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002074:	f001 f8d8 	bl	8003228 <HAL_ADC_ConfigChannel>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800207e:	f000 fa55 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002082:	2303      	movs	r3, #3
 8002084:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002086:	2304      	movs	r3, #4
 8002088:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	4619      	mov	r1, r3
 800208e:	4830      	ldr	r0, [pc, #192]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002090:	f001 f8ca 	bl	8003228 <HAL_ADC_ConfigChannel>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800209a:	f000 fa47 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800209e:	2304      	movs	r3, #4
 80020a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80020a2:	2305      	movs	r3, #5
 80020a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	4619      	mov	r1, r3
 80020aa:	4829      	ldr	r0, [pc, #164]	@ (8002150 <MX_ADC1_Init+0x174>)
 80020ac:	f001 f8bc 	bl	8003228 <HAL_ADC_ConfigChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80020b6:	f000 fa39 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80020ba:	2305      	movs	r3, #5
 80020bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80020be:	2306      	movs	r3, #6
 80020c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	4619      	mov	r1, r3
 80020c6:	4822      	ldr	r0, [pc, #136]	@ (8002150 <MX_ADC1_Init+0x174>)
 80020c8:	f001 f8ae 	bl	8003228 <HAL_ADC_ConfigChannel>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80020d2:	f000 fa2b 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80020d6:	2306      	movs	r3, #6
 80020d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80020da:	2307      	movs	r3, #7
 80020dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	4619      	mov	r1, r3
 80020e2:	481b      	ldr	r0, [pc, #108]	@ (8002150 <MX_ADC1_Init+0x174>)
 80020e4:	f001 f8a0 	bl	8003228 <HAL_ADC_ConfigChannel>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80020ee:	f000 fa1d 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80020f2:	2307      	movs	r3, #7
 80020f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80020f6:	2308      	movs	r3, #8
 80020f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	4619      	mov	r1, r3
 80020fe:	4814      	ldr	r0, [pc, #80]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002100:	f001 f892 	bl	8003228 <HAL_ADC_ConfigChannel>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800210a:	f000 fa0f 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800210e:	2308      	movs	r3, #8
 8002110:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8002112:	2309      	movs	r3, #9
 8002114:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	4619      	mov	r1, r3
 800211a:	480d      	ldr	r0, [pc, #52]	@ (8002150 <MX_ADC1_Init+0x174>)
 800211c:	f001 f884 	bl	8003228 <HAL_ADC_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8002126:	f000 fa01 	bl	800252c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800212a:	2309      	movs	r3, #9
 800212c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800212e:	230a      	movs	r3, #10
 8002130:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	4619      	mov	r1, r3
 8002136:	4806      	ldr	r0, [pc, #24]	@ (8002150 <MX_ADC1_Init+0x174>)
 8002138:	f001 f876 	bl	8003228 <HAL_ADC_ConfigChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8002142:	f000 f9f3 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	3710      	adds	r7, #16
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200022ec 	.word	0x200022ec
 8002154:	40012400 	.word	0x40012400

08002158 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08a      	sub	sp, #40	@ 0x28
 800215c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800215e:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002160:	4a25      	ldr	r2, [pc, #148]	@ (80021f8 <MX_CAN_Init+0xa0>)
 8002162:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8002164:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002166:	2202      	movs	r2, #2
 8002168:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800216a:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <MX_CAN_Init+0x9c>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002170:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 8002176:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002178:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800217c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800217e:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002180:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002184:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002186:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002188:	2200      	movs	r2, #0
 800218a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800218c:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <MX_CAN_Init+0x9c>)
 800218e:	2200      	movs	r2, #0
 8002190:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002192:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <MX_CAN_Init+0x9c>)
 8002194:	2200      	movs	r2, #0
 8002196:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002198:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <MX_CAN_Init+0x9c>)
 800219a:	2200      	movs	r2, #0
 800219c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800219e:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <MX_CAN_Init+0x9c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80021a4:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <MX_CAN_Init+0x9c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80021aa:	4812      	ldr	r0, [pc, #72]	@ (80021f4 <MX_CAN_Init+0x9c>)
 80021ac:	f001 fa3e 	bl	800362c <HAL_CAN_Init>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80021b6:	f000 f9b9 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80021ba:	2301      	movs	r3, #1
 80021bc:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10;
 80021be:	230a      	movs	r3, #10
 80021c0:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0; //DATA WILL BE RECEIVED BY THIS
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x103<<5;
 80021c6:	f242 0360 	movw	r3, #8288	@ 0x2060
 80021ca:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80021cc:	2300      	movs	r3, #0
 80021ce:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x103<<5;
 80021d0:	f242 0360 	movw	r3, #8288	@ 0x2060
 80021d4:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK ;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80021de:	2301      	movs	r3, #1
 80021e0:	61fb      	str	r3, [r7, #28]

  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80021e2:	463b      	mov	r3, r7
 80021e4:	4619      	mov	r1, r3
 80021e6:	4803      	ldr	r0, [pc, #12]	@ (80021f4 <MX_CAN_Init+0x9c>)
 80021e8:	f001 fb1b 	bl	8003822 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 80021ec:	bf00      	nop
 80021ee:	3728      	adds	r7, #40	@ 0x28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20002360 	.word	0x20002360
 80021f8:	40006400 	.word	0x40006400

080021fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002200:	4b12      	ldr	r3, [pc, #72]	@ (800224c <MX_I2C1_Init+0x50>)
 8002202:	4a13      	ldr	r2, [pc, #76]	@ (8002250 <MX_I2C1_Init+0x54>)
 8002204:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <MX_I2C1_Init+0x50>)
 8002208:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <MX_I2C1_Init+0x58>)
 800220a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800220c:	4b0f      	ldr	r3, [pc, #60]	@ (800224c <MX_I2C1_Init+0x50>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002212:	4b0e      	ldr	r3, [pc, #56]	@ (800224c <MX_I2C1_Init+0x50>)
 8002214:	2200      	movs	r2, #0
 8002216:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002218:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <MX_I2C1_Init+0x50>)
 800221a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800221e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002220:	4b0a      	ldr	r3, [pc, #40]	@ (800224c <MX_I2C1_Init+0x50>)
 8002222:	2200      	movs	r2, #0
 8002224:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002226:	4b09      	ldr	r3, [pc, #36]	@ (800224c <MX_I2C1_Init+0x50>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800222c:	4b07      	ldr	r3, [pc, #28]	@ (800224c <MX_I2C1_Init+0x50>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002232:	4b06      	ldr	r3, [pc, #24]	@ (800224c <MX_I2C1_Init+0x50>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002238:	4804      	ldr	r0, [pc, #16]	@ (800224c <MX_I2C1_Init+0x50>)
 800223a:	f002 fd0b 	bl	8004c54 <HAL_I2C_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002244:	f000 f972 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002248:	bf00      	nop
 800224a:	bd80      	pop	{r7, pc}
 800224c:	20002388 	.word	0x20002388
 8002250:	40005400 	.word	0x40005400
 8002254:	000186a0 	.word	0x000186a0

08002258 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800225c:	4b17      	ldr	r3, [pc, #92]	@ (80022bc <MX_SPI2_Init+0x64>)
 800225e:	4a18      	ldr	r2, [pc, #96]	@ (80022c0 <MX_SPI2_Init+0x68>)
 8002260:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002262:	4b16      	ldr	r3, [pc, #88]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002264:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002268:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800226a:	4b14      	ldr	r3, [pc, #80]	@ (80022bc <MX_SPI2_Init+0x64>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002276:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800227c:	4b0f      	ldr	r3, [pc, #60]	@ (80022bc <MX_SPI2_Init+0x64>)
 800227e:	2200      	movs	r2, #0
 8002280:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002282:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002284:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002288:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800228a:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <MX_SPI2_Init+0x64>)
 800228c:	2210      	movs	r2, #16
 800228e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002290:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002292:	2200      	movs	r2, #0
 8002294:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002296:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <MX_SPI2_Init+0x64>)
 8002298:	2200      	movs	r2, #0
 800229a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800229c:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <MX_SPI2_Init+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80022a2:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <MX_SPI2_Init+0x64>)
 80022a4:	220a      	movs	r2, #10
 80022a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80022a8:	4804      	ldr	r0, [pc, #16]	@ (80022bc <MX_SPI2_Init+0x64>)
 80022aa:	f004 f9eb 	bl	8006684 <HAL_SPI_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80022b4:	f000 f93a 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200023dc 	.word	0x200023dc
 80022c0:	40003800 	.word	0x40003800

080022c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]
 80022d2:	605a      	str	r2, [r3, #4]
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022d8:	463b      	mov	r3, r7
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022e0:	4b1e      	ldr	r3, [pc, #120]	@ (800235c <MX_TIM2_Init+0x98>)
 80022e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 80022e8:	4b1c      	ldr	r3, [pc, #112]	@ (800235c <MX_TIM2_Init+0x98>)
 80022ea:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80022ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f0:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <MX_TIM2_Init+0x98>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80022f6:	4b19      	ldr	r3, [pc, #100]	@ (800235c <MX_TIM2_Init+0x98>)
 80022f8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fe:	4b17      	ldr	r3, [pc, #92]	@ (800235c <MX_TIM2_Init+0x98>)
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002304:	4b15      	ldr	r3, [pc, #84]	@ (800235c <MX_TIM2_Init+0x98>)
 8002306:	2200      	movs	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800230a:	4814      	ldr	r0, [pc, #80]	@ (800235c <MX_TIM2_Init+0x98>)
 800230c:	f004 fde5 	bl	8006eda <HAL_TIM_Base_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002316:	f000 f909 	bl	800252c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800231a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800231e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002320:	f107 0308 	add.w	r3, r7, #8
 8002324:	4619      	mov	r1, r3
 8002326:	480d      	ldr	r0, [pc, #52]	@ (800235c <MX_TIM2_Init+0x98>)
 8002328:	f004 ff68 	bl	80071fc <HAL_TIM_ConfigClockSource>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002332:	f000 f8fb 	bl	800252c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002336:	2300      	movs	r3, #0
 8002338:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800233e:	463b      	mov	r3, r7
 8002340:	4619      	mov	r1, r3
 8002342:	4806      	ldr	r0, [pc, #24]	@ (800235c <MX_TIM2_Init+0x98>)
 8002344:	f005 f94a 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800234e:	f000 f8ed 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002352:	bf00      	nop
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20002434 	.word	0x20002434

08002360 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002366:	f107 0308 	add.w	r3, r7, #8
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002374:	463b      	mov	r3, r7
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800237c:	4b1d      	ldr	r3, [pc, #116]	@ (80023f4 <MX_TIM3_Init+0x94>)
 800237e:	4a1e      	ldr	r2, [pc, #120]	@ (80023f8 <MX_TIM3_Init+0x98>)
 8002380:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 8002382:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <MX_TIM3_Init+0x94>)
 8002384:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002388:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800238a:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <MX_TIM3_Init+0x94>)
 800238c:	2200      	movs	r2, #0
 800238e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 8002390:	4b18      	ldr	r3, [pc, #96]	@ (80023f4 <MX_TIM3_Init+0x94>)
 8002392:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002396:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002398:	4b16      	ldr	r3, [pc, #88]	@ (80023f4 <MX_TIM3_Init+0x94>)
 800239a:	2200      	movs	r2, #0
 800239c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800239e:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <MX_TIM3_Init+0x94>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023a4:	4813      	ldr	r0, [pc, #76]	@ (80023f4 <MX_TIM3_Init+0x94>)
 80023a6:	f004 fd98 	bl	8006eda <HAL_TIM_Base_Init>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80023b0:	f000 f8bc 	bl	800252c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023ba:	f107 0308 	add.w	r3, r7, #8
 80023be:	4619      	mov	r1, r3
 80023c0:	480c      	ldr	r0, [pc, #48]	@ (80023f4 <MX_TIM3_Init+0x94>)
 80023c2:	f004 ff1b 	bl	80071fc <HAL_TIM_ConfigClockSource>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80023cc:	f000 f8ae 	bl	800252c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d0:	2300      	movs	r3, #0
 80023d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d4:	2300      	movs	r3, #0
 80023d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023d8:	463b      	mov	r3, r7
 80023da:	4619      	mov	r1, r3
 80023dc:	4805      	ldr	r0, [pc, #20]	@ (80023f4 <MX_TIM3_Init+0x94>)
 80023de:	f005 f8fd 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80023e8:	f000 f8a0 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80023ec:	bf00      	nop
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	2000247c 	.word	0x2000247c
 80023f8:	40000400 	.word	0x40000400

080023fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002402:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <MX_DMA_Init+0x38>)
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	4a0b      	ldr	r2, [pc, #44]	@ (8002434 <MX_DMA_Init+0x38>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6153      	str	r3, [r2, #20]
 800240e:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <MX_DMA_Init+0x38>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	607b      	str	r3, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	200b      	movs	r0, #11
 8002420:	f002 f81b 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002424:	200b      	movs	r0, #11
 8002426:	f002 f834 	bl	8004492 <HAL_NVIC_EnableIRQ>

}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000

08002438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243e:	f107 0310 	add.w	r3, r7, #16
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800244c:	4b33      	ldr	r3, [pc, #204]	@ (800251c <MX_GPIO_Init+0xe4>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	4a32      	ldr	r2, [pc, #200]	@ (800251c <MX_GPIO_Init+0xe4>)
 8002452:	f043 0310 	orr.w	r3, r3, #16
 8002456:	6193      	str	r3, [r2, #24]
 8002458:	4b30      	ldr	r3, [pc, #192]	@ (800251c <MX_GPIO_Init+0xe4>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002464:	4b2d      	ldr	r3, [pc, #180]	@ (800251c <MX_GPIO_Init+0xe4>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	4a2c      	ldr	r2, [pc, #176]	@ (800251c <MX_GPIO_Init+0xe4>)
 800246a:	f043 0304 	orr.w	r3, r3, #4
 800246e:	6193      	str	r3, [r2, #24]
 8002470:	4b2a      	ldr	r3, [pc, #168]	@ (800251c <MX_GPIO_Init+0xe4>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247c:	4b27      	ldr	r3, [pc, #156]	@ (800251c <MX_GPIO_Init+0xe4>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	4a26      	ldr	r2, [pc, #152]	@ (800251c <MX_GPIO_Init+0xe4>)
 8002482:	f043 0308 	orr.w	r3, r3, #8
 8002486:	6193      	str	r3, [r2, #24]
 8002488:	4b24      	ldr	r3, [pc, #144]	@ (800251c <MX_GPIO_Init+0xe4>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	607b      	str	r3, [r7, #4]
 8002492:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002494:	2200      	movs	r2, #0
 8002496:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800249a:	4821      	ldr	r0, [pc, #132]	@ (8002520 <MX_GPIO_Init+0xe8>)
 800249c:	f002 fb86 	bl	8004bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80024a0:	2200      	movs	r2, #0
 80024a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024a6:	481f      	ldr	r0, [pc, #124]	@ (8002524 <MX_GPIO_Init+0xec>)
 80024a8:	f002 fb80 	bl	8004bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b2:	2301      	movs	r3, #1
 80024b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ba:	2302      	movs	r3, #2
 80024bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024be:	f107 0310 	add.w	r3, r7, #16
 80024c2:	4619      	mov	r1, r3
 80024c4:	4816      	ldr	r0, [pc, #88]	@ (8002520 <MX_GPIO_Init+0xe8>)
 80024c6:	f002 f9ed 	bl	80048a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Push_Button_Pin */
  GPIO_InitStruct.Pin = Push_Button_Pin;
 80024ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024d0:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <MX_GPIO_Init+0xf0>)
 80024d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024d4:	2302      	movs	r3, #2
 80024d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Push_Button_GPIO_Port, &GPIO_InitStruct);
 80024d8:	f107 0310 	add.w	r3, r7, #16
 80024dc:	4619      	mov	r1, r3
 80024de:	4811      	ldr	r0, [pc, #68]	@ (8002524 <MX_GPIO_Init+0xec>)
 80024e0:	f002 f9e0 	bl	80048a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ea:	2301      	movs	r3, #1
 80024ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	2302      	movs	r3, #2
 80024f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f6:	f107 0310 	add.w	r3, r7, #16
 80024fa:	4619      	mov	r1, r3
 80024fc:	4809      	ldr	r0, [pc, #36]	@ (8002524 <MX_GPIO_Init+0xec>)
 80024fe:	f002 f9d1 	bl	80048a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	2017      	movs	r0, #23
 8002508:	f001 ffa7 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800250c:	2017      	movs	r0, #23
 800250e:	f001 ffc0 	bl	8004492 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002512:	bf00      	nop
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	40011000 	.word	0x40011000
 8002524:	40010800 	.word	0x40010800
 8002528:	10110000 	.word	0x10110000

0800252c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002530:	b672      	cpsid	i
}
 8002532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002534:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002538:	4803      	ldr	r0, [pc, #12]	@ (8002548 <Error_Handler+0x1c>)
 800253a:	f002 fb4f 	bl	8004bdc <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 800253e:	2064      	movs	r0, #100	@ 0x64
 8002540:	f000 fbbe 	bl	8002cc0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002544:	bf00      	nop
 8002546:	e7f5      	b.n	8002534 <Error_Handler+0x8>
 8002548:	40011000 	.word	0x40011000

0800254c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <HAL_MspInit+0x5c>)
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <HAL_MspInit+0x5c>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	6193      	str	r3, [r2, #24]
 800255e:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <HAL_MspInit+0x5c>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800256a:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <HAL_MspInit+0x5c>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	4a0e      	ldr	r2, [pc, #56]	@ (80025a8 <HAL_MspInit+0x5c>)
 8002570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002574:	61d3      	str	r3, [r2, #28]
 8002576:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <HAL_MspInit+0x5c>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800257e:	607b      	str	r3, [r7, #4]
 8002580:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002582:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <HAL_MspInit+0x60>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <HAL_MspInit+0x60>)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr
 80025a8:	40021000 	.word	0x40021000
 80025ac:	40010000 	.word	0x40010000

080025b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	@ 0x28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	f107 0318 	add.w	r3, r7, #24
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a37      	ldr	r2, [pc, #220]	@ (80026a8 <HAL_ADC_MspInit+0xf8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d167      	bne.n	80026a0 <HAL_ADC_MspInit+0xf0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025d0:	4b36      	ldr	r3, [pc, #216]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	4a35      	ldr	r2, [pc, #212]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025da:	6193      	str	r3, [r2, #24]
 80025dc:	4b33      	ldr	r3, [pc, #204]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e8:	4b30      	ldr	r3, [pc, #192]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	4a2f      	ldr	r2, [pc, #188]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025ee:	f043 0304 	orr.w	r3, r3, #4
 80025f2:	6193      	str	r3, [r2, #24]
 80025f4:	4b2d      	ldr	r3, [pc, #180]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002600:	4b2a      	ldr	r3, [pc, #168]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	4a29      	ldr	r2, [pc, #164]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 8002606:	f043 0308 	orr.w	r3, r3, #8
 800260a:	6193      	str	r3, [r2, #24]
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_ADC_MspInit+0xfc>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002618:	23ff      	movs	r3, #255	@ 0xff
 800261a:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800261c:	2303      	movs	r3, #3
 800261e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002620:	f107 0318 	add.w	r3, r7, #24
 8002624:	4619      	mov	r1, r3
 8002626:	4822      	ldr	r0, [pc, #136]	@ (80026b0 <HAL_ADC_MspInit+0x100>)
 8002628:	f002 f93c 	bl	80048a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800262c:	2303      	movs	r3, #3
 800262e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002630:	2303      	movs	r3, #3
 8002632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002634:	f107 0318 	add.w	r3, r7, #24
 8002638:	4619      	mov	r1, r3
 800263a:	481e      	ldr	r0, [pc, #120]	@ (80026b4 <HAL_ADC_MspInit+0x104>)
 800263c:	f002 f932 	bl	80048a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002640:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002642:	4a1e      	ldr	r2, [pc, #120]	@ (80026bc <HAL_ADC_MspInit+0x10c>)
 8002644:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002646:	4b1c      	ldr	r3, [pc, #112]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002648:	2200      	movs	r2, #0
 800264a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800264c:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002652:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002654:	2280      	movs	r2, #128	@ 0x80
 8002656:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002658:	4b17      	ldr	r3, [pc, #92]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 800265a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800265e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002660:	4b15      	ldr	r3, [pc, #84]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002662:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002666:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002668:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800266e:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002670:	2200      	movs	r2, #0
 8002672:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002674:	4810      	ldr	r0, [pc, #64]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002676:	f001 ff27 	bl	80044c8 <HAL_DMA_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8002680:	f7ff ff54 	bl	800252c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a0c      	ldr	r2, [pc, #48]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 8002688:	621a      	str	r2, [r3, #32]
 800268a:	4a0b      	ldr	r2, [pc, #44]	@ (80026b8 <HAL_ADC_MspInit+0x108>)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002690:	2200      	movs	r2, #0
 8002692:	2100      	movs	r1, #0
 8002694:	2012      	movs	r0, #18
 8002696:	f001 fee0 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800269a:	2012      	movs	r0, #18
 800269c:	f001 fef9 	bl	8004492 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80026a0:	bf00      	nop
 80026a2:	3728      	adds	r7, #40	@ 0x28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40012400 	.word	0x40012400
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40010800 	.word	0x40010800
 80026b4:	40010c00 	.word	0x40010c00
 80026b8:	2000231c 	.word	0x2000231c
 80026bc:	40020008 	.word	0x40020008

080026c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	@ 0x28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	f107 0314 	add.w	r3, r7, #20
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	609a      	str	r2, [r3, #8]
 80026d4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a29      	ldr	r2, [pc, #164]	@ (8002780 <HAL_CAN_MspInit+0xc0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d14b      	bne.n	8002778 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80026e0:	4b28      	ldr	r3, [pc, #160]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	4a27      	ldr	r2, [pc, #156]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 80026e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026ea:	61d3      	str	r3, [r2, #28]
 80026ec:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f8:	4b22      	ldr	r3, [pc, #136]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	4a21      	ldr	r2, [pc, #132]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 80026fe:	f043 0308 	orr.w	r3, r3, #8
 8002702:	6193      	str	r3, [r2, #24]
 8002704:	4b1f      	ldr	r3, [pc, #124]	@ (8002784 <HAL_CAN_MspInit+0xc4>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002710:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002716:	2300      	movs	r3, #0
 8002718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800271e:	f107 0314 	add.w	r3, r7, #20
 8002722:	4619      	mov	r1, r3
 8002724:	4818      	ldr	r0, [pc, #96]	@ (8002788 <HAL_CAN_MspInit+0xc8>)
 8002726:	f002 f8bd 	bl	80048a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800272a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800272e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	2302      	movs	r3, #2
 8002732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002734:	2303      	movs	r3, #3
 8002736:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	4619      	mov	r1, r3
 800273e:	4812      	ldr	r0, [pc, #72]	@ (8002788 <HAL_CAN_MspInit+0xc8>)
 8002740:	f002 f8b0 	bl	80048a4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8002744:	4b11      	ldr	r3, [pc, #68]	@ (800278c <HAL_CAN_MspInit+0xcc>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	627b      	str	r3, [r7, #36]	@ 0x24
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
 8002752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002754:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002758:	627b      	str	r3, [r7, #36]	@ 0x24
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
 8002762:	4a0a      	ldr	r2, [pc, #40]	@ (800278c <HAL_CAN_MspInit+0xcc>)
 8002764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002766:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2100      	movs	r1, #0
 800276c:	2014      	movs	r0, #20
 800276e:	f001 fe74 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002772:	2014      	movs	r0, #20
 8002774:	f001 fe8d 	bl	8004492 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002778:	bf00      	nop
 800277a:	3728      	adds	r7, #40	@ 0x28
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40006400 	.word	0x40006400
 8002784:	40021000 	.word	0x40021000
 8002788:	40010c00 	.word	0x40010c00
 800278c:	40010000 	.word	0x40010000

08002790 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 0310 	add.w	r3, r7, #16
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a15      	ldr	r2, [pc, #84]	@ (8002800 <HAL_I2C_MspInit+0x70>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d123      	bne.n	80027f8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b0:	4b14      	ldr	r3, [pc, #80]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	4a13      	ldr	r2, [pc, #76]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027b6:	f043 0308 	orr.w	r3, r3, #8
 80027ba:	6193      	str	r3, [r2, #24]
 80027bc:	4b11      	ldr	r3, [pc, #68]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027c8:	23c0      	movs	r3, #192	@ 0xc0
 80027ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027cc:	2312      	movs	r3, #18
 80027ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027d0:	2303      	movs	r3, #3
 80027d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d4:	f107 0310 	add.w	r3, r7, #16
 80027d8:	4619      	mov	r1, r3
 80027da:	480b      	ldr	r0, [pc, #44]	@ (8002808 <HAL_I2C_MspInit+0x78>)
 80027dc:	f002 f862 	bl	80048a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027e0:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	4a07      	ldr	r2, [pc, #28]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027ea:	61d3      	str	r3, [r2, #28]
 80027ec:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <HAL_I2C_MspInit+0x74>)
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f4:	60bb      	str	r3, [r7, #8]
 80027f6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027f8:	bf00      	nop
 80027fa:	3720      	adds	r7, #32
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40005400 	.word	0x40005400
 8002804:	40021000 	.word	0x40021000
 8002808:	40010c00 	.word	0x40010c00

0800280c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	f107 0310 	add.w	r3, r7, #16
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1c      	ldr	r2, [pc, #112]	@ (8002898 <HAL_SPI_MspInit+0x8c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d131      	bne.n	8002890 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800282c:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_SPI_MspInit+0x90>)
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <HAL_SPI_MspInit+0x90>)
 8002832:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002836:	61d3      	str	r3, [r2, #28]
 8002838:	4b18      	ldr	r3, [pc, #96]	@ (800289c <HAL_SPI_MspInit+0x90>)
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002840:	60fb      	str	r3, [r7, #12]
 8002842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002844:	4b15      	ldr	r3, [pc, #84]	@ (800289c <HAL_SPI_MspInit+0x90>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	4a14      	ldr	r2, [pc, #80]	@ (800289c <HAL_SPI_MspInit+0x90>)
 800284a:	f043 0308 	orr.w	r3, r3, #8
 800284e:	6193      	str	r3, [r2, #24]
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <HAL_SPI_MspInit+0x90>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800285c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002860:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002862:	2302      	movs	r3, #2
 8002864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002866:	2303      	movs	r3, #3
 8002868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286a:	f107 0310 	add.w	r3, r7, #16
 800286e:	4619      	mov	r1, r3
 8002870:	480b      	ldr	r0, [pc, #44]	@ (80028a0 <HAL_SPI_MspInit+0x94>)
 8002872:	f002 f817 	bl	80048a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002876:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800287a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	4619      	mov	r1, r3
 800288a:	4805      	ldr	r0, [pc, #20]	@ (80028a0 <HAL_SPI_MspInit+0x94>)
 800288c:	f002 f80a 	bl	80048a4 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002890:	bf00      	nop
 8002892:	3720      	adds	r7, #32
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40003800 	.word	0x40003800
 800289c:	40021000 	.word	0x40021000
 80028a0:	40010c00 	.word	0x40010c00

080028a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b4:	d114      	bne.n	80028e0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028b6:	4b19      	ldr	r3, [pc, #100]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	4a18      	ldr	r2, [pc, #96]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	61d3      	str	r3, [r2, #28]
 80028c2:	4b16      	ldr	r3, [pc, #88]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2100      	movs	r1, #0
 80028d2:	201c      	movs	r0, #28
 80028d4:	f001 fdc1 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028d8:	201c      	movs	r0, #28
 80028da:	f001 fdda 	bl	8004492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80028de:	e018      	b.n	8002912 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002920 <HAL_TIM_Base_MspInit+0x7c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d113      	bne.n	8002912 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028ea:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	4a0b      	ldr	r2, [pc, #44]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	61d3      	str	r3, [r2, #28]
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <HAL_TIM_Base_MspInit+0x78>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002902:	2200      	movs	r2, #0
 8002904:	2100      	movs	r1, #0
 8002906:	201d      	movs	r0, #29
 8002908:	f001 fda7 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800290c:	201d      	movs	r0, #29
 800290e:	f001 fdc0 	bl	8004492 <HAL_NVIC_EnableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40021000 	.word	0x40021000
 8002920:	40000400 	.word	0x40000400

08002924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002928:	bf00      	nop
 800292a:	e7fd      	b.n	8002928 <NMI_Handler+0x4>

0800292c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002930:	bf00      	nop
 8002932:	e7fd      	b.n	8002930 <HardFault_Handler+0x4>

08002934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002938:	bf00      	nop
 800293a:	e7fd      	b.n	8002938 <MemManage_Handler+0x4>

0800293c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <BusFault_Handler+0x4>

08002944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <UsageFault_Handler+0x4>

0800294c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	if(Timer1 > 0)
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <SysTick_Handler+0x34>)
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <SysTick_Handler+0x18>
		Timer1--;
 800297c:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <SysTick_Handler+0x34>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	3b01      	subs	r3, #1
 8002982:	b29a      	uxth	r2, r3
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <SysTick_Handler+0x34>)
 8002986:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8002988:	4b07      	ldr	r3, [pc, #28]	@ (80029a8 <SysTick_Handler+0x38>)
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <SysTick_Handler+0x2c>
		Timer2--;
 8002990:	4b05      	ldr	r3, [pc, #20]	@ (80029a8 <SysTick_Handler+0x38>)
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <SysTick_Handler+0x38>)
 800299a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800299c:	f000 f974 	bl	8002c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029a0:	bf00      	nop
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000208 	.word	0x20000208
 80029a8:	2000020a 	.word	0x2000020a

080029ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029b0:	4802      	ldr	r0, [pc, #8]	@ (80029bc <DMA1_Channel1_IRQHandler+0x10>)
 80029b2:	f001 fe43 	bl	800463c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	2000231c 	.word	0x2000231c

080029c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029c4:	4802      	ldr	r0, [pc, #8]	@ (80029d0 <ADC1_2_IRQHandler+0x10>)
 80029c6:	f000 fb55 	bl	8003074 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	200022ec 	.word	0x200022ec

080029d4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80029d8:	4802      	ldr	r0, [pc, #8]	@ (80029e4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80029da:	f001 fa44 	bl	8003e66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20002360 	.word	0x20002360

080029e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Push_Button_Pin);
 80029ec:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80029f0:	f002 f90e 	bl	8004c10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029fc:	4802      	ldr	r0, [pc, #8]	@ (8002a08 <TIM2_IRQHandler+0x10>)
 80029fe:	f004 fb0d 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	20002434 	.word	0x20002434

08002a0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a10:	4802      	ldr	r0, [pc, #8]	@ (8002a1c <TIM3_IRQHandler+0x10>)
 8002a12:	f004 fb03 	bl	800701c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	2000247c 	.word	0x2000247c

08002a20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return 1;
 8002a24:	2301      	movs	r3, #1
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <_kill>:

int _kill(int pid, int sig)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b082      	sub	sp, #8
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a38:	f009 fba2 	bl	800c180 <__errno>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2216      	movs	r2, #22
 8002a40:	601a      	str	r2, [r3, #0]
  return -1;
 8002a42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <_exit>:

void _exit (int status)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a56:	f04f 31ff 	mov.w	r1, #4294967295
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ffe7 	bl	8002a2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a60:	bf00      	nop
 8002a62:	e7fd      	b.n	8002a60 <_exit+0x12>

08002a64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
 8002a74:	e00a      	b.n	8002a8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a76:	f3af 8000 	nop.w
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	60ba      	str	r2, [r7, #8]
 8002a82:	b2ca      	uxtb	r2, r1
 8002a84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	dbf0      	blt.n	8002a76 <_read+0x12>
  }

  return len;
 8002a94:	687b      	ldr	r3, [r7, #4]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b086      	sub	sp, #24
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	e009      	b.n	8002ac4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	60ba      	str	r2, [r7, #8]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	617b      	str	r3, [r7, #20]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	dbf1      	blt.n	8002ab0 <_write+0x12>
  }
  return len;
 8002acc:	687b      	ldr	r3, [r7, #4]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <_close>:

int _close(int file)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002afc:	605a      	str	r2, [r3, #4]
  return 0;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr

08002b0a <_isatty>:

int _isatty(int file)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b12:	2301      	movs	r3, #1
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr

08002b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	60f8      	str	r0, [r7, #12]
 8002b26:	60b9      	str	r1, [r7, #8]
 8002b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
	...

08002b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b40:	4a14      	ldr	r2, [pc, #80]	@ (8002b94 <_sbrk+0x5c>)
 8002b42:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <_sbrk+0x60>)
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b4c:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b54:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <_sbrk+0x64>)
 8002b56:	4a12      	ldr	r2, [pc, #72]	@ (8002ba0 <_sbrk+0x68>)
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d207      	bcs.n	8002b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b68:	f009 fb0a 	bl	800c180 <__errno>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	220c      	movs	r2, #12
 8002b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	e009      	b.n	8002b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b78:	4b08      	ldr	r3, [pc, #32]	@ (8002b9c <_sbrk+0x64>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b7e:	4b07      	ldr	r3, [pc, #28]	@ (8002b9c <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <_sbrk+0x64>)
 8002b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20005000 	.word	0x20005000
 8002b98:	00000400 	.word	0x00000400
 8002b9c:	200025d8 	.word	0x200025d8
 8002ba0:	20002960 	.word	0x20002960

08002ba4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bb0:	f7ff fff8 	bl	8002ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bb4:	480b      	ldr	r0, [pc, #44]	@ (8002be4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bb6:	490c      	ldr	r1, [pc, #48]	@ (8002be8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bb8:	4a0c      	ldr	r2, [pc, #48]	@ (8002bec <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bbc:	e002      	b.n	8002bc4 <LoopCopyDataInit>

08002bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc2:	3304      	adds	r3, #4

08002bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc8:	d3f9      	bcc.n	8002bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bca:	4a09      	ldr	r2, [pc, #36]	@ (8002bf0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002bcc:	4c09      	ldr	r4, [pc, #36]	@ (8002bf4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd0:	e001      	b.n	8002bd6 <LoopFillZerobss>

08002bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd4:	3204      	adds	r2, #4

08002bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd8:	d3fb      	bcc.n	8002bd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bda:	f009 fad7 	bl	800c18c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bde:	f7ff f97f 	bl	8001ee0 <main>
  bx lr
 8002be2:	4770      	bx	lr
  ldr r0, =_sdata
 8002be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002be8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002bec:	0800ec88 	.word	0x0800ec88
  ldr r2, =_sbss
 8002bf0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002bf4:	20002960 	.word	0x20002960

08002bf8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bf8:	e7fe      	b.n	8002bf8 <CAN1_RX1_IRQHandler>
	...

08002bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c00:	4b08      	ldr	r3, [pc, #32]	@ (8002c24 <HAL_Init+0x28>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a07      	ldr	r2, [pc, #28]	@ (8002c24 <HAL_Init+0x28>)
 8002c06:	f043 0310 	orr.w	r3, r3, #16
 8002c0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c0c:	2003      	movs	r0, #3
 8002c0e:	f001 fc19 	bl	8004444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c12:	200f      	movs	r0, #15
 8002c14:	f000 f808 	bl	8002c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c18:	f7ff fc98 	bl	800254c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40022000 	.word	0x40022000

08002c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c30:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <HAL_InitTick+0x54>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HAL_InitTick+0x58>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	f001 fc31 	bl	80044ae <HAL_SYSTICK_Config>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e00e      	b.n	8002c74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b0f      	cmp	r3, #15
 8002c5a:	d80a      	bhi.n	8002c72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	f04f 30ff 	mov.w	r0, #4294967295
 8002c64:	f001 fbf9 	bl	800445a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c68:	4a06      	ldr	r2, [pc, #24]	@ (8002c84 <HAL_InitTick+0x5c>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e000      	b.n	8002c74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	20000004 	.word	0x20000004
 8002c80:	2000000c 	.word	0x2000000c
 8002c84:	20000008 	.word	0x20000008

08002c88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <HAL_IncTick+0x1c>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <HAL_IncTick+0x20>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4413      	add	r3, r2
 8002c98:	4a03      	ldr	r2, [pc, #12]	@ (8002ca8 <HAL_IncTick+0x20>)
 8002c9a:	6013      	str	r3, [r2, #0]
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr
 8002ca4:	2000000c 	.word	0x2000000c
 8002ca8:	200025dc 	.word	0x200025dc

08002cac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return uwTick;
 8002cb0:	4b02      	ldr	r3, [pc, #8]	@ (8002cbc <HAL_GetTick+0x10>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr
 8002cbc:	200025dc 	.word	0x200025dc

08002cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff fff0 	bl	8002cac <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d005      	beq.n	8002ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_Delay+0x44>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ce6:	bf00      	nop
 8002ce8:	f7ff ffe0 	bl	8002cac <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d8f7      	bhi.n	8002ce8 <HAL_Delay+0x28>
  {
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	2000000c 	.word	0x2000000c

08002d08 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e0be      	b.n	8002ea8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff fc32 	bl	80025b0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 fbbd 	bl	80034cc <ADC_ConversionStop_Disable>
 8002d52:	4603      	mov	r3, r0
 8002d54:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5a:	f003 0310 	and.w	r3, r3, #16
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f040 8099 	bne.w	8002e96 <HAL_ADC_Init+0x18e>
 8002d64:	7dfb      	ldrb	r3, [r7, #23]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f040 8095 	bne.w	8002e96 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d74:	f023 0302 	bic.w	r3, r3, #2
 8002d78:	f043 0202 	orr.w	r2, r3, #2
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d88:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	7b1b      	ldrb	r3, [r3, #12]
 8002d8e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002d90:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002da0:	d003      	beq.n	8002daa <HAL_ADC_Init+0xa2>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d102      	bne.n	8002db0 <HAL_ADC_Init+0xa8>
 8002daa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dae:	e000      	b.n	8002db2 <HAL_ADC_Init+0xaa>
 8002db0:	2300      	movs	r3, #0
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	7d1b      	ldrb	r3, [r3, #20]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d119      	bne.n	8002df4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	7b1b      	ldrb	r3, [r3, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d109      	bne.n	8002ddc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	035a      	lsls	r2, r3, #13
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	e00b      	b.n	8002df4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dec:	f043 0201 	orr.w	r2, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	4b28      	ldr	r3, [pc, #160]	@ (8002eb0 <HAL_ADC_Init+0x1a8>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6812      	ldr	r2, [r2, #0]
 8002e16:	68b9      	ldr	r1, [r7, #8]
 8002e18:	430b      	orrs	r3, r1
 8002e1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e24:	d003      	beq.n	8002e2e <HAL_ADC_Init+0x126>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d104      	bne.n	8002e38 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	3b01      	subs	r3, #1
 8002e34:	051b      	lsls	r3, r3, #20
 8002e36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <HAL_ADC_Init+0x1ac>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d10b      	bne.n	8002e74 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e66:	f023 0303 	bic.w	r3, r3, #3
 8002e6a:	f043 0201 	orr.w	r2, r3, #1
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e72:	e018      	b.n	8002ea6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e78:	f023 0312 	bic.w	r3, r3, #18
 8002e7c:	f043 0210 	orr.w	r2, r3, #16
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e88:	f043 0201 	orr.w	r2, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e94:	e007      	b.n	8002ea6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9a:	f043 0210 	orr.w	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	ffe1f7fd 	.word	0xffe1f7fd
 8002eb4:	ff1f0efe 	.word	0xff1f0efe

08002eb8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a64      	ldr	r2, [pc, #400]	@ (8003060 <HAL_ADC_Start_DMA+0x1a8>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d004      	beq.n	8002edc <HAL_ADC_Start_DMA+0x24>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a63      	ldr	r2, [pc, #396]	@ (8003064 <HAL_ADC_Start_DMA+0x1ac>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d106      	bne.n	8002eea <HAL_ADC_Start_DMA+0x32>
 8002edc:	4b60      	ldr	r3, [pc, #384]	@ (8003060 <HAL_ADC_Start_DMA+0x1a8>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f040 80b3 	bne.w	8003050 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x40>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e0ae      	b.n	8003056 <HAL_ADC_Start_DMA+0x19e>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f000 fa89 	bl	8003418 <ADC_Enable>
 8002f06:	4603      	mov	r3, r0
 8002f08:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f040 809a 	bne.w	8003046 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f1a:	f023 0301 	bic.w	r3, r3, #1
 8002f1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8003064 <HAL_ADC_Start_DMA+0x1ac>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d105      	bne.n	8002f3c <HAL_ADC_Start_DMA+0x84>
 8002f30:	4b4b      	ldr	r3, [pc, #300]	@ (8003060 <HAL_ADC_Start_DMA+0x1a8>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d115      	bne.n	8002f68 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d026      	beq.n	8002fa4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f5e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f66:	e01d      	b.n	8002fa4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a39      	ldr	r2, [pc, #228]	@ (8003060 <HAL_ADC_Start_DMA+0x1a8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d004      	beq.n	8002f88 <HAL_ADC_Start_DMA+0xd0>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a38      	ldr	r2, [pc, #224]	@ (8003064 <HAL_ADC_Start_DMA+0x1ac>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d10d      	bne.n	8002fa4 <HAL_ADC_Start_DMA+0xec>
 8002f88:	4b35      	ldr	r3, [pc, #212]	@ (8003060 <HAL_ADC_Start_DMA+0x1a8>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d006      	beq.n	8002fbe <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb4:	f023 0206 	bic.w	r2, r3, #6
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fbc:	e002      	b.n	8002fc4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	4a25      	ldr	r2, [pc, #148]	@ (8003068 <HAL_ADC_Start_DMA+0x1b0>)
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	4a24      	ldr	r2, [pc, #144]	@ (800306c <HAL_ADC_Start_DMA+0x1b4>)
 8002fda:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	4a23      	ldr	r2, [pc, #140]	@ (8003070 <HAL_ADC_Start_DMA+0x1b8>)
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f06f 0202 	mvn.w	r2, #2
 8002fec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ffc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a18      	ldr	r0, [r3, #32]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	334c      	adds	r3, #76	@ 0x4c
 8003008:	4619      	mov	r1, r3
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f001 fab5 	bl	800457c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800301c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003020:	d108      	bne.n	8003034 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003030:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003032:	e00f      	b.n	8003054 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003042:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003044:	e006      	b.n	8003054 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800304e:	e001      	b.n	8003054 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003054:	7dfb      	ldrb	r3, [r7, #23]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40012400 	.word	0x40012400
 8003064:	40012800 	.word	0x40012800
 8003068:	0800354f 	.word	0x0800354f
 800306c:	080035cb 	.word	0x080035cb
 8003070:	080035e7 	.word	0x080035e7

08003074 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	f003 0320 	and.w	r3, r3, #32
 8003092:	2b00      	cmp	r3, #0
 8003094:	d03e      	beq.n	8003114 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d039      	beq.n	8003114 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d105      	bne.n	80030b8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80030c2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80030c6:	d11d      	bne.n	8003104 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d119      	bne.n	8003104 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0220 	bic.w	r2, r2, #32
 80030de:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d105      	bne.n	8003104 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fc:	f043 0201 	orr.w	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7fe fc09 	bl	800191c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f06f 0212 	mvn.w	r2, #18
 8003112:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800311a:	2b00      	cmp	r3, #0
 800311c:	d04d      	beq.n	80031ba <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d048      	beq.n	80031ba <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312c:	f003 0310 	and.w	r3, r3, #16
 8003130:	2b00      	cmp	r3, #0
 8003132:	d105      	bne.n	8003140 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800314a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800314e:	d012      	beq.n	8003176 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800315a:	2b00      	cmp	r3, #0
 800315c:	d125      	bne.n	80031aa <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003168:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800316c:	d11d      	bne.n	80031aa <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003172:	2b00      	cmp	r3, #0
 8003174:	d119      	bne.n	80031aa <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003184:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a2:	f043 0201 	orr.w	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 fa35 	bl	800361a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 020c 	mvn.w	r2, #12
 80031b8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d012      	beq.n	80031ea <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00d      	beq.n	80031ea <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f812 	bl	8003204 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0201 	mvn.w	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80031ea:	bf00      	nop
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b083      	sub	sp, #12
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr

08003204 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr

08003216 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003236:	2300      	movs	r3, #0
 8003238:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x20>
 8003244:	2302      	movs	r3, #2
 8003246:	e0dc      	b.n	8003402 <HAL_ADC_ConfigChannel+0x1da>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b06      	cmp	r3, #6
 8003256:	d81c      	bhi.n	8003292 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	3b05      	subs	r3, #5
 800326a:	221f      	movs	r2, #31
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	43db      	mvns	r3, r3
 8003272:	4019      	ands	r1, r3
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	6818      	ldr	r0, [r3, #0]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	3b05      	subs	r3, #5
 8003284:	fa00 f203 	lsl.w	r2, r0, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003290:	e03c      	b.n	800330c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b0c      	cmp	r3, #12
 8003298:	d81c      	bhi.n	80032d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	3b23      	subs	r3, #35	@ 0x23
 80032ac:	221f      	movs	r2, #31
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	4019      	ands	r1, r3
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	3b23      	subs	r3, #35	@ 0x23
 80032c6:	fa00 f203 	lsl.w	r2, r0, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80032d2:	e01b      	b.n	800330c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	3b41      	subs	r3, #65	@ 0x41
 80032e6:	221f      	movs	r2, #31
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	4019      	ands	r1, r3
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	3b41      	subs	r3, #65	@ 0x41
 8003300:	fa00 f203 	lsl.w	r2, r0, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2b09      	cmp	r3, #9
 8003312:	d91c      	bls.n	800334e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68d9      	ldr	r1, [r3, #12]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	4613      	mov	r3, r2
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4413      	add	r3, r2
 8003324:	3b1e      	subs	r3, #30
 8003326:	2207      	movs	r2, #7
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43db      	mvns	r3, r3
 800332e:	4019      	ands	r1, r3
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	6898      	ldr	r0, [r3, #8]
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	4413      	add	r3, r2
 800333e:	3b1e      	subs	r3, #30
 8003340:	fa00 f203 	lsl.w	r2, r0, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	60da      	str	r2, [r3, #12]
 800334c:	e019      	b.n	8003382 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6919      	ldr	r1, [r3, #16]
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	2207      	movs	r2, #7
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	43db      	mvns	r3, r3
 8003366:	4019      	ands	r1, r3
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6898      	ldr	r0, [r3, #8]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4413      	add	r3, r2
 8003376:	fa00 f203 	lsl.w	r2, r0, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b10      	cmp	r3, #16
 8003388:	d003      	beq.n	8003392 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800338e:	2b11      	cmp	r3, #17
 8003390:	d132      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a1d      	ldr	r2, [pc, #116]	@ (800340c <HAL_ADC_ConfigChannel+0x1e4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d125      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d126      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80033b8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d11a      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033c2:	4b13      	ldr	r3, [pc, #76]	@ (8003410 <HAL_ADC_ConfigChannel+0x1e8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a13      	ldr	r2, [pc, #76]	@ (8003414 <HAL_ADC_ConfigChannel+0x1ec>)
 80033c8:	fba2 2303 	umull	r2, r3, r2, r3
 80033cc:	0c9a      	lsrs	r2, r3, #18
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033d8:	e002      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	3b01      	subs	r3, #1
 80033de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f9      	bne.n	80033da <HAL_ADC_ConfigChannel+0x1b2>
 80033e6:	e007      	b.n	80033f8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	f043 0220 	orr.w	r2, r3, #32
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003400:	7bfb      	ldrb	r3, [r7, #15]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40012400 	.word	0x40012400
 8003410:	20000004 	.word	0x20000004
 8003414:	431bde83 	.word	0x431bde83

08003418 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b01      	cmp	r3, #1
 8003434:	d040      	beq.n	80034b8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003446:	4b1f      	ldr	r3, [pc, #124]	@ (80034c4 <ADC_Enable+0xac>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a1f      	ldr	r2, [pc, #124]	@ (80034c8 <ADC_Enable+0xb0>)
 800344c:	fba2 2303 	umull	r2, r3, r2, r3
 8003450:	0c9b      	lsrs	r3, r3, #18
 8003452:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003454:	e002      	b.n	800345c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	3b01      	subs	r3, #1
 800345a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1f9      	bne.n	8003456 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003462:	f7ff fc23 	bl	8002cac <HAL_GetTick>
 8003466:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003468:	e01f      	b.n	80034aa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800346a:	f7ff fc1f 	bl	8002cac <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d918      	bls.n	80034aa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b01      	cmp	r3, #1
 8003484:	d011      	beq.n	80034aa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348a:	f043 0210 	orr.w	r2, r3, #16
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003496:	f043 0201 	orr.w	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e007      	b.n	80034ba <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d1d8      	bne.n	800346a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20000004 	.word	0x20000004
 80034c8:	431bde83 	.word	0x431bde83

080034cc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d12e      	bne.n	8003544 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f022 0201 	bic.w	r2, r2, #1
 80034f4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034f6:	f7ff fbd9 	bl	8002cac <HAL_GetTick>
 80034fa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034fc:	e01b      	b.n	8003536 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034fe:	f7ff fbd5 	bl	8002cac <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d914      	bls.n	8003536 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b01      	cmp	r3, #1
 8003518:	d10d      	bne.n	8003536 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	f043 0210 	orr.w	r2, r3, #16
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352a:	f043 0201 	orr.w	r2, r3, #1
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e007      	b.n	8003546 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b01      	cmp	r3, #1
 8003542:	d0dc      	beq.n	80034fe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003560:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003564:	2b00      	cmp	r3, #0
 8003566:	d127      	bne.n	80035b8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800357e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003582:	d115      	bne.n	80035b0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003588:	2b00      	cmp	r3, #0
 800358a:	d111      	bne.n	80035b0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003590:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f7fe f9b3 	bl	800191c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80035b6:	e004      	b.n	80035c2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	4798      	blx	r3
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7ff fe0a 	bl	80031f2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	f043 0204 	orr.w	r2, r3, #4
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f7ff fe02 	bl	8003216 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr

0800362c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e0ed      	b.n	800381a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff f838 	bl	80026c0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003660:	f7ff fb24 	bl	8002cac <HAL_GetTick>
 8003664:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003666:	e012      	b.n	800368e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003668:	f7ff fb20 	bl	8002cac <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b0a      	cmp	r3, #10
 8003674:	d90b      	bls.n	800368e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2205      	movs	r2, #5
 8003686:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e0c5      	b.n	800381a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0e5      	beq.n	8003668 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0202 	bic.w	r2, r2, #2
 80036aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036ac:	f7ff fafe 	bl	8002cac <HAL_GetTick>
 80036b0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036b2:	e012      	b.n	80036da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036b4:	f7ff fafa 	bl	8002cac <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b0a      	cmp	r3, #10
 80036c0:	d90b      	bls.n	80036da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2205      	movs	r2, #5
 80036d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e09f      	b.n	800381a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e5      	bne.n	80036b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	7e1b      	ldrb	r3, [r3, #24]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d108      	bne.n	8003702 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	e007      	b.n	8003712 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003710:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	7e5b      	ldrb	r3, [r3, #25]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d108      	bne.n	800372c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	e007      	b.n	800373c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800373a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	7e9b      	ldrb	r3, [r3, #26]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d108      	bne.n	8003756 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0220 	orr.w	r2, r2, #32
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	e007      	b.n	8003766 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0220 	bic.w	r2, r2, #32
 8003764:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	7edb      	ldrb	r3, [r3, #27]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d108      	bne.n	8003780 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0210 	bic.w	r2, r2, #16
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	e007      	b.n	8003790 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0210 	orr.w	r2, r2, #16
 800378e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	7f1b      	ldrb	r3, [r3, #28]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d108      	bne.n	80037aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0208 	orr.w	r2, r2, #8
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	e007      	b.n	80037ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0208 	bic.w	r2, r2, #8
 80037b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	7f5b      	ldrb	r3, [r3, #29]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d108      	bne.n	80037d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 0204 	orr.w	r2, r2, #4
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	e007      	b.n	80037e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	431a      	orrs	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	ea42 0103 	orr.w	r1, r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	1e5a      	subs	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003822:	b480      	push	{r7}
 8003824:	b087      	sub	sp, #28
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003838:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800383a:	7cfb      	ldrb	r3, [r7, #19]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d003      	beq.n	8003848 <HAL_CAN_ConfigFilter+0x26>
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	2b02      	cmp	r3, #2
 8003844:	f040 80aa 	bne.w	800399c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800384e:	f043 0201 	orr.w	r2, r3, #1
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	f003 031f 	and.w	r3, r3, #31
 8003860:	2201      	movs	r2, #1
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	43db      	mvns	r3, r3
 8003872:	401a      	ands	r2, r3
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d123      	bne.n	80038ca <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	43db      	mvns	r3, r3
 800388c:	401a      	ands	r2, r3
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	3248      	adds	r2, #72	@ 0x48
 80038aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038c0:	6979      	ldr	r1, [r7, #20]
 80038c2:	3348      	adds	r3, #72	@ 0x48
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	440b      	add	r3, r1
 80038c8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d122      	bne.n	8003918 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	431a      	orrs	r2, r3
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80038f2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	3248      	adds	r2, #72	@ 0x48
 80038f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800390c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800390e:	6979      	ldr	r1, [r7, #20]
 8003910:	3348      	adds	r3, #72	@ 0x48
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	440b      	add	r3, r1
 8003916:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d109      	bne.n	8003934 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	43db      	mvns	r3, r3
 800392a:	401a      	ands	r2, r3
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003932:	e007      	b.n	8003944 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	431a      	orrs	r2, r3
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d109      	bne.n	8003960 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	43db      	mvns	r3, r3
 8003956:	401a      	ands	r2, r3
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800395e:	e007      	b.n	8003970 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	431a      	orrs	r2, r3
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d107      	bne.n	8003988 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	431a      	orrs	r2, r3
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800398e:	f023 0201 	bic.w	r2, r3, #1
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e006      	b.n	80039aa <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
  }
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d12e      	bne.n	8003a26 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039e0:	f7ff f964 	bl	8002cac <HAL_GetTick>
 80039e4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80039e6:	e012      	b.n	8003a0e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039e8:	f7ff f960 	bl	8002cac <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b0a      	cmp	r3, #10
 80039f4:	d90b      	bls.n	8003a0e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2205      	movs	r2, #5
 8003a06:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e012      	b.n	8003a34 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1e5      	bne.n	80039e8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e006      	b.n	8003a34 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
  }
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b089      	sub	sp, #36	@ 0x24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a50:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a5a:	7ffb      	ldrb	r3, [r7, #31]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d003      	beq.n	8003a68 <HAL_CAN_AddTxMessage+0x2c>
 8003a60:	7ffb      	ldrb	r3, [r7, #31]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	f040 80ad 	bne.w	8003bc2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10a      	bne.n	8003a88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d105      	bne.n	8003a88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 8095 	beq.w	8003bb2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	0e1b      	lsrs	r3, r3, #24
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003a92:	2201      	movs	r2, #1
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	409a      	lsls	r2, r3
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10d      	bne.n	8003ac0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003aae:	68f9      	ldr	r1, [r7, #12]
 8003ab0:	6809      	ldr	r1, [r1, #0]
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3318      	adds	r3, #24
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	440b      	add	r3, r1
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	e00f      	b.n	8003ae0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003aca:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ad0:	68f9      	ldr	r1, [r7, #12]
 8003ad2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003ad4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	3318      	adds	r3, #24
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	440b      	add	r3, r1
 8003ade:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6819      	ldr	r1, [r3, #0]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	3318      	adds	r3, #24
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	440b      	add	r3, r1
 8003af0:	3304      	adds	r3, #4
 8003af2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	7d1b      	ldrb	r3, [r3, #20]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d111      	bne.n	8003b20 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	3318      	adds	r3, #24
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	4413      	add	r3, r2
 8003b08:	3304      	adds	r3, #4
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	6811      	ldr	r1, [r2, #0]
 8003b10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3318      	adds	r3, #24
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	440b      	add	r3, r1
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3307      	adds	r3, #7
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	061a      	lsls	r2, r3, #24
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3306      	adds	r3, #6
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	041b      	lsls	r3, r3, #16
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3305      	adds	r3, #5
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	021b      	lsls	r3, r3, #8
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	3204      	adds	r2, #4
 8003b40:	7812      	ldrb	r2, [r2, #0]
 8003b42:	4610      	mov	r0, r2
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	6811      	ldr	r1, [r2, #0]
 8003b48:	ea43 0200 	orr.w	r2, r3, r0
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	440b      	add	r3, r1
 8003b52:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003b56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3303      	adds	r3, #3
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	061a      	lsls	r2, r3, #24
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3302      	adds	r3, #2
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	041b      	lsls	r3, r3, #16
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	4313      	orrs	r3, r2
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	7812      	ldrb	r2, [r2, #0]
 8003b78:	4610      	mov	r0, r2
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	6811      	ldr	r1, [r2, #0]
 8003b7e:	ea43 0200 	orr.w	r2, r3, r0
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	440b      	add	r3, r1
 8003b88:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003b8c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	3318      	adds	r3, #24
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	4413      	add	r3, r2
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	6811      	ldr	r1, [r2, #0]
 8003ba0:	f043 0201 	orr.w	r2, r3, #1
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	3318      	adds	r3, #24
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	440b      	add	r3, r1
 8003bac:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	e00e      	b.n	8003bd0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e006      	b.n	8003bd0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
  }
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3724      	adds	r7, #36	@ 0x24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bc80      	pop	{r7}
 8003bd8:	4770      	bx	lr

08003bda <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b087      	sub	sp, #28
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bee:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003bf0:	7dfb      	ldrb	r3, [r7, #23]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d003      	beq.n	8003bfe <HAL_CAN_GetRxMessage+0x24>
 8003bf6:	7dfb      	ldrb	r3, [r7, #23]
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	f040 8103 	bne.w	8003e04 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10e      	bne.n	8003c22 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	f003 0303 	and.w	r3, r3, #3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d116      	bne.n	8003c40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e0f7      	b.n	8003e12 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d107      	bne.n	8003c40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0e8      	b.n	8003e12 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	331b      	adds	r3, #27
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	4413      	add	r3, r2
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0204 	and.w	r2, r3, #4
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10c      	bne.n	8003c78 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	331b      	adds	r3, #27
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	4413      	add	r3, r2
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	0d5b      	lsrs	r3, r3, #21
 8003c6e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	e00b      	b.n	8003c90 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	331b      	adds	r3, #27
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	4413      	add	r3, r2
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	08db      	lsrs	r3, r3, #3
 8003c88:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	331b      	adds	r3, #27
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	4413      	add	r3, r2
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0202 	and.w	r2, r3, #2
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	331b      	adds	r3, #27
 8003cae:	011b      	lsls	r3, r3, #4
 8003cb0:	4413      	add	r3, r2
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d003      	beq.n	8003cc6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2208      	movs	r2, #8
 8003cc2:	611a      	str	r2, [r3, #16]
 8003cc4:	e00b      	b.n	8003cde <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	331b      	adds	r3, #27
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	4413      	add	r3, r2
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 020f 	and.w	r2, r3, #15
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	331b      	adds	r3, #27
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	4413      	add	r3, r2
 8003cea:	3304      	adds	r3, #4
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	0a1b      	lsrs	r3, r3, #8
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	331b      	adds	r3, #27
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	4413      	add	r3, r2
 8003d02:	3304      	adds	r3, #4
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	0c1b      	lsrs	r3, r3, #16
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	4413      	add	r3, r2
 8003d18:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	4413      	add	r3, r2
 8003d2e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	0a1a      	lsrs	r2, r3, #8
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	0c1a      	lsrs	r2, r3, #16
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	3302      	adds	r3, #2
 8003d54:	b2d2      	uxtb	r2, r2
 8003d56:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	0e1a      	lsrs	r2, r3, #24
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	3303      	adds	r3, #3
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	4413      	add	r3, r2
 8003d7c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	3304      	adds	r3, #4
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	0a1a      	lsrs	r2, r3, #8
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	3305      	adds	r3, #5
 8003da0:	b2d2      	uxtb	r2, r2
 8003da2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	0c1a      	lsrs	r2, r3, #16
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	3306      	adds	r3, #6
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	0e1a      	lsrs	r2, r3, #24
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	3307      	adds	r3, #7
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d108      	bne.n	8003df0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0220 	orr.w	r2, r2, #32
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	e007      	b.n	8003e00 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0220 	orr.w	r2, r2, #32
 8003dfe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	e006      	b.n	8003e12 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
  }
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	371c      	adds	r7, #28
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e2c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d002      	beq.n	8003e3a <HAL_CAN_ActivateNotification+0x1e>
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d109      	bne.n	8003e4e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6959      	ldr	r1, [r3, #20]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e006      	b.n	8003e5c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
  }
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr

08003e66 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b08a      	sub	sp, #40	@ 0x28
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d07c      	beq.n	8003fa6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d023      	beq.n	8003efe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f983 	bl	80041d4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003ece:	e016      	b.n	8003efe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	f003 0304 	and.w	r3, r3, #4
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d004      	beq.n	8003ee4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ee2:	e00c      	b.n	8003efe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d004      	beq.n	8003ef8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ef4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef6:	e002      	b.n	8003efe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f986 	bl	800420a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d024      	beq.n	8003f52 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f10:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f962 	bl	80041e6 <HAL_CAN_TxMailbox1CompleteCallback>
 8003f22:	e016      	b.n	8003f52 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d004      	beq.n	8003f38 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f36:	e00c      	b.n	8003f52 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d004      	beq.n	8003f4c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f4a:	e002      	b.n	8003f52 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f965 	bl	800421c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d024      	beq.n	8003fa6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003f64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f941 	bl	80041f8 <HAL_CAN_TxMailbox2CompleteCallback>
 8003f76:	e016      	b.n	8003fa6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d004      	beq.n	8003f8c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f8a:	e00c      	b.n	8003fa6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d004      	beq.n	8003fa0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f9e:	e002      	b.n	8003fa6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f944 	bl	800422e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003fa6:	6a3b      	ldr	r3, [r7, #32]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00c      	beq.n	8003fca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f003 0310 	and.w	r3, r3, #16
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d007      	beq.n	8003fca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fc0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2210      	movs	r2, #16
 8003fc8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00b      	beq.n	8003fec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f003 0308 	and.w	r3, r3, #8
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d006      	beq.n	8003fec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f92a 	bl	8004240 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7fd fe15 	bl	8001c34 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00c      	beq.n	800402e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f003 0310 	and.w	r3, r3, #16
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004024:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2210      	movs	r2, #16
 800402c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	f003 0320 	and.w	r3, r3, #32
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00b      	beq.n	8004050 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f003 0308 	and.w	r3, r3, #8
 800403e:	2b00      	cmp	r3, #0
 8004040:	d006      	beq.n	8004050 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2208      	movs	r2, #8
 8004048:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f90a 	bl	8004264 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f003 0303 	and.w	r3, r3, #3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f8f2 	bl	8004252 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00b      	beq.n	8004090 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	f003 0310 	and.w	r3, r3, #16
 800407e:	2b00      	cmp	r3, #0
 8004080:	d006      	beq.n	8004090 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2210      	movs	r2, #16
 8004088:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f8f3 	bl	8004276 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	f003 0308 	and.w	r3, r3, #8
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d006      	beq.n	80040b2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2208      	movs	r2, #8
 80040aa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f8eb 	bl	8004288 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d07b      	beq.n	80041b4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d072      	beq.n	80041ac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d008      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	f043 0301 	orr.w	r3, r3, #1
 80040e0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d008      	beq.n	80040fe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80040f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f8:	f043 0302 	orr.w	r3, r3, #2
 80040fc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	f043 0304 	orr.w	r3, r3, #4
 8004118:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004120:	2b00      	cmp	r3, #0
 8004122:	d043      	beq.n	80041ac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800412a:	2b00      	cmp	r3, #0
 800412c:	d03e      	beq.n	80041ac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004134:	2b60      	cmp	r3, #96	@ 0x60
 8004136:	d02b      	beq.n	8004190 <HAL_CAN_IRQHandler+0x32a>
 8004138:	2b60      	cmp	r3, #96	@ 0x60
 800413a:	d82e      	bhi.n	800419a <HAL_CAN_IRQHandler+0x334>
 800413c:	2b50      	cmp	r3, #80	@ 0x50
 800413e:	d022      	beq.n	8004186 <HAL_CAN_IRQHandler+0x320>
 8004140:	2b50      	cmp	r3, #80	@ 0x50
 8004142:	d82a      	bhi.n	800419a <HAL_CAN_IRQHandler+0x334>
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d019      	beq.n	800417c <HAL_CAN_IRQHandler+0x316>
 8004148:	2b40      	cmp	r3, #64	@ 0x40
 800414a:	d826      	bhi.n	800419a <HAL_CAN_IRQHandler+0x334>
 800414c:	2b30      	cmp	r3, #48	@ 0x30
 800414e:	d010      	beq.n	8004172 <HAL_CAN_IRQHandler+0x30c>
 8004150:	2b30      	cmp	r3, #48	@ 0x30
 8004152:	d822      	bhi.n	800419a <HAL_CAN_IRQHandler+0x334>
 8004154:	2b10      	cmp	r3, #16
 8004156:	d002      	beq.n	800415e <HAL_CAN_IRQHandler+0x2f8>
 8004158:	2b20      	cmp	r3, #32
 800415a:	d005      	beq.n	8004168 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800415c:	e01d      	b.n	800419a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	f043 0308 	orr.w	r3, r3, #8
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004166:	e019      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416a:	f043 0310 	orr.w	r3, r3, #16
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004170:	e014      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	f043 0320 	orr.w	r3, r3, #32
 8004178:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800417a:	e00f      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004184:	e00a      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800418c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800418e:	e005      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004198:	e000      	b.n	800419c <HAL_CAN_IRQHandler+0x336>
            break;
 800419a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699a      	ldr	r2, [r3, #24]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80041aa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2204      	movs	r2, #4
 80041b2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80041b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d008      	beq.n	80041cc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	431a      	orrs	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f867 	bl	800429a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80041cc:	bf00      	nop
 80041ce:	3728      	adds	r7, #40	@ 0x28
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr

080041e6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bc80      	pop	{r7}
 80041f6:	4770      	bx	lr

080041f8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr

0800422e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr

08004240 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr

08004252 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr

08004264 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr

08004276 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004276:	b480      	push	{r7}
 8004278:	b083      	sub	sp, #12
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800427e:	bf00      	nop
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	bc80      	pop	{r7}
 8004286:	4770      	bx	lr

08004288 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	bc80      	pop	{r7}
 8004298:	4770      	bx	lr

0800429a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800429a:	b480      	push	{r7}
 800429c:	b083      	sub	sp, #12
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80042a2:	bf00      	nop
 80042a4:	370c      	adds	r7, #12
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr

080042ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042bc:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <__NVIC_SetPriorityGrouping+0x44>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042c8:	4013      	ands	r3, r2
 80042ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042de:	4a04      	ldr	r2, [pc, #16]	@ (80042f0 <__NVIC_SetPriorityGrouping+0x44>)
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	60d3      	str	r3, [r2, #12]
}
 80042e4:	bf00      	nop
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	e000ed00 	.word	0xe000ed00

080042f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042f8:	4b04      	ldr	r3, [pc, #16]	@ (800430c <__NVIC_GetPriorityGrouping+0x18>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	0a1b      	lsrs	r3, r3, #8
 80042fe:	f003 0307 	and.w	r3, r3, #7
}
 8004302:	4618      	mov	r0, r3
 8004304:	46bd      	mov	sp, r7
 8004306:	bc80      	pop	{r7}
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	e000ed00 	.word	0xe000ed00

08004310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800431a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431e:	2b00      	cmp	r3, #0
 8004320:	db0b      	blt.n	800433a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	f003 021f 	and.w	r2, r3, #31
 8004328:	4906      	ldr	r1, [pc, #24]	@ (8004344 <__NVIC_EnableIRQ+0x34>)
 800432a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432e:	095b      	lsrs	r3, r3, #5
 8004330:	2001      	movs	r0, #1
 8004332:	fa00 f202 	lsl.w	r2, r0, r2
 8004336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr
 8004344:	e000e100 	.word	0xe000e100

08004348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	6039      	str	r1, [r7, #0]
 8004352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004358:	2b00      	cmp	r3, #0
 800435a:	db0a      	blt.n	8004372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	b2da      	uxtb	r2, r3
 8004360:	490c      	ldr	r1, [pc, #48]	@ (8004394 <__NVIC_SetPriority+0x4c>)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	0112      	lsls	r2, r2, #4
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	440b      	add	r3, r1
 800436c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004370:	e00a      	b.n	8004388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	b2da      	uxtb	r2, r3
 8004376:	4908      	ldr	r1, [pc, #32]	@ (8004398 <__NVIC_SetPriority+0x50>)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	3b04      	subs	r3, #4
 8004380:	0112      	lsls	r2, r2, #4
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	440b      	add	r3, r1
 8004386:	761a      	strb	r2, [r3, #24]
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	bc80      	pop	{r7}
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	e000e100 	.word	0xe000e100
 8004398:	e000ed00 	.word	0xe000ed00

0800439c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800439c:	b480      	push	{r7}
 800439e:	b089      	sub	sp, #36	@ 0x24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	f1c3 0307 	rsb	r3, r3, #7
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	bf28      	it	cs
 80043ba:	2304      	movcs	r3, #4
 80043bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3304      	adds	r3, #4
 80043c2:	2b06      	cmp	r3, #6
 80043c4:	d902      	bls.n	80043cc <NVIC_EncodePriority+0x30>
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3b03      	subs	r3, #3
 80043ca:	e000      	b.n	80043ce <NVIC_EncodePriority+0x32>
 80043cc:	2300      	movs	r3, #0
 80043ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d0:	f04f 32ff 	mov.w	r2, #4294967295
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	43da      	mvns	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	401a      	ands	r2, r3
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043e4:	f04f 31ff 	mov.w	r1, #4294967295
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	fa01 f303 	lsl.w	r3, r1, r3
 80043ee:	43d9      	mvns	r1, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f4:	4313      	orrs	r3, r2
         );
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3724      	adds	r7, #36	@ 0x24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3b01      	subs	r3, #1
 800440c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004410:	d301      	bcc.n	8004416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004412:	2301      	movs	r3, #1
 8004414:	e00f      	b.n	8004436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004416:	4a0a      	ldr	r2, [pc, #40]	@ (8004440 <SysTick_Config+0x40>)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3b01      	subs	r3, #1
 800441c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800441e:	210f      	movs	r1, #15
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	f7ff ff90 	bl	8004348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004428:	4b05      	ldr	r3, [pc, #20]	@ (8004440 <SysTick_Config+0x40>)
 800442a:	2200      	movs	r2, #0
 800442c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800442e:	4b04      	ldr	r3, [pc, #16]	@ (8004440 <SysTick_Config+0x40>)
 8004430:	2207      	movs	r2, #7
 8004432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	e000e010 	.word	0xe000e010

08004444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7ff ff2d 	bl	80042ac <__NVIC_SetPriorityGrouping>
}
 8004452:	bf00      	nop
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800445a:	b580      	push	{r7, lr}
 800445c:	b086      	sub	sp, #24
 800445e:	af00      	add	r7, sp, #0
 8004460:	4603      	mov	r3, r0
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	607a      	str	r2, [r7, #4]
 8004466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004468:	2300      	movs	r3, #0
 800446a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800446c:	f7ff ff42 	bl	80042f4 <__NVIC_GetPriorityGrouping>
 8004470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	68b9      	ldr	r1, [r7, #8]
 8004476:	6978      	ldr	r0, [r7, #20]
 8004478:	f7ff ff90 	bl	800439c <NVIC_EncodePriority>
 800447c:	4602      	mov	r2, r0
 800447e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004482:	4611      	mov	r1, r2
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff ff5f 	bl	8004348 <__NVIC_SetPriority>
}
 800448a:	bf00      	nop
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b082      	sub	sp, #8
 8004496:	af00      	add	r7, sp, #0
 8004498:	4603      	mov	r3, r0
 800449a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800449c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff ff35 	bl	8004310 <__NVIC_EnableIRQ>
}
 80044a6:	bf00      	nop
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b082      	sub	sp, #8
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff ffa2 	bl	8004400 <SysTick_Config>
 80044bc:	4603      	mov	r3, r0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
	...

080044c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044d0:	2300      	movs	r3, #0
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e043      	b.n	8004566 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	461a      	mov	r2, r3
 80044e4:	4b22      	ldr	r3, [pc, #136]	@ (8004570 <HAL_DMA_Init+0xa8>)
 80044e6:	4413      	add	r3, r2
 80044e8:	4a22      	ldr	r2, [pc, #136]	@ (8004574 <HAL_DMA_Init+0xac>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	091b      	lsrs	r3, r3, #4
 80044f0:	009a      	lsls	r2, r3, #2
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004578 <HAL_DMA_Init+0xb0>)
 80044fa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004512:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004516:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004520:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800452c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004538:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr
 8004570:	bffdfff8 	.word	0xbffdfff8
 8004574:	cccccccd 	.word	0xcccccccd
 8004578:	40020000 	.word	0x40020000

0800457c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
 8004588:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_DMA_Start_IT+0x20>
 8004598:	2302      	movs	r3, #2
 800459a:	e04b      	b.n	8004634 <HAL_DMA_Start_IT+0xb8>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d13a      	bne.n	8004626 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0201 	bic.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	68b9      	ldr	r1, [r7, #8]
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f937 	bl	8004848 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d008      	beq.n	80045f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 020e 	orr.w	r2, r2, #14
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	e00f      	b.n	8004614 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0204 	bic.w	r2, r2, #4
 8004602:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 020a 	orr.w	r2, r2, #10
 8004612:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	e005      	b.n	8004632 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800462e:	2302      	movs	r3, #2
 8004630:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004632:	7dfb      	ldrb	r3, [r7, #23]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	2204      	movs	r2, #4
 800465a:	409a      	lsls	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d04f      	beq.n	8004704 <HAL_DMA_IRQHandler+0xc8>
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 0304 	and.w	r3, r3, #4
 800466a:	2b00      	cmp	r3, #0
 800466c:	d04a      	beq.n	8004704 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d107      	bne.n	800468c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0204 	bic.w	r2, r2, #4
 800468a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a66      	ldr	r2, [pc, #408]	@ (800482c <HAL_DMA_IRQHandler+0x1f0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d029      	beq.n	80046ea <HAL_DMA_IRQHandler+0xae>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a65      	ldr	r2, [pc, #404]	@ (8004830 <HAL_DMA_IRQHandler+0x1f4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d022      	beq.n	80046e6 <HAL_DMA_IRQHandler+0xaa>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a63      	ldr	r2, [pc, #396]	@ (8004834 <HAL_DMA_IRQHandler+0x1f8>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d01a      	beq.n	80046e0 <HAL_DMA_IRQHandler+0xa4>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a62      	ldr	r2, [pc, #392]	@ (8004838 <HAL_DMA_IRQHandler+0x1fc>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d012      	beq.n	80046da <HAL_DMA_IRQHandler+0x9e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a60      	ldr	r2, [pc, #384]	@ (800483c <HAL_DMA_IRQHandler+0x200>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00a      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x98>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a5f      	ldr	r2, [pc, #380]	@ (8004840 <HAL_DMA_IRQHandler+0x204>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d102      	bne.n	80046ce <HAL_DMA_IRQHandler+0x92>
 80046c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80046cc:	e00e      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046ce:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80046d2:	e00b      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046d4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80046d8:	e008      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046da:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80046de:	e005      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046e4:	e002      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046e6:	2340      	movs	r3, #64	@ 0x40
 80046e8:	e000      	b.n	80046ec <HAL_DMA_IRQHandler+0xb0>
 80046ea:	2304      	movs	r3, #4
 80046ec:	4a55      	ldr	r2, [pc, #340]	@ (8004844 <HAL_DMA_IRQHandler+0x208>)
 80046ee:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 8094 	beq.w	8004822 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004702:	e08e      	b.n	8004822 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	2202      	movs	r2, #2
 800470a:	409a      	lsls	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d056      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x186>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d051      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0320 	and.w	r3, r3, #32
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10b      	bne.n	8004744 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 020a 	bic.w	r2, r2, #10
 800473a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a38      	ldr	r2, [pc, #224]	@ (800482c <HAL_DMA_IRQHandler+0x1f0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d029      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x166>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a37      	ldr	r2, [pc, #220]	@ (8004830 <HAL_DMA_IRQHandler+0x1f4>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d022      	beq.n	800479e <HAL_DMA_IRQHandler+0x162>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a35      	ldr	r2, [pc, #212]	@ (8004834 <HAL_DMA_IRQHandler+0x1f8>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d01a      	beq.n	8004798 <HAL_DMA_IRQHandler+0x15c>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a34      	ldr	r2, [pc, #208]	@ (8004838 <HAL_DMA_IRQHandler+0x1fc>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d012      	beq.n	8004792 <HAL_DMA_IRQHandler+0x156>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a32      	ldr	r2, [pc, #200]	@ (800483c <HAL_DMA_IRQHandler+0x200>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d00a      	beq.n	800478c <HAL_DMA_IRQHandler+0x150>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a31      	ldr	r2, [pc, #196]	@ (8004840 <HAL_DMA_IRQHandler+0x204>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d102      	bne.n	8004786 <HAL_DMA_IRQHandler+0x14a>
 8004780:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004784:	e00e      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 8004786:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800478a:	e00b      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 800478c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004790:	e008      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 8004792:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004796:	e005      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 8004798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800479c:	e002      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 800479e:	2320      	movs	r3, #32
 80047a0:	e000      	b.n	80047a4 <HAL_DMA_IRQHandler+0x168>
 80047a2:	2302      	movs	r3, #2
 80047a4:	4a27      	ldr	r2, [pc, #156]	@ (8004844 <HAL_DMA_IRQHandler+0x208>)
 80047a6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d034      	beq.n	8004822 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80047c0:	e02f      	b.n	8004822 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c6:	2208      	movs	r2, #8
 80047c8:	409a      	lsls	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4013      	ands	r3, r2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d028      	beq.n	8004824 <HAL_DMA_IRQHandler+0x1e8>
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d023      	beq.n	8004824 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 020e 	bic.w	r2, r2, #14
 80047ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f4:	2101      	movs	r1, #1
 80047f6:	fa01 f202 	lsl.w	r2, r1, r2
 80047fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	2b00      	cmp	r3, #0
 8004818:	d004      	beq.n	8004824 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	4798      	blx	r3
    }
  }
  return;
 8004822:	bf00      	nop
 8004824:	bf00      	nop
}
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40020008 	.word	0x40020008
 8004830:	4002001c 	.word	0x4002001c
 8004834:	40020030 	.word	0x40020030
 8004838:	40020044 	.word	0x40020044
 800483c:	40020058 	.word	0x40020058
 8004840:	4002006c 	.word	0x4002006c
 8004844:	40020000 	.word	0x40020000

08004848 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800485e:	2101      	movs	r1, #1
 8004860:	fa01 f202 	lsl.w	r2, r1, r2
 8004864:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b10      	cmp	r3, #16
 8004874:	d108      	bne.n	8004888 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004886:	e007      	b.n	8004898 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	60da      	str	r2, [r3, #12]
}
 8004898:	bf00      	nop
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr
	...

080048a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b08b      	sub	sp, #44	@ 0x2c
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048ae:	2300      	movs	r3, #0
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80048b2:	2300      	movs	r3, #0
 80048b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048b6:	e169      	b.n	8004b8c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80048b8:	2201      	movs	r2, #1
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	fa02 f303 	lsl.w	r3, r2, r3
 80048c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	4013      	ands	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	f040 8158 	bne.w	8004b86 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	4a9a      	ldr	r2, [pc, #616]	@ (8004b44 <HAL_GPIO_Init+0x2a0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d05e      	beq.n	800499e <HAL_GPIO_Init+0xfa>
 80048e0:	4a98      	ldr	r2, [pc, #608]	@ (8004b44 <HAL_GPIO_Init+0x2a0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d875      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 80048e6:	4a98      	ldr	r2, [pc, #608]	@ (8004b48 <HAL_GPIO_Init+0x2a4>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d058      	beq.n	800499e <HAL_GPIO_Init+0xfa>
 80048ec:	4a96      	ldr	r2, [pc, #600]	@ (8004b48 <HAL_GPIO_Init+0x2a4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d86f      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 80048f2:	4a96      	ldr	r2, [pc, #600]	@ (8004b4c <HAL_GPIO_Init+0x2a8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d052      	beq.n	800499e <HAL_GPIO_Init+0xfa>
 80048f8:	4a94      	ldr	r2, [pc, #592]	@ (8004b4c <HAL_GPIO_Init+0x2a8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d869      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 80048fe:	4a94      	ldr	r2, [pc, #592]	@ (8004b50 <HAL_GPIO_Init+0x2ac>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d04c      	beq.n	800499e <HAL_GPIO_Init+0xfa>
 8004904:	4a92      	ldr	r2, [pc, #584]	@ (8004b50 <HAL_GPIO_Init+0x2ac>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d863      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 800490a:	4a92      	ldr	r2, [pc, #584]	@ (8004b54 <HAL_GPIO_Init+0x2b0>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d046      	beq.n	800499e <HAL_GPIO_Init+0xfa>
 8004910:	4a90      	ldr	r2, [pc, #576]	@ (8004b54 <HAL_GPIO_Init+0x2b0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d85d      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 8004916:	2b12      	cmp	r3, #18
 8004918:	d82a      	bhi.n	8004970 <HAL_GPIO_Init+0xcc>
 800491a:	2b12      	cmp	r3, #18
 800491c:	d859      	bhi.n	80049d2 <HAL_GPIO_Init+0x12e>
 800491e:	a201      	add	r2, pc, #4	@ (adr r2, 8004924 <HAL_GPIO_Init+0x80>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	0800499f 	.word	0x0800499f
 8004928:	08004979 	.word	0x08004979
 800492c:	0800498b 	.word	0x0800498b
 8004930:	080049cd 	.word	0x080049cd
 8004934:	080049d3 	.word	0x080049d3
 8004938:	080049d3 	.word	0x080049d3
 800493c:	080049d3 	.word	0x080049d3
 8004940:	080049d3 	.word	0x080049d3
 8004944:	080049d3 	.word	0x080049d3
 8004948:	080049d3 	.word	0x080049d3
 800494c:	080049d3 	.word	0x080049d3
 8004950:	080049d3 	.word	0x080049d3
 8004954:	080049d3 	.word	0x080049d3
 8004958:	080049d3 	.word	0x080049d3
 800495c:	080049d3 	.word	0x080049d3
 8004960:	080049d3 	.word	0x080049d3
 8004964:	080049d3 	.word	0x080049d3
 8004968:	08004981 	.word	0x08004981
 800496c:	08004995 	.word	0x08004995
 8004970:	4a79      	ldr	r2, [pc, #484]	@ (8004b58 <HAL_GPIO_Init+0x2b4>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004976:	e02c      	b.n	80049d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	623b      	str	r3, [r7, #32]
          break;
 800497e:	e029      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	3304      	adds	r3, #4
 8004986:	623b      	str	r3, [r7, #32]
          break;
 8004988:	e024      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	3308      	adds	r3, #8
 8004990:	623b      	str	r3, [r7, #32]
          break;
 8004992:	e01f      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	330c      	adds	r3, #12
 800499a:	623b      	str	r3, [r7, #32]
          break;
 800499c:	e01a      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d102      	bne.n	80049ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80049a6:	2304      	movs	r3, #4
 80049a8:	623b      	str	r3, [r7, #32]
          break;
 80049aa:	e013      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d105      	bne.n	80049c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049b4:	2308      	movs	r3, #8
 80049b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69fa      	ldr	r2, [r7, #28]
 80049bc:	611a      	str	r2, [r3, #16]
          break;
 80049be:	e009      	b.n	80049d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049c0:	2308      	movs	r3, #8
 80049c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	69fa      	ldr	r2, [r7, #28]
 80049c8:	615a      	str	r2, [r3, #20]
          break;
 80049ca:	e003      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80049cc:	2300      	movs	r3, #0
 80049ce:	623b      	str	r3, [r7, #32]
          break;
 80049d0:	e000      	b.n	80049d4 <HAL_GPIO_Init+0x130>
          break;
 80049d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	2bff      	cmp	r3, #255	@ 0xff
 80049d8:	d801      	bhi.n	80049de <HAL_GPIO_Init+0x13a>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	e001      	b.n	80049e2 <HAL_GPIO_Init+0x13e>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3304      	adds	r3, #4
 80049e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	2bff      	cmp	r3, #255	@ 0xff
 80049e8:	d802      	bhi.n	80049f0 <HAL_GPIO_Init+0x14c>
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	e002      	b.n	80049f6 <HAL_GPIO_Init+0x152>
 80049f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f2:	3b08      	subs	r3, #8
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	210f      	movs	r1, #15
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	fa01 f303 	lsl.w	r3, r1, r3
 8004a04:	43db      	mvns	r3, r3
 8004a06:	401a      	ands	r2, r3
 8004a08:	6a39      	ldr	r1, [r7, #32]
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a10:	431a      	orrs	r2, r3
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 80b1 	beq.w	8004b86 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a24:	4b4d      	ldr	r3, [pc, #308]	@ (8004b5c <HAL_GPIO_Init+0x2b8>)
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	4a4c      	ldr	r2, [pc, #304]	@ (8004b5c <HAL_GPIO_Init+0x2b8>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	6193      	str	r3, [r2, #24]
 8004a30:	4b4a      	ldr	r3, [pc, #296]	@ (8004b5c <HAL_GPIO_Init+0x2b8>)
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a3c:	4a48      	ldr	r2, [pc, #288]	@ (8004b60 <HAL_GPIO_Init+0x2bc>)
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	089b      	lsrs	r3, r3, #2
 8004a42:	3302      	adds	r3, #2
 8004a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4c:	f003 0303 	and.w	r3, r3, #3
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	220f      	movs	r2, #15
 8004a54:	fa02 f303 	lsl.w	r3, r2, r3
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a40      	ldr	r2, [pc, #256]	@ (8004b64 <HAL_GPIO_Init+0x2c0>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d013      	beq.n	8004a90 <HAL_GPIO_Init+0x1ec>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b68 <HAL_GPIO_Init+0x2c4>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d00d      	beq.n	8004a8c <HAL_GPIO_Init+0x1e8>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3e      	ldr	r2, [pc, #248]	@ (8004b6c <HAL_GPIO_Init+0x2c8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d007      	beq.n	8004a88 <HAL_GPIO_Init+0x1e4>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b70 <HAL_GPIO_Init+0x2cc>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d101      	bne.n	8004a84 <HAL_GPIO_Init+0x1e0>
 8004a80:	2303      	movs	r3, #3
 8004a82:	e006      	b.n	8004a92 <HAL_GPIO_Init+0x1ee>
 8004a84:	2304      	movs	r3, #4
 8004a86:	e004      	b.n	8004a92 <HAL_GPIO_Init+0x1ee>
 8004a88:	2302      	movs	r3, #2
 8004a8a:	e002      	b.n	8004a92 <HAL_GPIO_Init+0x1ee>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <HAL_GPIO_Init+0x1ee>
 8004a90:	2300      	movs	r3, #0
 8004a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a94:	f002 0203 	and.w	r2, r2, #3
 8004a98:	0092      	lsls	r2, r2, #2
 8004a9a:	4093      	lsls	r3, r2
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004aa2:	492f      	ldr	r1, [pc, #188]	@ (8004b60 <HAL_GPIO_Init+0x2bc>)
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa6:	089b      	lsrs	r3, r3, #2
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d006      	beq.n	8004aca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004abc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	492c      	ldr	r1, [pc, #176]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	608b      	str	r3, [r1, #8]
 8004ac8:	e006      	b.n	8004ad8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004aca:	4b2a      	ldr	r3, [pc, #168]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	4928      	ldr	r1, [pc, #160]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d006      	beq.n	8004af2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ae4:	4b23      	ldr	r3, [pc, #140]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004ae6:	68da      	ldr	r2, [r3, #12]
 8004ae8:	4922      	ldr	r1, [pc, #136]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60cb      	str	r3, [r1, #12]
 8004af0:	e006      	b.n	8004b00 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004af2:	4b20      	ldr	r3, [pc, #128]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	43db      	mvns	r3, r3
 8004afa:	491e      	ldr	r1, [pc, #120]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d006      	beq.n	8004b1a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b0c:	4b19      	ldr	r3, [pc, #100]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	4918      	ldr	r1, [pc, #96]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	604b      	str	r3, [r1, #4]
 8004b18:	e006      	b.n	8004b28 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b1a:	4b16      	ldr	r3, [pc, #88]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	43db      	mvns	r3, r3
 8004b22:	4914      	ldr	r1, [pc, #80]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d021      	beq.n	8004b78 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b34:	4b0f      	ldr	r3, [pc, #60]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	490e      	ldr	r1, [pc, #56]	@ (8004b74 <HAL_GPIO_Init+0x2d0>)
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	600b      	str	r3, [r1, #0]
 8004b40:	e021      	b.n	8004b86 <HAL_GPIO_Init+0x2e2>
 8004b42:	bf00      	nop
 8004b44:	10320000 	.word	0x10320000
 8004b48:	10310000 	.word	0x10310000
 8004b4c:	10220000 	.word	0x10220000
 8004b50:	10210000 	.word	0x10210000
 8004b54:	10120000 	.word	0x10120000
 8004b58:	10110000 	.word	0x10110000
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	40010000 	.word	0x40010000
 8004b64:	40010800 	.word	0x40010800
 8004b68:	40010c00 	.word	0x40010c00
 8004b6c:	40011000 	.word	0x40011000
 8004b70:	40011400 	.word	0x40011400
 8004b74:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba8 <HAL_GPIO_Init+0x304>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	43db      	mvns	r3, r3
 8004b80:	4909      	ldr	r1, [pc, #36]	@ (8004ba8 <HAL_GPIO_Init+0x304>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	3301      	adds	r3, #1
 8004b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b92:	fa22 f303 	lsr.w	r3, r2, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f47f ae8e 	bne.w	80048b8 <HAL_GPIO_Init+0x14>
  }
}
 8004b9c:	bf00      	nop
 8004b9e:	bf00      	nop
 8004ba0:	372c      	adds	r7, #44	@ 0x2c
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr
 8004ba8:	40010400 	.word	0x40010400

08004bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	807b      	strh	r3, [r7, #2]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bbc:	787b      	ldrb	r3, [r7, #1]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bc2:	887a      	ldrh	r2, [r7, #2]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004bc8:	e003      	b.n	8004bd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004bca:	887b      	ldrh	r3, [r7, #2]
 8004bcc:	041a      	lsls	r2, r3, #16
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	611a      	str	r2, [r3, #16]
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr

08004bdc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	460b      	mov	r3, r1
 8004be6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bee:	887a      	ldrh	r2, [r7, #2]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	041a      	lsls	r2, r3, #16
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	43d9      	mvns	r1, r3
 8004bfa:	887b      	ldrh	r3, [r7, #2]
 8004bfc:	400b      	ands	r3, r1
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	611a      	str	r2, [r3, #16]
}
 8004c04:	bf00      	nop
 8004c06:	3714      	adds	r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr
	...

08004c10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	4603      	mov	r3, r0
 8004c18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004c1a:	4b08      	ldr	r3, [pc, #32]	@ (8004c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c1c:	695a      	ldr	r2, [r3, #20]
 8004c1e:	88fb      	ldrh	r3, [r7, #6]
 8004c20:	4013      	ands	r3, r2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d006      	beq.n	8004c34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c26:	4a05      	ldr	r2, [pc, #20]	@ (8004c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c28:	88fb      	ldrh	r3, [r7, #6]
 8004c2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c2c:	88fb      	ldrh	r3, [r7, #6]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f000 f806 	bl	8004c40 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40010400 	.word	0x40010400

08004c40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	4603      	mov	r3, r0
 8004c48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr

08004c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e12b      	b.n	8004ebe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d106      	bne.n	8004c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7fd fd88 	bl	8002790 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2224      	movs	r2, #36	@ 0x24
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0201 	bic.w	r2, r2, #1
 8004c96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ca6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cb8:	f001 fbfc 	bl	80064b4 <HAL_RCC_GetPCLK1Freq>
 8004cbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	4a81      	ldr	r2, [pc, #516]	@ (8004ec8 <HAL_I2C_Init+0x274>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d807      	bhi.n	8004cd8 <HAL_I2C_Init+0x84>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4a80      	ldr	r2, [pc, #512]	@ (8004ecc <HAL_I2C_Init+0x278>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	bf94      	ite	ls
 8004cd0:	2301      	movls	r3, #1
 8004cd2:	2300      	movhi	r3, #0
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	e006      	b.n	8004ce6 <HAL_I2C_Init+0x92>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4a7d      	ldr	r2, [pc, #500]	@ (8004ed0 <HAL_I2C_Init+0x27c>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	bf94      	ite	ls
 8004ce0:	2301      	movls	r3, #1
 8004ce2:	2300      	movhi	r3, #0
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e0e7      	b.n	8004ebe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	4a78      	ldr	r2, [pc, #480]	@ (8004ed4 <HAL_I2C_Init+0x280>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	0c9b      	lsrs	r3, r3, #18
 8004cf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	4a6a      	ldr	r2, [pc, #424]	@ (8004ec8 <HAL_I2C_Init+0x274>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d802      	bhi.n	8004d28 <HAL_I2C_Init+0xd4>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	3301      	adds	r3, #1
 8004d26:	e009      	b.n	8004d3c <HAL_I2C_Init+0xe8>
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d2e:	fb02 f303 	mul.w	r3, r2, r3
 8004d32:	4a69      	ldr	r2, [pc, #420]	@ (8004ed8 <HAL_I2C_Init+0x284>)
 8004d34:	fba2 2303 	umull	r2, r3, r2, r3
 8004d38:	099b      	lsrs	r3, r3, #6
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	495c      	ldr	r1, [pc, #368]	@ (8004ec8 <HAL_I2C_Init+0x274>)
 8004d58:	428b      	cmp	r3, r1
 8004d5a:	d819      	bhi.n	8004d90 <HAL_I2C_Init+0x13c>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	1e59      	subs	r1, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d6a:	1c59      	adds	r1, r3, #1
 8004d6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d70:	400b      	ands	r3, r1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_I2C_Init+0x138>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1e59      	subs	r1, r3, #1
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d84:	3301      	adds	r3, #1
 8004d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d8a:	e051      	b.n	8004e30 <HAL_I2C_Init+0x1dc>
 8004d8c:	2304      	movs	r3, #4
 8004d8e:	e04f      	b.n	8004e30 <HAL_I2C_Init+0x1dc>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d111      	bne.n	8004dbc <HAL_I2C_Init+0x168>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	1e58      	subs	r0, r3, #1
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6859      	ldr	r1, [r3, #4]
 8004da0:	460b      	mov	r3, r1
 8004da2:	005b      	lsls	r3, r3, #1
 8004da4:	440b      	add	r3, r1
 8004da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004daa:	3301      	adds	r3, #1
 8004dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	bf0c      	ite	eq
 8004db4:	2301      	moveq	r3, #1
 8004db6:	2300      	movne	r3, #0
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	e012      	b.n	8004de2 <HAL_I2C_Init+0x18e>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	1e58      	subs	r0, r3, #1
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6859      	ldr	r1, [r3, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	440b      	add	r3, r1
 8004dca:	0099      	lsls	r1, r3, #2
 8004dcc:	440b      	add	r3, r1
 8004dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	bf0c      	ite	eq
 8004ddc:	2301      	moveq	r3, #1
 8004dde:	2300      	movne	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <HAL_I2C_Init+0x196>
 8004de6:	2301      	movs	r3, #1
 8004de8:	e022      	b.n	8004e30 <HAL_I2C_Init+0x1dc>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10e      	bne.n	8004e10 <HAL_I2C_Init+0x1bc>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1e58      	subs	r0, r3, #1
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6859      	ldr	r1, [r3, #4]
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	440b      	add	r3, r1
 8004e00:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e04:	3301      	adds	r3, #1
 8004e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e0e:	e00f      	b.n	8004e30 <HAL_I2C_Init+0x1dc>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	1e58      	subs	r0, r3, #1
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6859      	ldr	r1, [r3, #4]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	0099      	lsls	r1, r3, #2
 8004e20:	440b      	add	r3, r1
 8004e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e26:	3301      	adds	r3, #1
 8004e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e30:	6879      	ldr	r1, [r7, #4]
 8004e32:	6809      	ldr	r1, [r1, #0]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6911      	ldr	r1, [r2, #16]
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	68d2      	ldr	r2, [r2, #12]
 8004e6a:	4311      	orrs	r1, r2
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6812      	ldr	r2, [r2, #0]
 8004e70:	430b      	orrs	r3, r1
 8004e72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	695a      	ldr	r2, [r3, #20]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	000186a0 	.word	0x000186a0
 8004ecc:	001e847f 	.word	0x001e847f
 8004ed0:	003d08ff 	.word	0x003d08ff
 8004ed4:	431bde83 	.word	0x431bde83
 8004ed8:	10624dd3 	.word	0x10624dd3

08004edc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af02      	add	r7, sp, #8
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	4608      	mov	r0, r1
 8004ee6:	4611      	mov	r1, r2
 8004ee8:	461a      	mov	r2, r3
 8004eea:	4603      	mov	r3, r0
 8004eec:	817b      	strh	r3, [r7, #10]
 8004eee:	460b      	mov	r3, r1
 8004ef0:	813b      	strh	r3, [r7, #8]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ef6:	f7fd fed9 	bl	8002cac <HAL_GetTick>
 8004efa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	f040 80d9 	bne.w	80050bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	2319      	movs	r3, #25
 8004f10:	2201      	movs	r2, #1
 8004f12:	496d      	ldr	r1, [pc, #436]	@ (80050c8 <HAL_I2C_Mem_Write+0x1ec>)
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fccd 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f20:	2302      	movs	r3, #2
 8004f22:	e0cc      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d101      	bne.n	8004f32 <HAL_I2C_Mem_Write+0x56>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e0c5      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d007      	beq.n	8004f58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2221      	movs	r2, #33	@ 0x21
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2240      	movs	r2, #64	@ 0x40
 8004f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a3a      	ldr	r2, [r7, #32]
 8004f82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4a4d      	ldr	r2, [pc, #308]	@ (80050cc <HAL_I2C_Mem_Write+0x1f0>)
 8004f98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f9a:	88f8      	ldrh	r0, [r7, #6]
 8004f9c:	893a      	ldrh	r2, [r7, #8]
 8004f9e:	8979      	ldrh	r1, [r7, #10]
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	9301      	str	r3, [sp, #4]
 8004fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	4603      	mov	r3, r0
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 fb04 	bl	80055b8 <I2C_RequestMemoryWrite>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d052      	beq.n	800505c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e081      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 fd92 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00d      	beq.n	8004fe6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d107      	bne.n	8004fe2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fe0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e06b      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fea:	781a      	ldrb	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500c:	b29b      	uxth	r3, r3
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b04      	cmp	r3, #4
 8005022:	d11b      	bne.n	800505c <HAL_I2C_Mem_Write+0x180>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005028:	2b00      	cmp	r3, #0
 800502a:	d017      	beq.n	800505c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	781a      	ldrb	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1aa      	bne.n	8004fba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f000 fd85 	bl	8005b78 <I2C_WaitOnBTFFlagUntilTimeout>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00d      	beq.n	8005090 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005078:	2b04      	cmp	r3, #4
 800507a:	d107      	bne.n	800508c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800508a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e016      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800509e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	e000      	b.n	80050be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	00100002 	.word	0x00100002
 80050cc:	ffff0000 	.word	0xffff0000

080050d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b08c      	sub	sp, #48	@ 0x30
 80050d4:	af02      	add	r7, sp, #8
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	4608      	mov	r0, r1
 80050da:	4611      	mov	r1, r2
 80050dc:	461a      	mov	r2, r3
 80050de:	4603      	mov	r3, r0
 80050e0:	817b      	strh	r3, [r7, #10]
 80050e2:	460b      	mov	r3, r1
 80050e4:	813b      	strh	r3, [r7, #8]
 80050e6:	4613      	mov	r3, r2
 80050e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80050ea:	2300      	movs	r3, #0
 80050ec:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050ee:	f7fd fddd 	bl	8002cac <HAL_GetTick>
 80050f2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b20      	cmp	r3, #32
 80050fe:	f040 8250 	bne.w	80055a2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	9300      	str	r3, [sp, #0]
 8005106:	2319      	movs	r3, #25
 8005108:	2201      	movs	r2, #1
 800510a:	4982      	ldr	r1, [pc, #520]	@ (8005314 <HAL_I2C_Mem_Read+0x244>)
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 fbd1 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005118:	2302      	movs	r3, #2
 800511a:	e243      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005122:	2b01      	cmp	r3, #1
 8005124:	d101      	bne.n	800512a <HAL_I2C_Mem_Read+0x5a>
 8005126:	2302      	movs	r3, #2
 8005128:	e23c      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b01      	cmp	r3, #1
 800513e:	d007      	beq.n	8005150 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0201 	orr.w	r2, r2, #1
 800514e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800515e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2222      	movs	r2, #34	@ 0x22
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2240      	movs	r2, #64	@ 0x40
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800517a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005180:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4a62      	ldr	r2, [pc, #392]	@ (8005318 <HAL_I2C_Mem_Read+0x248>)
 8005190:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005192:	88f8      	ldrh	r0, [r7, #6]
 8005194:	893a      	ldrh	r2, [r7, #8]
 8005196:	8979      	ldrh	r1, [r7, #10]
 8005198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519a:	9301      	str	r3, [sp, #4]
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	4603      	mov	r3, r0
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 fa9e 	bl	80056e4 <I2C_RequestMemoryRead>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e1f8      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d113      	bne.n	80051e2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ba:	2300      	movs	r3, #0
 80051bc:	61fb      	str	r3, [r7, #28]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	61fb      	str	r3, [r7, #28]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	61fb      	str	r3, [r7, #28]
 80051ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	e1cc      	b.n	800557c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d11e      	bne.n	8005228 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051fa:	b672      	cpsid	i
}
 80051fc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	61bb      	str	r3, [r7, #24]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005222:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005224:	b662      	cpsie	i
}
 8005226:	e035      	b.n	8005294 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522c:	2b02      	cmp	r3, #2
 800522e:	d11e      	bne.n	800526e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800523e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005240:	b672      	cpsid	i
}
 8005242:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005268:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800526a:	b662      	cpsie	i
}
 800526c:	e012      	b.n	8005294 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800527c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800527e:	2300      	movs	r3, #0
 8005280:	613b      	str	r3, [r7, #16]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	613b      	str	r3, [r7, #16]
 8005292:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005294:	e172      	b.n	800557c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800529a:	2b03      	cmp	r3, #3
 800529c:	f200 811f 	bhi.w	80054de <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d123      	bne.n	80052f0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 fcab 	bl	8005c08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d001      	beq.n	80052bc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e173      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691a      	ldr	r2, [r3, #16]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052ee:	e145      	b.n	800557c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d152      	bne.n	800539e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fe:	2200      	movs	r2, #0
 8005300:	4906      	ldr	r1, [pc, #24]	@ (800531c <HAL_I2C_Mem_Read+0x24c>)
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fad6 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d008      	beq.n	8005320 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e148      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
 8005312:	bf00      	nop
 8005314:	00100002 	.word	0x00100002
 8005318:	ffff0000 	.word	0xffff0000
 800531c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005320:	b672      	cpsid	i
}
 8005322:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533e:	b2d2      	uxtb	r2, r2
 8005340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	1c5a      	adds	r2, r3, #1
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005350:	3b01      	subs	r3, #1
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535c:	b29b      	uxth	r3, r3
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005366:	b662      	cpsie	i
}
 8005368:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	691a      	ldr	r2, [r3, #16]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	b2d2      	uxtb	r2, r2
 8005376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005386:	3b01      	subs	r3, #1
 8005388:	b29a      	uxth	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800539c:	e0ee      	b.n	800557c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a4:	2200      	movs	r2, #0
 80053a6:	4981      	ldr	r1, [pc, #516]	@ (80055ac <HAL_I2C_Mem_Read+0x4dc>)
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 fa83 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e0f5      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80053c8:	b672      	cpsid	i
}
 80053ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691a      	ldr	r2, [r3, #16]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	1c5a      	adds	r2, r3, #1
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e8:	3b01      	subs	r3, #1
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80053fe:	4b6c      	ldr	r3, [pc, #432]	@ (80055b0 <HAL_I2C_Mem_Read+0x4e0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	08db      	lsrs	r3, r3, #3
 8005404:	4a6b      	ldr	r2, [pc, #428]	@ (80055b4 <HAL_I2C_Mem_Read+0x4e4>)
 8005406:	fba2 2303 	umull	r2, r3, r2, r3
 800540a:	0a1a      	lsrs	r2, r3, #8
 800540c:	4613      	mov	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4413      	add	r3, r2
 8005412:	00da      	lsls	r2, r3, #3
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	3b01      	subs	r3, #1
 800541c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d118      	bne.n	8005456 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	f043 0220 	orr.w	r2, r3, #32
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005446:	b662      	cpsie	i
}
 8005448:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e0a6      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	f003 0304 	and.w	r3, r3, #4
 8005460:	2b04      	cmp	r3, #4
 8005462:	d1d9      	bne.n	8005418 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005472:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691a      	ldr	r2, [r3, #16]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547e:	b2d2      	uxtb	r2, r2
 8005480:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005490:	3b01      	subs	r3, #1
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800549c:	b29b      	uxth	r3, r3
 800549e:	3b01      	subs	r3, #1
 80054a0:	b29a      	uxth	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80054a6:	b662      	cpsie	i
}
 80054a8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	691a      	ldr	r2, [r3, #16]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b4:	b2d2      	uxtb	r2, r2
 80054b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c6:	3b01      	subs	r3, #1
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054dc:	e04e      	b.n	800557c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f000 fb90 	bl	8005c08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e058      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fc:	b2d2      	uxtb	r2, r2
 80054fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005504:	1c5a      	adds	r2, r3, #1
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800550e:	3b01      	subs	r3, #1
 8005510:	b29a      	uxth	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800551a:	b29b      	uxth	r3, r3
 800551c:	3b01      	subs	r3, #1
 800551e:	b29a      	uxth	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b04      	cmp	r3, #4
 8005530:	d124      	bne.n	800557c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005536:	2b03      	cmp	r3, #3
 8005538:	d107      	bne.n	800554a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005548:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	691a      	ldr	r2, [r3, #16]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	b2d2      	uxtb	r2, r2
 8005556:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005572:	b29b      	uxth	r3, r3
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005580:	2b00      	cmp	r3, #0
 8005582:	f47f ae88 	bne.w	8005296 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2220      	movs	r2, #32
 800558a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	e000      	b.n	80055a4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80055a2:	2302      	movs	r3, #2
  }
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3728      	adds	r7, #40	@ 0x28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	00010004 	.word	0x00010004
 80055b0:	20000004 	.word	0x20000004
 80055b4:	14f8b589 	.word	0x14f8b589

080055b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b088      	sub	sp, #32
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	4608      	mov	r0, r1
 80055c2:	4611      	mov	r1, r2
 80055c4:	461a      	mov	r2, r3
 80055c6:	4603      	mov	r3, r0
 80055c8:	817b      	strh	r3, [r7, #10]
 80055ca:	460b      	mov	r3, r1
 80055cc:	813b      	strh	r3, [r7, #8]
 80055ce:	4613      	mov	r3, r2
 80055d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f000 f960 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00d      	beq.n	8005616 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005608:	d103      	bne.n	8005612 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005610:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e05f      	b.n	80056d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005616:	897b      	ldrh	r3, [r7, #10]
 8005618:	b2db      	uxtb	r3, r3
 800561a:	461a      	mov	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005624:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	6a3a      	ldr	r2, [r7, #32]
 800562a:	492d      	ldr	r1, [pc, #180]	@ (80056e0 <I2C_RequestMemoryWrite+0x128>)
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f9bb 	bl	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d001      	beq.n	800563c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e04c      	b.n	80056d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800563c:	2300      	movs	r3, #0
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	617b      	str	r3, [r7, #20]
 8005650:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005654:	6a39      	ldr	r1, [r7, #32]
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 fa46 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00d      	beq.n	800567e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	2b04      	cmp	r3, #4
 8005668:	d107      	bne.n	800567a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005678:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e02b      	b.n	80056d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d105      	bne.n	8005690 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005684:	893b      	ldrh	r3, [r7, #8]
 8005686:	b2da      	uxtb	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	611a      	str	r2, [r3, #16]
 800568e:	e021      	b.n	80056d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005690:	893b      	ldrh	r3, [r7, #8]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	b29b      	uxth	r3, r3
 8005696:	b2da      	uxtb	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800569e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056a0:	6a39      	ldr	r1, [r7, #32]
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fa20 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00d      	beq.n	80056ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d107      	bne.n	80056c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e005      	b.n	80056d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056ca:	893b      	ldrh	r3, [r7, #8]
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	00010002 	.word	0x00010002

080056e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b088      	sub	sp, #32
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	4608      	mov	r0, r1
 80056ee:	4611      	mov	r1, r2
 80056f0:	461a      	mov	r2, r3
 80056f2:	4603      	mov	r3, r0
 80056f4:	817b      	strh	r3, [r7, #10]
 80056f6:	460b      	mov	r3, r1
 80056f8:	813b      	strh	r3, [r7, #8]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800570c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800571c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800571e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	2200      	movs	r2, #0
 8005726:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 f8c2 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00d      	beq.n	8005752 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005744:	d103      	bne.n	800574e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800574c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e0aa      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005752:	897b      	ldrh	r3, [r7, #10]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	461a      	mov	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005760:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	6a3a      	ldr	r2, [r7, #32]
 8005766:	4952      	ldr	r1, [pc, #328]	@ (80058b0 <I2C_RequestMemoryRead+0x1cc>)
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f91d 	bl	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e097      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005778:	2300      	movs	r3, #0
 800577a:	617b      	str	r3, [r7, #20]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800578e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005790:	6a39      	ldr	r1, [r7, #32]
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f9a8 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00d      	beq.n	80057ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	2b04      	cmp	r3, #4
 80057a4:	d107      	bne.n	80057b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e076      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d105      	bne.n	80057cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057c0:	893b      	ldrh	r3, [r7, #8]
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	611a      	str	r2, [r3, #16]
 80057ca:	e021      	b.n	8005810 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057cc:	893b      	ldrh	r3, [r7, #8]
 80057ce:	0a1b      	lsrs	r3, r3, #8
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057dc:	6a39      	ldr	r1, [r7, #32]
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 f982 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00d      	beq.n	8005806 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ee:	2b04      	cmp	r3, #4
 80057f0:	d107      	bne.n	8005802 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005800:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e050      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005806:	893b      	ldrh	r3, [r7, #8]
 8005808:	b2da      	uxtb	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005812:	6a39      	ldr	r1, [r7, #32]
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f967 	bl	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00d      	beq.n	800583c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005824:	2b04      	cmp	r3, #4
 8005826:	d107      	bne.n	8005838 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005836:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e035      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800584a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800584c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	2200      	movs	r2, #0
 8005854:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f82b 	bl	80058b4 <I2C_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00d      	beq.n	8005880 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800586e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005872:	d103      	bne.n	800587c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800587a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e013      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005880:	897b      	ldrh	r3, [r7, #10]
 8005882:	b2db      	uxtb	r3, r3
 8005884:	f043 0301 	orr.w	r3, r3, #1
 8005888:	b2da      	uxtb	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	6a3a      	ldr	r2, [r7, #32]
 8005894:	4906      	ldr	r1, [pc, #24]	@ (80058b0 <I2C_RequestMemoryRead+0x1cc>)
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f886 	bl	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	00010002 	.word	0x00010002

080058b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	603b      	str	r3, [r7, #0]
 80058c0:	4613      	mov	r3, r2
 80058c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058c4:	e048      	b.n	8005958 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058cc:	d044      	beq.n	8005958 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ce:	f7fd f9ed 	bl	8002cac <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d302      	bcc.n	80058e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d139      	bne.n	8005958 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	0c1b      	lsrs	r3, r3, #16
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d10d      	bne.n	800590a <I2C_WaitOnFlagUntilTimeout+0x56>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	43da      	mvns	r2, r3
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	4013      	ands	r3, r2
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	bf0c      	ite	eq
 8005900:	2301      	moveq	r3, #1
 8005902:	2300      	movne	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	461a      	mov	r2, r3
 8005908:	e00c      	b.n	8005924 <I2C_WaitOnFlagUntilTimeout+0x70>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	43da      	mvns	r2, r3
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4013      	ands	r3, r2
 8005916:	b29b      	uxth	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	bf0c      	ite	eq
 800591c:	2301      	moveq	r3, #1
 800591e:	2300      	movne	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	461a      	mov	r2, r3
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	429a      	cmp	r2, r3
 8005928:	d116      	bne.n	8005958 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005944:	f043 0220 	orr.w	r2, r3, #32
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e023      	b.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	0c1b      	lsrs	r3, r3, #16
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b01      	cmp	r3, #1
 8005960:	d10d      	bne.n	800597e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	43da      	mvns	r2, r3
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	4013      	ands	r3, r2
 800596e:	b29b      	uxth	r3, r3
 8005970:	2b00      	cmp	r3, #0
 8005972:	bf0c      	ite	eq
 8005974:	2301      	moveq	r3, #1
 8005976:	2300      	movne	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	461a      	mov	r2, r3
 800597c:	e00c      	b.n	8005998 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	43da      	mvns	r2, r3
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	4013      	ands	r3, r2
 800598a:	b29b      	uxth	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	461a      	mov	r2, r3
 8005998:	79fb      	ldrb	r3, [r7, #7]
 800599a:	429a      	cmp	r2, r3
 800599c:	d093      	beq.n	80058c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
 80059b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059b6:	e071      	b.n	8005a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059c6:	d123      	bne.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	f043 0204 	orr.w	r2, r3, #4
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e067      	b.n	8005ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a16:	d041      	beq.n	8005a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a18:	f7fd f948 	bl	8002cac <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d302      	bcc.n	8005a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d136      	bne.n	8005a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	0c1b      	lsrs	r3, r3, #16
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d10c      	bne.n	8005a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	43da      	mvns	r2, r3
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	4013      	ands	r3, r2
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bf14      	ite	ne
 8005a4a:	2301      	movne	r3, #1
 8005a4c:	2300      	moveq	r3, #0
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	e00b      	b.n	8005a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	43da      	mvns	r2, r3
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bf14      	ite	ne
 8005a64:	2301      	movne	r3, #1
 8005a66:	2300      	moveq	r3, #0
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d016      	beq.n	8005a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	f043 0220 	orr.w	r2, r3, #32
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e021      	b.n	8005ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	0c1b      	lsrs	r3, r3, #16
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d10c      	bne.n	8005ac0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	43da      	mvns	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	bf14      	ite	ne
 8005ab8:	2301      	movne	r3, #1
 8005aba:	2300      	moveq	r3, #0
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	e00b      	b.n	8005ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	43da      	mvns	r2, r3
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	4013      	ands	r3, r2
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	bf14      	ite	ne
 8005ad2:	2301      	movne	r3, #1
 8005ad4:	2300      	moveq	r3, #0
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f47f af6d 	bne.w	80059b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005af4:	e034      	b.n	8005b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 f8e3 	bl	8005cc2 <I2C_IsAcknowledgeFailed>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e034      	b.n	8005b70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0c:	d028      	beq.n	8005b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b0e:	f7fd f8cd 	bl	8002cac <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d302      	bcc.n	8005b24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d11d      	bne.n	8005b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b2e:	2b80      	cmp	r3, #128	@ 0x80
 8005b30:	d016      	beq.n	8005b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4c:	f043 0220 	orr.w	r2, r3, #32
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e007      	b.n	8005b70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b6a:	2b80      	cmp	r3, #128	@ 0x80
 8005b6c:	d1c3      	bne.n	8005af6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b84:	e034      	b.n	8005bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 f89b 	bl	8005cc2 <I2C_IsAcknowledgeFailed>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e034      	b.n	8005c00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d028      	beq.n	8005bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fd f885 	bl	8002cac <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d11d      	bne.n	8005bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f003 0304 	and.w	r3, r3, #4
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d016      	beq.n	8005bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bdc:	f043 0220 	orr.w	r2, r3, #32
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e007      	b.n	8005c00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	f003 0304 	and.w	r3, r3, #4
 8005bfa:	2b04      	cmp	r3, #4
 8005bfc:	d1c3      	bne.n	8005b86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c14:	e049      	b.n	8005caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d119      	bne.n	8005c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f06f 0210 	mvn.w	r2, #16
 8005c2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e030      	b.n	8005cba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c58:	f7fd f828 	bl	8002cac <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d302      	bcc.n	8005c6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d11d      	bne.n	8005caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c78:	2b40      	cmp	r3, #64	@ 0x40
 8005c7a:	d016      	beq.n	8005caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c96:	f043 0220 	orr.w	r2, r3, #32
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e007      	b.n	8005cba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb4:	2b40      	cmp	r3, #64	@ 0x40
 8005cb6:	d1ae      	bne.n	8005c16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cd8:	d11b      	bne.n	8005d12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ce2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2220      	movs	r2, #32
 8005cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfe:	f043 0204 	orr.w	r2, r3, #4
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e000      	b.n	8005d14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr
	...

08005d20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e272      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 8087 	beq.w	8005e4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d40:	4b92      	ldr	r3, [pc, #584]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f003 030c 	and.w	r3, r3, #12
 8005d48:	2b04      	cmp	r3, #4
 8005d4a:	d00c      	beq.n	8005d66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d4c:	4b8f      	ldr	r3, [pc, #572]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f003 030c 	and.w	r3, r3, #12
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d112      	bne.n	8005d7e <HAL_RCC_OscConfig+0x5e>
 8005d58:	4b8c      	ldr	r3, [pc, #560]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d64:	d10b      	bne.n	8005d7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d66:	4b89      	ldr	r3, [pc, #548]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d06c      	beq.n	8005e4c <HAL_RCC_OscConfig+0x12c>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d168      	bne.n	8005e4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e24c      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d86:	d106      	bne.n	8005d96 <HAL_RCC_OscConfig+0x76>
 8005d88:	4b80      	ldr	r3, [pc, #512]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a7f      	ldr	r2, [pc, #508]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d92:	6013      	str	r3, [r2, #0]
 8005d94:	e02e      	b.n	8005df4 <HAL_RCC_OscConfig+0xd4>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10c      	bne.n	8005db8 <HAL_RCC_OscConfig+0x98>
 8005d9e:	4b7b      	ldr	r3, [pc, #492]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a7a      	ldr	r2, [pc, #488]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	4b78      	ldr	r3, [pc, #480]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a77      	ldr	r2, [pc, #476]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005db0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	e01d      	b.n	8005df4 <HAL_RCC_OscConfig+0xd4>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005dc0:	d10c      	bne.n	8005ddc <HAL_RCC_OscConfig+0xbc>
 8005dc2:	4b72      	ldr	r3, [pc, #456]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a71      	ldr	r2, [pc, #452]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	4b6f      	ldr	r3, [pc, #444]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a6e      	ldr	r2, [pc, #440]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	e00b      	b.n	8005df4 <HAL_RCC_OscConfig+0xd4>
 8005ddc:	4b6b      	ldr	r3, [pc, #428]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a6a      	ldr	r2, [pc, #424]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	4b68      	ldr	r3, [pc, #416]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a67      	ldr	r2, [pc, #412]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005df2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d013      	beq.n	8005e24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dfc:	f7fc ff56 	bl	8002cac <HAL_GetTick>
 8005e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e04:	f7fc ff52 	bl	8002cac <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b64      	cmp	r3, #100	@ 0x64
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e200      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e16:	4b5d      	ldr	r3, [pc, #372]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d0f0      	beq.n	8005e04 <HAL_RCC_OscConfig+0xe4>
 8005e22:	e014      	b.n	8005e4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e24:	f7fc ff42 	bl	8002cac <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e2c:	f7fc ff3e 	bl	8002cac <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b64      	cmp	r3, #100	@ 0x64
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e1ec      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e3e:	4b53      	ldr	r3, [pc, #332]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1f0      	bne.n	8005e2c <HAL_RCC_OscConfig+0x10c>
 8005e4a:	e000      	b.n	8005e4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d063      	beq.n	8005f22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e5a:	4b4c      	ldr	r3, [pc, #304]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f003 030c 	and.w	r3, r3, #12
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00b      	beq.n	8005e7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005e66:	4b49      	ldr	r3, [pc, #292]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f003 030c 	and.w	r3, r3, #12
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d11c      	bne.n	8005eac <HAL_RCC_OscConfig+0x18c>
 8005e72:	4b46      	ldr	r3, [pc, #280]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d116      	bne.n	8005eac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e7e:	4b43      	ldr	r3, [pc, #268]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d005      	beq.n	8005e96 <HAL_RCC_OscConfig+0x176>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d001      	beq.n	8005e96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e1c0      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e96:	4b3d      	ldr	r3, [pc, #244]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	4939      	ldr	r1, [pc, #228]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eaa:	e03a      	b.n	8005f22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d020      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005eb4:	4b36      	ldr	r3, [pc, #216]	@ (8005f90 <HAL_RCC_OscConfig+0x270>)
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eba:	f7fc fef7 	bl	8002cac <HAL_GetTick>
 8005ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec0:	e008      	b.n	8005ed4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ec2:	f7fc fef3 	bl	8002cac <HAL_GetTick>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d901      	bls.n	8005ed4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e1a1      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d0f0      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	4927      	ldr	r1, [pc, #156]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	600b      	str	r3, [r1, #0]
 8005ef4:	e015      	b.n	8005f22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ef6:	4b26      	ldr	r3, [pc, #152]	@ (8005f90 <HAL_RCC_OscConfig+0x270>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005efc:	f7fc fed6 	bl	8002cac <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f02:	e008      	b.n	8005f16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f04:	f7fc fed2 	bl	8002cac <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d901      	bls.n	8005f16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e180      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f16:	4b1d      	ldr	r3, [pc, #116]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1f0      	bne.n	8005f04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d03a      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d019      	beq.n	8005f6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f36:	4b17      	ldr	r3, [pc, #92]	@ (8005f94 <HAL_RCC_OscConfig+0x274>)
 8005f38:	2201      	movs	r2, #1
 8005f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f3c:	f7fc feb6 	bl	8002cac <HAL_GetTick>
 8005f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f42:	e008      	b.n	8005f56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f44:	f7fc feb2 	bl	8002cac <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d901      	bls.n	8005f56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e160      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f56:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <HAL_RCC_OscConfig+0x26c>)
 8005f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0f0      	beq.n	8005f44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005f62:	2001      	movs	r0, #1
 8005f64:	f000 faba 	bl	80064dc <RCC_Delay>
 8005f68:	e01c      	b.n	8005fa4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f94 <HAL_RCC_OscConfig+0x274>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f70:	f7fc fe9c 	bl	8002cac <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f76:	e00f      	b.n	8005f98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f78:	f7fc fe98 	bl	8002cac <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d908      	bls.n	8005f98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e146      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
 8005f8a:	bf00      	nop
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	42420000 	.word	0x42420000
 8005f94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f98:	4b92      	ldr	r3, [pc, #584]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1e9      	bne.n	8005f78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 80a6 	beq.w	80060fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10d      	bne.n	8005fde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fc2:	4b88      	ldr	r3, [pc, #544]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	4a87      	ldr	r2, [pc, #540]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8005fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fcc:	61d3      	str	r3, [r2, #28]
 8005fce:	4b85      	ldr	r3, [pc, #532]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fd6:	60bb      	str	r3, [r7, #8]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fde:	4b82      	ldr	r3, [pc, #520]	@ (80061e8 <HAL_RCC_OscConfig+0x4c8>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d118      	bne.n	800601c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fea:	4b7f      	ldr	r3, [pc, #508]	@ (80061e8 <HAL_RCC_OscConfig+0x4c8>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a7e      	ldr	r2, [pc, #504]	@ (80061e8 <HAL_RCC_OscConfig+0x4c8>)
 8005ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ff6:	f7fc fe59 	bl	8002cac <HAL_GetTick>
 8005ffa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffc:	e008      	b.n	8006010 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ffe:	f7fc fe55 	bl	8002cac <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	2b64      	cmp	r3, #100	@ 0x64
 800600a:	d901      	bls.n	8006010 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e103      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006010:	4b75      	ldr	r3, [pc, #468]	@ (80061e8 <HAL_RCC_OscConfig+0x4c8>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0f0      	beq.n	8005ffe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d106      	bne.n	8006032 <HAL_RCC_OscConfig+0x312>
 8006024:	4b6f      	ldr	r3, [pc, #444]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	4a6e      	ldr	r2, [pc, #440]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	6213      	str	r3, [r2, #32]
 8006030:	e02d      	b.n	800608e <HAL_RCC_OscConfig+0x36e>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10c      	bne.n	8006054 <HAL_RCC_OscConfig+0x334>
 800603a:	4b6a      	ldr	r3, [pc, #424]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	4a69      	ldr	r2, [pc, #420]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006040:	f023 0301 	bic.w	r3, r3, #1
 8006044:	6213      	str	r3, [r2, #32]
 8006046:	4b67      	ldr	r3, [pc, #412]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	4a66      	ldr	r2, [pc, #408]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800604c:	f023 0304 	bic.w	r3, r3, #4
 8006050:	6213      	str	r3, [r2, #32]
 8006052:	e01c      	b.n	800608e <HAL_RCC_OscConfig+0x36e>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	2b05      	cmp	r3, #5
 800605a:	d10c      	bne.n	8006076 <HAL_RCC_OscConfig+0x356>
 800605c:	4b61      	ldr	r3, [pc, #388]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	4a60      	ldr	r2, [pc, #384]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006062:	f043 0304 	orr.w	r3, r3, #4
 8006066:	6213      	str	r3, [r2, #32]
 8006068:	4b5e      	ldr	r3, [pc, #376]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	4a5d      	ldr	r2, [pc, #372]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800606e:	f043 0301 	orr.w	r3, r3, #1
 8006072:	6213      	str	r3, [r2, #32]
 8006074:	e00b      	b.n	800608e <HAL_RCC_OscConfig+0x36e>
 8006076:	4b5b      	ldr	r3, [pc, #364]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	4a5a      	ldr	r2, [pc, #360]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800607c:	f023 0301 	bic.w	r3, r3, #1
 8006080:	6213      	str	r3, [r2, #32]
 8006082:	4b58      	ldr	r3, [pc, #352]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	4a57      	ldr	r2, [pc, #348]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006088:	f023 0304 	bic.w	r3, r3, #4
 800608c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d015      	beq.n	80060c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006096:	f7fc fe09 	bl	8002cac <HAL_GetTick>
 800609a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800609c:	e00a      	b.n	80060b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800609e:	f7fc fe05 	bl	8002cac <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d901      	bls.n	80060b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e0b1      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b4:	4b4b      	ldr	r3, [pc, #300]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0ee      	beq.n	800609e <HAL_RCC_OscConfig+0x37e>
 80060c0:	e014      	b.n	80060ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c2:	f7fc fdf3 	bl	8002cac <HAL_GetTick>
 80060c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060c8:	e00a      	b.n	80060e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ca:	f7fc fdef 	bl	8002cac <HAL_GetTick>
 80060ce:	4602      	mov	r2, r0
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060d8:	4293      	cmp	r3, r2
 80060da:	d901      	bls.n	80060e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e09b      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060e0:	4b40      	ldr	r3, [pc, #256]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1ee      	bne.n	80060ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80060ec:	7dfb      	ldrb	r3, [r7, #23]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d105      	bne.n	80060fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060f2:	4b3c      	ldr	r3, [pc, #240]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	4a3b      	ldr	r2, [pc, #236]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 80060f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 8087 	beq.w	8006216 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006108:	4b36      	ldr	r3, [pc, #216]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f003 030c 	and.w	r3, r3, #12
 8006110:	2b08      	cmp	r3, #8
 8006112:	d061      	beq.n	80061d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	2b02      	cmp	r3, #2
 800611a:	d146      	bne.n	80061aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800611c:	4b33      	ldr	r3, [pc, #204]	@ (80061ec <HAL_RCC_OscConfig+0x4cc>)
 800611e:	2200      	movs	r2, #0
 8006120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006122:	f7fc fdc3 	bl	8002cac <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800612a:	f7fc fdbf 	bl	8002cac <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e06d      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800613c:	4b29      	ldr	r3, [pc, #164]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1f0      	bne.n	800612a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006150:	d108      	bne.n	8006164 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006152:	4b24      	ldr	r3, [pc, #144]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	4921      	ldr	r1, [pc, #132]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006160:	4313      	orrs	r3, r2
 8006162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006164:	4b1f      	ldr	r3, [pc, #124]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a19      	ldr	r1, [r3, #32]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006174:	430b      	orrs	r3, r1
 8006176:	491b      	ldr	r1, [pc, #108]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 8006178:	4313      	orrs	r3, r2
 800617a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800617c:	4b1b      	ldr	r3, [pc, #108]	@ (80061ec <HAL_RCC_OscConfig+0x4cc>)
 800617e:	2201      	movs	r2, #1
 8006180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006182:	f7fc fd93 	bl	8002cac <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006188:	e008      	b.n	800619c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800618a:	f7fc fd8f 	bl	8002cac <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d901      	bls.n	800619c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e03d      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800619c:	4b11      	ldr	r3, [pc, #68]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d0f0      	beq.n	800618a <HAL_RCC_OscConfig+0x46a>
 80061a8:	e035      	b.n	8006216 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061aa:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <HAL_RCC_OscConfig+0x4cc>)
 80061ac:	2200      	movs	r2, #0
 80061ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061b0:	f7fc fd7c 	bl	8002cac <HAL_GetTick>
 80061b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061b6:	e008      	b.n	80061ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b8:	f7fc fd78 	bl	8002cac <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d901      	bls.n	80061ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e026      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061ca:	4b06      	ldr	r3, [pc, #24]	@ (80061e4 <HAL_RCC_OscConfig+0x4c4>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1f0      	bne.n	80061b8 <HAL_RCC_OscConfig+0x498>
 80061d6:	e01e      	b.n	8006216 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d107      	bne.n	80061f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e019      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
 80061e4:	40021000 	.word	0x40021000
 80061e8:	40007000 	.word	0x40007000
 80061ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80061f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <HAL_RCC_OscConfig+0x500>)
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	429a      	cmp	r2, r3
 8006202:	d106      	bne.n	8006212 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800620e:	429a      	cmp	r2, r3
 8006210:	d001      	beq.n	8006216 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	40021000 	.word	0x40021000

08006224 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e0d0      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006238:	4b6a      	ldr	r3, [pc, #424]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d910      	bls.n	8006268 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006246:	4b67      	ldr	r3, [pc, #412]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f023 0207 	bic.w	r2, r3, #7
 800624e:	4965      	ldr	r1, [pc, #404]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	4313      	orrs	r3, r2
 8006254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006256:	4b63      	ldr	r3, [pc, #396]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	683a      	ldr	r2, [r7, #0]
 8006260:	429a      	cmp	r2, r3
 8006262:	d001      	beq.n	8006268 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e0b8      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0302 	and.w	r3, r3, #2
 8006270:	2b00      	cmp	r3, #0
 8006272:	d020      	beq.n	80062b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	2b00      	cmp	r3, #0
 800627e:	d005      	beq.n	800628c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006280:	4b59      	ldr	r3, [pc, #356]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	4a58      	ldr	r2, [pc, #352]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006286:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800628a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0308 	and.w	r3, r3, #8
 8006294:	2b00      	cmp	r3, #0
 8006296:	d005      	beq.n	80062a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006298:	4b53      	ldr	r3, [pc, #332]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	4a52      	ldr	r2, [pc, #328]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 800629e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80062a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062a4:	4b50      	ldr	r3, [pc, #320]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	494d      	ldr	r1, [pc, #308]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d040      	beq.n	8006344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d107      	bne.n	80062da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ca:	4b47      	ldr	r3, [pc, #284]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d115      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e07f      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d107      	bne.n	80062f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062e2:	4b41      	ldr	r3, [pc, #260]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e073      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f2:	4b3d      	ldr	r3, [pc, #244]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e06b      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006302:	4b39      	ldr	r3, [pc, #228]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f023 0203 	bic.w	r2, r3, #3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	4936      	ldr	r1, [pc, #216]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006310:	4313      	orrs	r3, r2
 8006312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006314:	f7fc fcca 	bl	8002cac <HAL_GetTick>
 8006318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800631a:	e00a      	b.n	8006332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800631c:	f7fc fcc6 	bl	8002cac <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800632a:	4293      	cmp	r3, r2
 800632c:	d901      	bls.n	8006332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e053      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006332:	4b2d      	ldr	r3, [pc, #180]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f003 020c 	and.w	r2, r3, #12
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	429a      	cmp	r2, r3
 8006342:	d1eb      	bne.n	800631c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006344:	4b27      	ldr	r3, [pc, #156]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0307 	and.w	r3, r3, #7
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d210      	bcs.n	8006374 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006352:	4b24      	ldr	r3, [pc, #144]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f023 0207 	bic.w	r2, r3, #7
 800635a:	4922      	ldr	r1, [pc, #136]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	4313      	orrs	r3, r2
 8006360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006362:	4b20      	ldr	r3, [pc, #128]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0307 	and.w	r3, r3, #7
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d001      	beq.n	8006374 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e032      	b.n	80063da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0304 	and.w	r3, r3, #4
 800637c:	2b00      	cmp	r3, #0
 800637e:	d008      	beq.n	8006392 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006380:	4b19      	ldr	r3, [pc, #100]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	4916      	ldr	r1, [pc, #88]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 800638e:	4313      	orrs	r3, r2
 8006390:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d009      	beq.n	80063b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800639e:	4b12      	ldr	r3, [pc, #72]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	490e      	ldr	r1, [pc, #56]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80063b2:	f000 f821 	bl	80063f8 <HAL_RCC_GetSysClockFreq>
 80063b6:	4602      	mov	r2, r0
 80063b8:	4b0b      	ldr	r3, [pc, #44]	@ (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	091b      	lsrs	r3, r3, #4
 80063be:	f003 030f 	and.w	r3, r3, #15
 80063c2:	490a      	ldr	r1, [pc, #40]	@ (80063ec <HAL_RCC_ClockConfig+0x1c8>)
 80063c4:	5ccb      	ldrb	r3, [r1, r3]
 80063c6:	fa22 f303 	lsr.w	r3, r2, r3
 80063ca:	4a09      	ldr	r2, [pc, #36]	@ (80063f0 <HAL_RCC_ClockConfig+0x1cc>)
 80063cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80063ce:	4b09      	ldr	r3, [pc, #36]	@ (80063f4 <HAL_RCC_ClockConfig+0x1d0>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7fc fc28 	bl	8002c28 <HAL_InitTick>

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	40022000 	.word	0x40022000
 80063e8:	40021000 	.word	0x40021000
 80063ec:	0800e38c 	.word	0x0800e38c
 80063f0:	20000004 	.word	0x20000004
 80063f4:	20000008 	.word	0x20000008

080063f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	2300      	movs	r3, #0
 8006404:	60bb      	str	r3, [r7, #8]
 8006406:	2300      	movs	r3, #0
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	2300      	movs	r3, #0
 800640c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800640e:	2300      	movs	r3, #0
 8006410:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006412:	4b1e      	ldr	r3, [pc, #120]	@ (800648c <HAL_RCC_GetSysClockFreq+0x94>)
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f003 030c 	and.w	r3, r3, #12
 800641e:	2b04      	cmp	r3, #4
 8006420:	d002      	beq.n	8006428 <HAL_RCC_GetSysClockFreq+0x30>
 8006422:	2b08      	cmp	r3, #8
 8006424:	d003      	beq.n	800642e <HAL_RCC_GetSysClockFreq+0x36>
 8006426:	e027      	b.n	8006478 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006428:	4b19      	ldr	r3, [pc, #100]	@ (8006490 <HAL_RCC_GetSysClockFreq+0x98>)
 800642a:	613b      	str	r3, [r7, #16]
      break;
 800642c:	e027      	b.n	800647e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	0c9b      	lsrs	r3, r3, #18
 8006432:	f003 030f 	and.w	r3, r3, #15
 8006436:	4a17      	ldr	r2, [pc, #92]	@ (8006494 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006438:	5cd3      	ldrb	r3, [r2, r3]
 800643a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d010      	beq.n	8006468 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006446:	4b11      	ldr	r3, [pc, #68]	@ (800648c <HAL_RCC_GetSysClockFreq+0x94>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	0c5b      	lsrs	r3, r3, #17
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	4a11      	ldr	r2, [pc, #68]	@ (8006498 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006452:	5cd3      	ldrb	r3, [r2, r3]
 8006454:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a0d      	ldr	r2, [pc, #52]	@ (8006490 <HAL_RCC_GetSysClockFreq+0x98>)
 800645a:	fb03 f202 	mul.w	r2, r3, r2
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	fbb2 f3f3 	udiv	r3, r2, r3
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	e004      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a0c      	ldr	r2, [pc, #48]	@ (800649c <HAL_RCC_GetSysClockFreq+0xa4>)
 800646c:	fb02 f303 	mul.w	r3, r2, r3
 8006470:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	613b      	str	r3, [r7, #16]
      break;
 8006476:	e002      	b.n	800647e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006478:	4b05      	ldr	r3, [pc, #20]	@ (8006490 <HAL_RCC_GetSysClockFreq+0x98>)
 800647a:	613b      	str	r3, [r7, #16]
      break;
 800647c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800647e:	693b      	ldr	r3, [r7, #16]
}
 8006480:	4618      	mov	r0, r3
 8006482:	371c      	adds	r7, #28
 8006484:	46bd      	mov	sp, r7
 8006486:	bc80      	pop	{r7}
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40021000 	.word	0x40021000
 8006490:	007a1200 	.word	0x007a1200
 8006494:	0800e3a4 	.word	0x0800e3a4
 8006498:	0800e3b4 	.word	0x0800e3b4
 800649c:	003d0900 	.word	0x003d0900

080064a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064a4:	4b02      	ldr	r3, [pc, #8]	@ (80064b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80064a6:	681b      	ldr	r3, [r3, #0]
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr
 80064b0:	20000004 	.word	0x20000004

080064b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064b8:	f7ff fff2 	bl	80064a0 <HAL_RCC_GetHCLKFreq>
 80064bc:	4602      	mov	r2, r0
 80064be:	4b05      	ldr	r3, [pc, #20]	@ (80064d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	0a1b      	lsrs	r3, r3, #8
 80064c4:	f003 0307 	and.w	r3, r3, #7
 80064c8:	4903      	ldr	r1, [pc, #12]	@ (80064d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ca:	5ccb      	ldrb	r3, [r1, r3]
 80064cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40021000 	.word	0x40021000
 80064d8:	0800e39c 	.word	0x0800e39c

080064dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80064e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <RCC_Delay+0x34>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006514 <RCC_Delay+0x38>)
 80064ea:	fba2 2303 	umull	r2, r3, r2, r3
 80064ee:	0a5b      	lsrs	r3, r3, #9
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	fb02 f303 	mul.w	r3, r2, r3
 80064f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80064f8:	bf00      	nop
  }
  while (Delay --);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	1e5a      	subs	r2, r3, #1
 80064fe:	60fa      	str	r2, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1f9      	bne.n	80064f8 <RCC_Delay+0x1c>
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop
 8006508:	3714      	adds	r7, #20
 800650a:	46bd      	mov	sp, r7
 800650c:	bc80      	pop	{r7}
 800650e:	4770      	bx	lr
 8006510:	20000004 	.word	0x20000004
 8006514:	10624dd3 	.word	0x10624dd3

08006518 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006520:	2300      	movs	r3, #0
 8006522:	613b      	str	r3, [r7, #16]
 8006524:	2300      	movs	r3, #0
 8006526:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b00      	cmp	r3, #0
 8006532:	d07d      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006534:	2300      	movs	r3, #0
 8006536:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006538:	4b4f      	ldr	r3, [pc, #316]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800653a:	69db      	ldr	r3, [r3, #28]
 800653c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10d      	bne.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006544:	4b4c      	ldr	r3, [pc, #304]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006546:	69db      	ldr	r3, [r3, #28]
 8006548:	4a4b      	ldr	r2, [pc, #300]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800654a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800654e:	61d3      	str	r3, [r2, #28]
 8006550:	4b49      	ldr	r3, [pc, #292]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006552:	69db      	ldr	r3, [r3, #28]
 8006554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006558:	60bb      	str	r3, [r7, #8]
 800655a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800655c:	2301      	movs	r3, #1
 800655e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006560:	4b46      	ldr	r3, [pc, #280]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006568:	2b00      	cmp	r3, #0
 800656a:	d118      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800656c:	4b43      	ldr	r3, [pc, #268]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a42      	ldr	r2, [pc, #264]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006572:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006576:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006578:	f7fc fb98 	bl	8002cac <HAL_GetTick>
 800657c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800657e:	e008      	b.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006580:	f7fc fb94 	bl	8002cac <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	2b64      	cmp	r3, #100	@ 0x64
 800658c:	d901      	bls.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e06d      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006592:	4b3a      	ldr	r3, [pc, #232]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0f0      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800659e:	4b36      	ldr	r3, [pc, #216]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d02e      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d027      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065bc:	4b2e      	ldr	r3, [pc, #184]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065be:	6a1b      	ldr	r3, [r3, #32]
 80065c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065c6:	4b2e      	ldr	r3, [pc, #184]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80065c8:	2201      	movs	r2, #1
 80065ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065cc:	4b2c      	ldr	r3, [pc, #176]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80065d2:	4a29      	ldr	r2, [pc, #164]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d014      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065e2:	f7fc fb63 	bl	8002cac <HAL_GetTick>
 80065e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065e8:	e00a      	b.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ea:	f7fc fb5f 	bl	8002cac <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d901      	bls.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e036      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006600:	4b1d      	ldr	r3, [pc, #116]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d0ee      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800660c:	4b1a      	ldr	r3, [pc, #104]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	4917      	ldr	r1, [pc, #92]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800661a:	4313      	orrs	r3, r2
 800661c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800661e:	7dfb      	ldrb	r3, [r7, #23]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d105      	bne.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006624:	4b14      	ldr	r3, [pc, #80]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006626:	69db      	ldr	r3, [r3, #28]
 8006628:	4a13      	ldr	r2, [pc, #76]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800662a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800662e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0302 	and.w	r3, r3, #2
 8006638:	2b00      	cmp	r3, #0
 800663a:	d008      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800663c:	4b0e      	ldr	r3, [pc, #56]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	490b      	ldr	r1, [pc, #44]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800664a:	4313      	orrs	r3, r2
 800664c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0310 	and.w	r3, r3, #16
 8006656:	2b00      	cmp	r3, #0
 8006658:	d008      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800665a:	4b07      	ldr	r3, [pc, #28]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	4904      	ldr	r1, [pc, #16]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006668:	4313      	orrs	r3, r2
 800666a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3718      	adds	r7, #24
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	40021000 	.word	0x40021000
 800667c:	40007000 	.word	0x40007000
 8006680:	42420440 	.word	0x42420440

08006684 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e076      	b.n	8006784 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669a:	2b00      	cmp	r3, #0
 800669c:	d108      	bne.n	80066b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066a6:	d009      	beq.n	80066bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	61da      	str	r2, [r3, #28]
 80066ae:	e005      	b.n	80066bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d106      	bne.n	80066dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fc f898 	bl	800280c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006704:	431a      	orrs	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800670e:	431a      	orrs	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	f003 0302 	and.w	r3, r3, #2
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	431a      	orrs	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800672c:	431a      	orrs	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006736:	431a      	orrs	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006740:	ea42 0103 	orr.w	r1, r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006748:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	430a      	orrs	r2, r1
 8006752:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	699b      	ldr	r3, [r3, #24]
 8006758:	0c1a      	lsrs	r2, r3, #16
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f002 0204 	and.w	r2, r2, #4
 8006762:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69da      	ldr	r2, [r3, #28]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006772:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b088      	sub	sp, #32
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	603b      	str	r3, [r7, #0]
 8006798:	4613      	mov	r3, r2
 800679a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800679c:	f7fc fa86 	bl	8002cac <HAL_GetTick>
 80067a0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80067a2:	88fb      	ldrh	r3, [r7, #6]
 80067a4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d001      	beq.n	80067b6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80067b2:	2302      	movs	r3, #2
 80067b4:	e12a      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <HAL_SPI_Transmit+0x36>
 80067bc:	88fb      	ldrh	r3, [r7, #6]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e122      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d101      	bne.n	80067d4 <HAL_SPI_Transmit+0x48>
 80067d0:	2302      	movs	r3, #2
 80067d2:	e11b      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2203      	movs	r2, #3
 80067e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	88fa      	ldrh	r2, [r7, #6]
 80067f4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	88fa      	ldrh	r2, [r7, #6]
 80067fa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006822:	d10f      	bne.n	8006844 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006832:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006842:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684e:	2b40      	cmp	r3, #64	@ 0x40
 8006850:	d007      	beq.n	8006862 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006860:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800686a:	d152      	bne.n	8006912 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d002      	beq.n	800687a <HAL_SPI_Transmit+0xee>
 8006874:	8b7b      	ldrh	r3, [r7, #26]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d145      	bne.n	8006906 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687e:	881a      	ldrh	r2, [r3, #0]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800688a:	1c9a      	adds	r2, r3, #2
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006894:	b29b      	uxth	r3, r3
 8006896:	3b01      	subs	r3, #1
 8006898:	b29a      	uxth	r2, r3
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800689e:	e032      	b.n	8006906 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f003 0302 	and.w	r3, r3, #2
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d112      	bne.n	80068d4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b2:	881a      	ldrh	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068be:	1c9a      	adds	r2, r3, #2
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80068d2:	e018      	b.n	8006906 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068d4:	f7fc f9ea 	bl	8002cac <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	683a      	ldr	r2, [r7, #0]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d803      	bhi.n	80068ec <HAL_SPI_Transmit+0x160>
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ea:	d102      	bne.n	80068f2 <HAL_SPI_Transmit+0x166>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d109      	bne.n	8006906 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e082      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800690a:	b29b      	uxth	r3, r3
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1c7      	bne.n	80068a0 <HAL_SPI_Transmit+0x114>
 8006910:	e053      	b.n	80069ba <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d002      	beq.n	8006920 <HAL_SPI_Transmit+0x194>
 800691a:	8b7b      	ldrh	r3, [r7, #26]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d147      	bne.n	80069b0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	330c      	adds	r3, #12
 800692a:	7812      	ldrb	r2, [r2, #0]
 800692c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800693c:	b29b      	uxth	r3, r3
 800693e:	3b01      	subs	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006946:	e033      	b.n	80069b0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0302 	and.w	r3, r3, #2
 8006952:	2b02      	cmp	r3, #2
 8006954:	d113      	bne.n	800697e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	330c      	adds	r3, #12
 8006960:	7812      	ldrb	r2, [r2, #0]
 8006962:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800697c:	e018      	b.n	80069b0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800697e:	f7fc f995 	bl	8002cac <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d803      	bhi.n	8006996 <HAL_SPI_Transmit+0x20a>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006994:	d102      	bne.n	800699c <HAL_SPI_Transmit+0x210>
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d109      	bne.n	80069b0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e02d      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1c6      	bne.n	8006948 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069ba:	69fa      	ldr	r2, [r7, #28]
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 fa5a 	bl	8006e78 <SPI_EndRxTxTransaction>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d002      	beq.n	80069d0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2220      	movs	r2, #32
 80069ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10a      	bne.n	80069ee <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069d8:	2300      	movs	r3, #0
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	617b      	str	r3, [r7, #20]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
  }
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3720      	adds	r7, #32
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b08a      	sub	sp, #40	@ 0x28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
 8006a20:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a22:	2301      	movs	r3, #1
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a26:	f7fc f941 	bl	8002cac <HAL_GetTick>
 8006a2a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a32:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006a3a:	887b      	ldrh	r3, [r7, #2]
 8006a3c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a3e:	7ffb      	ldrb	r3, [r7, #31]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d00c      	beq.n	8006a5e <HAL_SPI_TransmitReceive+0x4a>
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a4a:	d106      	bne.n	8006a5a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d102      	bne.n	8006a5a <HAL_SPI_TransmitReceive+0x46>
 8006a54:	7ffb      	ldrb	r3, [r7, #31]
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d001      	beq.n	8006a5e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e17f      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_SPI_TransmitReceive+0x5c>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <HAL_SPI_TransmitReceive+0x5c>
 8006a6a:	887b      	ldrh	r3, [r7, #2]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e174      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_SPI_TransmitReceive+0x6e>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e16d      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d003      	beq.n	8006a9e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2205      	movs	r2, #5
 8006a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	887a      	ldrh	r2, [r7, #2]
 8006aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	887a      	ldrh	r2, [r7, #2]
 8006ab4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	887a      	ldrh	r2, [r7, #2]
 8006ac0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	887a      	ldrh	r2, [r7, #2]
 8006ac6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ade:	2b40      	cmp	r3, #64	@ 0x40
 8006ae0:	d007      	beq.n	8006af2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006af0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006afa:	d17e      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <HAL_SPI_TransmitReceive+0xf6>
 8006b04:	8afb      	ldrh	r3, [r7, #22]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d16c      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0e:	881a      	ldrh	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b1a:	1c9a      	adds	r2, r3, #2
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b2e:	e059      	b.n	8006be4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d11b      	bne.n	8006b76 <HAL_SPI_TransmitReceive+0x162>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d016      	beq.n	8006b76 <HAL_SPI_TransmitReceive+0x162>
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d113      	bne.n	8006b76 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	881a      	ldrh	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5e:	1c9a      	adds	r2, r3, #2
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d119      	bne.n	8006bb8 <HAL_SPI_TransmitReceive+0x1a4>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d014      	beq.n	8006bb8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b98:	b292      	uxth	r2, r2
 8006b9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba0:	1c9a      	adds	r2, r3, #2
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	3b01      	subs	r3, #1
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bb8:	f7fc f878 	bl	8002cac <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d80d      	bhi.n	8006be4 <HAL_SPI_TransmitReceive+0x1d0>
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bce:	d009      	beq.n	8006be4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e0bc      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1a0      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x11c>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d19b      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x11c>
 8006bf8:	e082      	b.n	8006d00 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d002      	beq.n	8006c08 <HAL_SPI_TransmitReceive+0x1f4>
 8006c02:	8afb      	ldrh	r3, [r7, #22]
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d171      	bne.n	8006cec <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	330c      	adds	r3, #12
 8006c12:	7812      	ldrb	r2, [r2, #0]
 8006c14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3b01      	subs	r3, #1
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c2e:	e05d      	b.n	8006cec <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f003 0302 	and.w	r3, r3, #2
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d11c      	bne.n	8006c78 <HAL_SPI_TransmitReceive+0x264>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d017      	beq.n	8006c78 <HAL_SPI_TransmitReceive+0x264>
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d114      	bne.n	8006c78 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	330c      	adds	r3, #12
 8006c58:	7812      	ldrb	r2, [r2, #0]
 8006c5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c60:	1c5a      	adds	r2, r3, #1
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d119      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x2a6>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d014      	beq.n	8006cba <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c9a:	b2d2      	uxtb	r2, r2
 8006c9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cba:	f7fb fff7 	bl	8002cac <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d803      	bhi.n	8006cd2 <HAL_SPI_TransmitReceive+0x2be>
 8006cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd0:	d102      	bne.n	8006cd8 <HAL_SPI_TransmitReceive+0x2c4>
 8006cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d109      	bne.n	8006cec <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e038      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d19c      	bne.n	8006c30 <HAL_SPI_TransmitReceive+0x21c>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d197      	bne.n	8006c30 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d00:	6a3a      	ldr	r2, [r7, #32]
 8006d02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f000 f8b7 	bl	8006e78 <SPI_EndRxTxTransaction>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d008      	beq.n	8006d22 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2220      	movs	r2, #32
 8006d14:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e01d      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d10a      	bne.n	8006d40 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	613b      	str	r3, [r7, #16]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	613b      	str	r3, [r7, #16]
 8006d3e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e000      	b.n	8006d5e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
  }
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3728      	adds	r7, #40	@ 0x28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
	...

08006d68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b088      	sub	sp, #32
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	603b      	str	r3, [r7, #0]
 8006d74:	4613      	mov	r3, r2
 8006d76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d78:	f7fb ff98 	bl	8002cac <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d80:	1a9b      	subs	r3, r3, r2
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	4413      	add	r3, r2
 8006d86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d88:	f7fb ff90 	bl	8002cac <HAL_GetTick>
 8006d8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d8e:	4b39      	ldr	r3, [pc, #228]	@ (8006e74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	015b      	lsls	r3, r3, #5
 8006d94:	0d1b      	lsrs	r3, r3, #20
 8006d96:	69fa      	ldr	r2, [r7, #28]
 8006d98:	fb02 f303 	mul.w	r3, r2, r3
 8006d9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d9e:	e054      	b.n	8006e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da6:	d050      	beq.n	8006e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006da8:	f7fb ff80 	bl	8002cac <HAL_GetTick>
 8006dac:	4602      	mov	r2, r0
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	69fa      	ldr	r2, [r7, #28]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d902      	bls.n	8006dbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d13d      	bne.n	8006e3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dd6:	d111      	bne.n	8006dfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006de0:	d004      	beq.n	8006dec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dea:	d107      	bne.n	8006dfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e04:	d10f      	bne.n	8006e26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e017      	b.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d101      	bne.n	8006e44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	3b01      	subs	r3, #1
 8006e48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689a      	ldr	r2, [r3, #8]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4013      	ands	r3, r2
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	bf0c      	ite	eq
 8006e5a:	2301      	moveq	r3, #1
 8006e5c:	2300      	movne	r3, #0
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	461a      	mov	r2, r3
 8006e62:	79fb      	ldrb	r3, [r7, #7]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d19b      	bne.n	8006da0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3720      	adds	r7, #32
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20000004 	.word	0x20000004

08006e78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af02      	add	r7, sp, #8
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	2102      	movs	r1, #2
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f7ff ff6a 	bl	8006d68 <SPI_WaitFlagStateUntilTimeout>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d007      	beq.n	8006eaa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e9e:	f043 0220 	orr.w	r2, r3, #32
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e013      	b.n	8006ed2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	2180      	movs	r1, #128	@ 0x80
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f7ff ff57 	bl	8006d68 <SPI_WaitFlagStateUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d007      	beq.n	8006ed0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec4:	f043 0220 	orr.w	r2, r3, #32
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e000      	b.n	8006ed2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b082      	sub	sp, #8
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e041      	b.n	8006f70 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d106      	bne.n	8006f06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f7fb fccf 	bl	80028a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2202      	movs	r2, #2
 8006f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	3304      	adds	r3, #4
 8006f16:	4619      	mov	r1, r3
 8006f18:	4610      	mov	r0, r2
 8006f1a:	f000 fa5b 	bl	80073d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d001      	beq.n	8006f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e03a      	b.n	8007006 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2202      	movs	r2, #2
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68da      	ldr	r2, [r3, #12]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f042 0201 	orr.w	r2, r2, #1
 8006fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a18      	ldr	r2, [pc, #96]	@ (8007010 <HAL_TIM_Base_Start_IT+0x98>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00e      	beq.n	8006fd0 <HAL_TIM_Base_Start_IT+0x58>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fba:	d009      	beq.n	8006fd0 <HAL_TIM_Base_Start_IT+0x58>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a14      	ldr	r2, [pc, #80]	@ (8007014 <HAL_TIM_Base_Start_IT+0x9c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d004      	beq.n	8006fd0 <HAL_TIM_Base_Start_IT+0x58>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a13      	ldr	r2, [pc, #76]	@ (8007018 <HAL_TIM_Base_Start_IT+0xa0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d111      	bne.n	8006ff4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 0307 	and.w	r3, r3, #7
 8006fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2b06      	cmp	r3, #6
 8006fe0:	d010      	beq.n	8007004 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f042 0201 	orr.w	r2, r2, #1
 8006ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ff2:	e007      	b.n	8007004 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f042 0201 	orr.w	r2, r2, #1
 8007002:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	bc80      	pop	{r7}
 800700e:	4770      	bx	lr
 8007010:	40012c00 	.word	0x40012c00
 8007014:	40000400 	.word	0x40000400
 8007018:	40000800 	.word	0x40000800

0800701c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d020      	beq.n	8007080 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d01b      	beq.n	8007080 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f06f 0202 	mvn.w	r2, #2
 8007050:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	f003 0303 	and.w	r3, r3, #3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f998 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 800706c:	e005      	b.n	800707a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 f98b 	bl	800738a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f99a 	bl	80073ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f003 0304 	and.w	r3, r3, #4
 8007086:	2b00      	cmp	r3, #0
 8007088:	d020      	beq.n	80070cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f003 0304 	and.w	r3, r3, #4
 8007090:	2b00      	cmp	r3, #0
 8007092:	d01b      	beq.n	80070cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f06f 0204 	mvn.w	r2, #4
 800709c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2202      	movs	r2, #2
 80070a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d003      	beq.n	80070ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f972 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 80070b8:	e005      	b.n	80070c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f965 	bl	800738a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f974 	bl	80073ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f003 0308 	and.w	r3, r3, #8
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d020      	beq.n	8007118 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f003 0308 	and.w	r3, r3, #8
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d01b      	beq.n	8007118 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f06f 0208 	mvn.w	r2, #8
 80070e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2204      	movs	r2, #4
 80070ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	f003 0303 	and.w	r3, r3, #3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d003      	beq.n	8007106 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f94c 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8007104:	e005      	b.n	8007112 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f93f 	bl	800738a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f94e 	bl	80073ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	f003 0310 	and.w	r3, r3, #16
 800711e:	2b00      	cmp	r3, #0
 8007120:	d020      	beq.n	8007164 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f003 0310 	and.w	r3, r3, #16
 8007128:	2b00      	cmp	r3, #0
 800712a:	d01b      	beq.n	8007164 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f06f 0210 	mvn.w	r2, #16
 8007134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2208      	movs	r2, #8
 800713a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 f926 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8007150:	e005      	b.n	800715e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f919 	bl	800738a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f928 	bl	80073ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00c      	beq.n	8007188 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f06f 0201 	mvn.w	r2, #1
 8007180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f7fa fd80 	bl	8001c88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00c      	beq.n	80071ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007198:	2b00      	cmp	r3, #0
 800719a:	d007      	beq.n	80071ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80071a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fa7f 	bl	80076aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00c      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d007      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 f8f8 	bl	80073c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00c      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f003 0320 	and.w	r3, r3, #32
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d007      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0220 	mvn.w	r2, #32
 80071ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fa52 	bl	8007698 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071f4:	bf00      	nop
 80071f6:	3710      	adds	r7, #16
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007206:	2300      	movs	r3, #0
 8007208:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007210:	2b01      	cmp	r3, #1
 8007212:	d101      	bne.n	8007218 <HAL_TIM_ConfigClockSource+0x1c>
 8007214:	2302      	movs	r3, #2
 8007216:	e0b4      	b.n	8007382 <HAL_TIM_ConfigClockSource+0x186>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800723e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007250:	d03e      	beq.n	80072d0 <HAL_TIM_ConfigClockSource+0xd4>
 8007252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007256:	f200 8087 	bhi.w	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 800725a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800725e:	f000 8086 	beq.w	800736e <HAL_TIM_ConfigClockSource+0x172>
 8007262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007266:	d87f      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007268:	2b70      	cmp	r3, #112	@ 0x70
 800726a:	d01a      	beq.n	80072a2 <HAL_TIM_ConfigClockSource+0xa6>
 800726c:	2b70      	cmp	r3, #112	@ 0x70
 800726e:	d87b      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007270:	2b60      	cmp	r3, #96	@ 0x60
 8007272:	d050      	beq.n	8007316 <HAL_TIM_ConfigClockSource+0x11a>
 8007274:	2b60      	cmp	r3, #96	@ 0x60
 8007276:	d877      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007278:	2b50      	cmp	r3, #80	@ 0x50
 800727a:	d03c      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0xfa>
 800727c:	2b50      	cmp	r3, #80	@ 0x50
 800727e:	d873      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007280:	2b40      	cmp	r3, #64	@ 0x40
 8007282:	d058      	beq.n	8007336 <HAL_TIM_ConfigClockSource+0x13a>
 8007284:	2b40      	cmp	r3, #64	@ 0x40
 8007286:	d86f      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007288:	2b30      	cmp	r3, #48	@ 0x30
 800728a:	d064      	beq.n	8007356 <HAL_TIM_ConfigClockSource+0x15a>
 800728c:	2b30      	cmp	r3, #48	@ 0x30
 800728e:	d86b      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007290:	2b20      	cmp	r3, #32
 8007292:	d060      	beq.n	8007356 <HAL_TIM_ConfigClockSource+0x15a>
 8007294:	2b20      	cmp	r3, #32
 8007296:	d867      	bhi.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
 8007298:	2b00      	cmp	r3, #0
 800729a:	d05c      	beq.n	8007356 <HAL_TIM_ConfigClockSource+0x15a>
 800729c:	2b10      	cmp	r3, #16
 800729e:	d05a      	beq.n	8007356 <HAL_TIM_ConfigClockSource+0x15a>
 80072a0:	e062      	b.n	8007368 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072b2:	f000 f974 	bl	800759e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80072c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	609a      	str	r2, [r3, #8]
      break;
 80072ce:	e04f      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072e0:	f000 f95d 	bl	800759e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689a      	ldr	r2, [r3, #8]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072f2:	609a      	str	r2, [r3, #8]
      break;
 80072f4:	e03c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007302:	461a      	mov	r2, r3
 8007304:	f000 f8d4 	bl	80074b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2150      	movs	r1, #80	@ 0x50
 800730e:	4618      	mov	r0, r3
 8007310:	f000 f92b 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8007314:	e02c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007322:	461a      	mov	r2, r3
 8007324:	f000 f8f2 	bl	800750c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2160      	movs	r1, #96	@ 0x60
 800732e:	4618      	mov	r0, r3
 8007330:	f000 f91b 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8007334:	e01c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007342:	461a      	mov	r2, r3
 8007344:	f000 f8b4 	bl	80074b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2140      	movs	r1, #64	@ 0x40
 800734e:	4618      	mov	r0, r3
 8007350:	f000 f90b 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8007354:	e00c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4619      	mov	r1, r3
 8007360:	4610      	mov	r0, r2
 8007362:	f000 f902 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8007366:	e003      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	73fb      	strb	r3, [r7, #15]
      break;
 800736c:	e000      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800736e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007380:	7bfb      	ldrb	r3, [r7, #15]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007392:	bf00      	nop
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	bc80      	pop	{r7}
 800739a:	4770      	bx	lr

0800739c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr

080073c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr
	...

080073d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a2f      	ldr	r2, [pc, #188]	@ (80074a4 <TIM_Base_SetConfig+0xd0>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d00b      	beq.n	8007404 <TIM_Base_SetConfig+0x30>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f2:	d007      	beq.n	8007404 <TIM_Base_SetConfig+0x30>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a2c      	ldr	r2, [pc, #176]	@ (80074a8 <TIM_Base_SetConfig+0xd4>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d003      	beq.n	8007404 <TIM_Base_SetConfig+0x30>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a2b      	ldr	r2, [pc, #172]	@ (80074ac <TIM_Base_SetConfig+0xd8>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d108      	bne.n	8007416 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800740a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	4313      	orrs	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a22      	ldr	r2, [pc, #136]	@ (80074a4 <TIM_Base_SetConfig+0xd0>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d00b      	beq.n	8007436 <TIM_Base_SetConfig+0x62>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007424:	d007      	beq.n	8007436 <TIM_Base_SetConfig+0x62>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a1f      	ldr	r2, [pc, #124]	@ (80074a8 <TIM_Base_SetConfig+0xd4>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d003      	beq.n	8007436 <TIM_Base_SetConfig+0x62>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a1e      	ldr	r2, [pc, #120]	@ (80074ac <TIM_Base_SetConfig+0xd8>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d108      	bne.n	8007448 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800743c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	4313      	orrs	r3, r2
 8007446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	4313      	orrs	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68fa      	ldr	r2, [r7, #12]
 800745a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	689a      	ldr	r2, [r3, #8]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a0d      	ldr	r2, [pc, #52]	@ (80074a4 <TIM_Base_SetConfig+0xd0>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d103      	bne.n	800747c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	691a      	ldr	r2, [r3, #16]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	d005      	beq.n	800749a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	f023 0201 	bic.w	r2, r3, #1
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	611a      	str	r2, [r3, #16]
  }
}
 800749a:	bf00      	nop
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	bc80      	pop	{r7}
 80074a2:	4770      	bx	lr
 80074a4:	40012c00 	.word	0x40012c00
 80074a8:	40000400 	.word	0x40000400
 80074ac:	40000800 	.word	0x40000800

080074b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a1b      	ldr	r3, [r3, #32]
 80074c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f023 0201 	bic.w	r2, r3, #1
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	011b      	lsls	r3, r3, #4
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f023 030a 	bic.w	r3, r3, #10
 80074ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	621a      	str	r2, [r3, #32]
}
 8007502:	bf00      	nop
 8007504:	371c      	adds	r7, #28
 8007506:	46bd      	mov	sp, r7
 8007508:	bc80      	pop	{r7}
 800750a:	4770      	bx	lr

0800750c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800750c:	b480      	push	{r7}
 800750e:	b087      	sub	sp, #28
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6a1b      	ldr	r3, [r3, #32]
 800751c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	f023 0210 	bic.w	r2, r3, #16
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	031b      	lsls	r3, r3, #12
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	4313      	orrs	r3, r2
 8007540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007548:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	011b      	lsls	r3, r3, #4
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	621a      	str	r2, [r3, #32]
}
 8007560:	bf00      	nop
 8007562:	371c      	adds	r7, #28
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr

0800756a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800756a:	b480      	push	{r7}
 800756c:	b085      	sub	sp, #20
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007580:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4313      	orrs	r3, r2
 8007588:	f043 0307 	orr.w	r3, r3, #7
 800758c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	609a      	str	r2, [r3, #8]
}
 8007594:	bf00      	nop
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr

0800759e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800759e:	b480      	push	{r7}
 80075a0:	b087      	sub	sp, #28
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	60f8      	str	r0, [r7, #12]
 80075a6:	60b9      	str	r1, [r7, #8]
 80075a8:	607a      	str	r2, [r7, #4]
 80075aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	021a      	lsls	r2, r3, #8
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	431a      	orrs	r2, r3
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	697a      	ldr	r2, [r7, #20]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	609a      	str	r2, [r3, #8]
}
 80075d2:	bf00      	nop
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bc80      	pop	{r7}
 80075da:	4770      	bx	lr

080075dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e046      	b.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800761a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a16      	ldr	r2, [pc, #88]	@ (800768c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00e      	beq.n	8007656 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007640:	d009      	beq.n	8007656 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a12      	ldr	r2, [pc, #72]	@ (8007690 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d004      	beq.n	8007656 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a10      	ldr	r2, [pc, #64]	@ (8007694 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d10c      	bne.n	8007670 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800765c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	68ba      	ldr	r2, [r7, #8]
 8007664:	4313      	orrs	r3, r2
 8007666:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3714      	adds	r7, #20
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr
 800768c:	40012c00 	.word	0x40012c00
 8007690:	40000400 	.word	0x40000400
 8007694:	40000800 	.word	0x40000800

08007698 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bc80      	pop	{r7}
 80076a8:	4770      	bx	lr

080076aa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076b2:	bf00      	nop
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bc80      	pop	{r7}
 80076ba:	4770      	bx	lr

080076bc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80076c0:	4904      	ldr	r1, [pc, #16]	@ (80076d4 <MX_FATFS_Init+0x18>)
 80076c2:	4805      	ldr	r0, [pc, #20]	@ (80076d8 <MX_FATFS_Init+0x1c>)
 80076c4:	f003 ff10 	bl	800b4e8 <FATFS_LinkDriver>
 80076c8:	4603      	mov	r3, r0
 80076ca:	461a      	mov	r2, r3
 80076cc:	4b03      	ldr	r3, [pc, #12]	@ (80076dc <MX_FATFS_Init+0x20>)
 80076ce:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80076d0:	bf00      	nop
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	200025e4 	.word	0x200025e4
 80076d8:	20000010 	.word	0x20000010
 80076dc:	200025e0 	.word	0x200025e0

080076e0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80076e0:	b480      	push	{r7}
 80076e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80076e4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bc80      	pop	{r7}
 80076ec:	4770      	bx	lr

080076ee <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b082      	sub	sp, #8
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	4603      	mov	r3, r0
 80076f6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize(pdrv);
 80076f8:	79fb      	ldrb	r3, [r7, #7]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7f9 fdde 	bl	80012bc <SD_disk_initialize>
 8007700:	4603      	mov	r3, r0
 8007702:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007704:	4618      	mov	r0, r3
 8007706:	3708      	adds	r7, #8
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	4603      	mov	r3, r0
 8007714:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status(pdrv);
 8007716:	79fb      	ldrb	r3, [r7, #7]
 8007718:	4618      	mov	r0, r3
 800771a:	f7f9 feb5 	bl	8001488 <SD_disk_status>
 800771e:	4603      	mov	r3, r0
 8007720:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8007722:	4618      	mov	r0, r3
 8007724:	3708      	adds	r7, #8
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b084      	sub	sp, #16
 800772e:	af00      	add	r7, sp, #0
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	603b      	str	r3, [r7, #0]
 8007736:	4603      	mov	r3, r0
 8007738:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 800773a:	7bf8      	ldrb	r0, [r7, #15]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	68b9      	ldr	r1, [r7, #8]
 8007742:	f7f9 feb5 	bl	80014b0 <SD_disk_read>
 8007746:	4603      	mov	r3, r0
 8007748:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b084      	sub	sp, #16
 8007756:	af00      	add	r7, sp, #0
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
 800775c:	603b      	str	r3, [r7, #0]
 800775e:	4603      	mov	r3, r0
 8007760:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8007762:	7bf8      	ldrb	r0, [r7, #15]
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	68b9      	ldr	r1, [r7, #8]
 800776a:	f7f9 ff0b 	bl	8001584 <SD_disk_write>
 800776e:	4603      	mov	r3, r0
 8007770:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b082      	sub	sp, #8
 800777e:	af00      	add	r7, sp, #0
 8007780:	4603      	mov	r3, r0
 8007782:	603a      	str	r2, [r7, #0]
 8007784:	71fb      	strb	r3, [r7, #7]
 8007786:	460b      	mov	r3, r1
 8007788:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 800778a:	79fb      	ldrb	r3, [r7, #7]
 800778c:	79b9      	ldrb	r1, [r7, #6]
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	4618      	mov	r0, r3
 8007792:	f7f9 ff7b 	bl	800168c <SD_disk_ioctl>
 8007796:	4603      	mov	r3, r0
 8007798:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 800779a:	4618      	mov	r0, r3
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
	...

080077a4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	4603      	mov	r3, r0
 80077ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80077ae:	79fb      	ldrb	r3, [r7, #7]
 80077b0:	4a08      	ldr	r2, [pc, #32]	@ (80077d4 <disk_status+0x30>)
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4413      	add	r3, r2
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	79fa      	ldrb	r2, [r7, #7]
 80077bc:	4905      	ldr	r1, [pc, #20]	@ (80077d4 <disk_status+0x30>)
 80077be:	440a      	add	r2, r1
 80077c0:	7a12      	ldrb	r2, [r2, #8]
 80077c2:	4610      	mov	r0, r2
 80077c4:	4798      	blx	r3
 80077c6:	4603      	mov	r3, r0
 80077c8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	20002808 	.word	0x20002808

080077d8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	4603      	mov	r3, r0
 80077e0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80077e6:	79fb      	ldrb	r3, [r7, #7]
 80077e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007820 <disk_initialize+0x48>)
 80077ea:	5cd3      	ldrb	r3, [r2, r3]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d111      	bne.n	8007814 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80077f0:	79fb      	ldrb	r3, [r7, #7]
 80077f2:	4a0b      	ldr	r2, [pc, #44]	@ (8007820 <disk_initialize+0x48>)
 80077f4:	2101      	movs	r1, #1
 80077f6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80077f8:	79fb      	ldrb	r3, [r7, #7]
 80077fa:	4a09      	ldr	r2, [pc, #36]	@ (8007820 <disk_initialize+0x48>)
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	79fa      	ldrb	r2, [r7, #7]
 8007806:	4906      	ldr	r1, [pc, #24]	@ (8007820 <disk_initialize+0x48>)
 8007808:	440a      	add	r2, r1
 800780a:	7a12      	ldrb	r2, [r2, #8]
 800780c:	4610      	mov	r0, r2
 800780e:	4798      	blx	r3
 8007810:	4603      	mov	r3, r0
 8007812:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007814:	7bfb      	ldrb	r3, [r7, #15]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	20002808 	.word	0x20002808

08007824 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007824:	b590      	push	{r4, r7, lr}
 8007826:	b087      	sub	sp, #28
 8007828:	af00      	add	r7, sp, #0
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	607a      	str	r2, [r7, #4]
 800782e:	603b      	str	r3, [r7, #0]
 8007830:	4603      	mov	r3, r0
 8007832:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	4a0a      	ldr	r2, [pc, #40]	@ (8007860 <disk_read+0x3c>)
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	689c      	ldr	r4, [r3, #8]
 8007840:	7bfb      	ldrb	r3, [r7, #15]
 8007842:	4a07      	ldr	r2, [pc, #28]	@ (8007860 <disk_read+0x3c>)
 8007844:	4413      	add	r3, r2
 8007846:	7a18      	ldrb	r0, [r3, #8]
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	68b9      	ldr	r1, [r7, #8]
 800784e:	47a0      	blx	r4
 8007850:	4603      	mov	r3, r0
 8007852:	75fb      	strb	r3, [r7, #23]
  return res;
 8007854:	7dfb      	ldrb	r3, [r7, #23]
}
 8007856:	4618      	mov	r0, r3
 8007858:	371c      	adds	r7, #28
 800785a:	46bd      	mov	sp, r7
 800785c:	bd90      	pop	{r4, r7, pc}
 800785e:	bf00      	nop
 8007860:	20002808 	.word	0x20002808

08007864 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007864:	b590      	push	{r4, r7, lr}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	60b9      	str	r1, [r7, #8]
 800786c:	607a      	str	r2, [r7, #4]
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	4603      	mov	r3, r0
 8007872:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007874:	7bfb      	ldrb	r3, [r7, #15]
 8007876:	4a0a      	ldr	r2, [pc, #40]	@ (80078a0 <disk_write+0x3c>)
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	68dc      	ldr	r4, [r3, #12]
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	4a07      	ldr	r2, [pc, #28]	@ (80078a0 <disk_write+0x3c>)
 8007884:	4413      	add	r3, r2
 8007886:	7a18      	ldrb	r0, [r3, #8]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	68b9      	ldr	r1, [r7, #8]
 800788e:	47a0      	blx	r4
 8007890:	4603      	mov	r3, r0
 8007892:	75fb      	strb	r3, [r7, #23]
  return res;
 8007894:	7dfb      	ldrb	r3, [r7, #23]
}
 8007896:	4618      	mov	r0, r3
 8007898:	371c      	adds	r7, #28
 800789a:	46bd      	mov	sp, r7
 800789c:	bd90      	pop	{r4, r7, pc}
 800789e:	bf00      	nop
 80078a0:	20002808 	.word	0x20002808

080078a4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	4603      	mov	r3, r0
 80078ac:	603a      	str	r2, [r7, #0]
 80078ae:	71fb      	strb	r3, [r7, #7]
 80078b0:	460b      	mov	r3, r1
 80078b2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80078b4:	79fb      	ldrb	r3, [r7, #7]
 80078b6:	4a09      	ldr	r2, [pc, #36]	@ (80078dc <disk_ioctl+0x38>)
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	4413      	add	r3, r2
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	79fa      	ldrb	r2, [r7, #7]
 80078c2:	4906      	ldr	r1, [pc, #24]	@ (80078dc <disk_ioctl+0x38>)
 80078c4:	440a      	add	r2, r1
 80078c6:	7a10      	ldrb	r0, [r2, #8]
 80078c8:	79b9      	ldrb	r1, [r7, #6]
 80078ca:	683a      	ldr	r2, [r7, #0]
 80078cc:	4798      	blx	r3
 80078ce:	4603      	mov	r3, r0
 80078d0:	73fb      	strb	r3, [r7, #15]
  return res;
 80078d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	20002808 	.word	0x20002808

080078e0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80078e0:	b480      	push	{r7}
 80078e2:	b087      	sub	sp, #28
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80078f4:	e007      	b.n	8007906 <mem_cpy+0x26>
		*d++ = *s++;
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	1c53      	adds	r3, r2, #1
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	1c59      	adds	r1, r3, #1
 8007900:	6179      	str	r1, [r7, #20]
 8007902:	7812      	ldrb	r2, [r2, #0]
 8007904:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	1e5a      	subs	r2, r3, #1
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1f2      	bne.n	80078f6 <mem_cpy+0x16>
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
 8007914:	371c      	adds	r7, #28
 8007916:	46bd      	mov	sp, r7
 8007918:	bc80      	pop	{r7}
 800791a:	4770      	bx	lr

0800791c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800792c:	e005      	b.n	800793a <mem_set+0x1e>
		*d++ = (BYTE)val;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	1c5a      	adds	r2, r3, #1
 8007932:	617a      	str	r2, [r7, #20]
 8007934:	68ba      	ldr	r2, [r7, #8]
 8007936:	b2d2      	uxtb	r2, r2
 8007938:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	1e5a      	subs	r2, r3, #1
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1f4      	bne.n	800792e <mem_set+0x12>
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	bc80      	pop	{r7}
 800794e:	4770      	bx	lr

08007950 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8007950:	b480      	push	{r7}
 8007952:	b089      	sub	sp, #36	@ 0x24
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	61fb      	str	r3, [r7, #28]
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007964:	2300      	movs	r3, #0
 8007966:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8007968:	bf00      	nop
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	1e5a      	subs	r2, r3, #1
 800796e:	607a      	str	r2, [r7, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00d      	beq.n	8007990 <mem_cmp+0x40>
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	1c5a      	adds	r2, r3, #1
 8007978:	61fa      	str	r2, [r7, #28]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	4619      	mov	r1, r3
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	1c5a      	adds	r2, r3, #1
 8007982:	61ba      	str	r2, [r7, #24]
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	1acb      	subs	r3, r1, r3
 8007988:	617b      	str	r3, [r7, #20]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d0ec      	beq.n	800796a <mem_cmp+0x1a>
	return r;
 8007990:	697b      	ldr	r3, [r7, #20]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3724      	adds	r7, #36	@ 0x24
 8007996:	46bd      	mov	sp, r7
 8007998:	bc80      	pop	{r7}
 800799a:	4770      	bx	lr

0800799c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80079a6:	e002      	b.n	80079ae <chk_chr+0x12>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	3301      	adds	r3, #1
 80079ac:	607b      	str	r3, [r7, #4]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	781b      	ldrb	r3, [r3, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <chk_chr+0x26>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	461a      	mov	r2, r3
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	4293      	cmp	r3, r2
 80079c0:	d1f2      	bne.n	80079a8 <chk_chr+0xc>
	return *str;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	781b      	ldrb	r3, [r3, #0]
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr

080079d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079da:	2300      	movs	r3, #0
 80079dc:	60bb      	str	r3, [r7, #8]
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	60fb      	str	r3, [r7, #12]
 80079e2:	e03b      	b.n	8007a5c <chk_lock+0x8c>
		if (Files[i].fs) {	/* Existing entry */
 80079e4:	4931      	ldr	r1, [pc, #196]	@ (8007aac <chk_lock+0xdc>)
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	4613      	mov	r3, r2
 80079ea:	005b      	lsls	r3, r3, #1
 80079ec:	4413      	add	r3, r2
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	440b      	add	r3, r1
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d02c      	beq.n	8007a52 <chk_lock+0x82>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80079f8:	492c      	ldr	r1, [pc, #176]	@ (8007aac <chk_lock+0xdc>)
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4613      	mov	r3, r2
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	4413      	add	r3, r2
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	440b      	add	r3, r1
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d120      	bne.n	8007a56 <chk_lock+0x86>
				Files[i].clu == dp->sclust &&
 8007a14:	4925      	ldr	r1, [pc, #148]	@ (8007aac <chk_lock+0xdc>)
 8007a16:	68fa      	ldr	r2, [r7, #12]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	005b      	lsls	r3, r3, #1
 8007a1c:	4413      	add	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	440b      	add	r3, r1
 8007a22:	3304      	adds	r3, #4
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a2c:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d111      	bne.n	8007a56 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 8007a32:	491e      	ldr	r1, [pc, #120]	@ (8007aac <chk_lock+0xdc>)
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	4613      	mov	r3, r2
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	4413      	add	r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	440b      	add	r3, r1
 8007a40:	3308      	adds	r3, #8
 8007a42:	881a      	ldrh	r2, [r3, #0]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a4a:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d102      	bne.n	8007a56 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 8007a50:	e007      	b.n	8007a62 <chk_lock+0x92>
		} else {			/* Blank entry */
			be = 1;
 8007a52:	2301      	movs	r3, #1
 8007a54:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	60fb      	str	r3, [r7, #12]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d9c0      	bls.n	80079e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d109      	bne.n	8007a7c <chk_lock+0xac>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d102      	bne.n	8007a74 <chk_lock+0xa4>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d101      	bne.n	8007a78 <chk_lock+0xa8>
 8007a74:	2300      	movs	r3, #0
 8007a76:	e013      	b.n	8007aa0 <chk_lock+0xd0>
 8007a78:	2312      	movs	r3, #18
 8007a7a:	e011      	b.n	8007aa0 <chk_lock+0xd0>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10b      	bne.n	8007a9a <chk_lock+0xca>
 8007a82:	490a      	ldr	r1, [pc, #40]	@ (8007aac <chk_lock+0xdc>)
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	4613      	mov	r3, r2
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	4413      	add	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	440b      	add	r3, r1
 8007a90:	330a      	adds	r3, #10
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a98:	d101      	bne.n	8007a9e <chk_lock+0xce>
 8007a9a:	2310      	movs	r3, #16
 8007a9c:	e000      	b.n	8007aa0 <chk_lock+0xd0>
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bc80      	pop	{r7}
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	200025f0 	.word	0x200025f0

08007ab0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	e002      	b.n	8007ac2 <enq_lock+0x12>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	607b      	str	r3, [r7, #4]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d809      	bhi.n	8007adc <enq_lock+0x2c>
 8007ac8:	490a      	ldr	r1, [pc, #40]	@ (8007af4 <enq_lock+0x44>)
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	4613      	mov	r3, r2
 8007ace:	005b      	lsls	r3, r3, #1
 8007ad0:	4413      	add	r3, r2
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	440b      	add	r3, r1
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1ef      	bne.n	8007abc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	bf14      	ite	ne
 8007ae2:	2301      	movne	r3, #1
 8007ae4:	2300      	moveq	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bc80      	pop	{r7}
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	200025f0 	.word	0x200025f0

08007af8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
 8007b06:	e02e      	b.n	8007b66 <inc_lock+0x6e>
		if (Files[i].fs == dp->fs &&
 8007b08:	4958      	ldr	r1, [pc, #352]	@ (8007c6c <inc_lock+0x174>)
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	005b      	lsls	r3, r3, #1
 8007b10:	4413      	add	r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	440b      	add	r3, r1
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d11d      	bne.n	8007b60 <inc_lock+0x68>
			Files[i].clu == dp->sclust &&
 8007b24:	4951      	ldr	r1, [pc, #324]	@ (8007c6c <inc_lock+0x174>)
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	005b      	lsls	r3, r3, #1
 8007b2c:	4413      	add	r3, r2
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	440b      	add	r3, r1
 8007b32:	3304      	adds	r3, #4
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b3c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d10e      	bne.n	8007b60 <inc_lock+0x68>
			Files[i].idx == dp->index) break;
 8007b42:	494a      	ldr	r1, [pc, #296]	@ (8007c6c <inc_lock+0x174>)
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	4613      	mov	r3, r2
 8007b48:	005b      	lsls	r3, r3, #1
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	440b      	add	r3, r1
 8007b50:	3308      	adds	r3, #8
 8007b52:	881a      	ldrh	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b5a:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d006      	beq.n	8007b6e <inc_lock+0x76>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	3301      	adds	r3, #1
 8007b64:	60fb      	str	r3, [r7, #12]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d9cd      	bls.n	8007b08 <inc_lock+0x10>
 8007b6c:	e000      	b.n	8007b70 <inc_lock+0x78>
			Files[i].idx == dp->index) break;
 8007b6e:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d148      	bne.n	8007c08 <inc_lock+0x110>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
 8007b7a:	e002      	b.n	8007b82 <inc_lock+0x8a>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	60fb      	str	r3, [r7, #12]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d809      	bhi.n	8007b9c <inc_lock+0xa4>
 8007b88:	4938      	ldr	r1, [pc, #224]	@ (8007c6c <inc_lock+0x174>)
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	4613      	mov	r3, r2
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	4413      	add	r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	440b      	add	r3, r1
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1ef      	bne.n	8007b7c <inc_lock+0x84>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d101      	bne.n	8007ba6 <inc_lock+0xae>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	e05d      	b.n	8007c62 <inc_lock+0x16a>
		Files[i].fs = dp->fs;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bac:	6819      	ldr	r1, [r3, #0]
 8007bae:	482f      	ldr	r0, [pc, #188]	@ (8007c6c <inc_lock+0x174>)
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	005b      	lsls	r3, r3, #1
 8007bb6:	4413      	add	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4403      	add	r3, r0
 8007bbc:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bc4:	6899      	ldr	r1, [r3, #8]
 8007bc6:	4829      	ldr	r0, [pc, #164]	@ (8007c6c <inc_lock+0x174>)
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4613      	mov	r3, r2
 8007bcc:	005b      	lsls	r3, r3, #1
 8007bce:	4413      	add	r3, r2
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4403      	add	r3, r0
 8007bd4:	3304      	adds	r3, #4
 8007bd6:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bde:	88d8      	ldrh	r0, [r3, #6]
 8007be0:	4922      	ldr	r1, [pc, #136]	@ (8007c6c <inc_lock+0x174>)
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	4613      	mov	r3, r2
 8007be6:	005b      	lsls	r3, r3, #1
 8007be8:	4413      	add	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	440b      	add	r3, r1
 8007bee:	3308      	adds	r3, #8
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8007bf4:	491d      	ldr	r1, [pc, #116]	@ (8007c6c <inc_lock+0x174>)
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	005b      	lsls	r3, r3, #1
 8007bfc:	4413      	add	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	440b      	add	r3, r1
 8007c02:	330a      	adds	r3, #10
 8007c04:	2200      	movs	r2, #0
 8007c06:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00c      	beq.n	8007c28 <inc_lock+0x130>
 8007c0e:	4917      	ldr	r1, [pc, #92]	@ (8007c6c <inc_lock+0x174>)
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	4613      	mov	r3, r2
 8007c14:	005b      	lsls	r3, r3, #1
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	440b      	add	r3, r1
 8007c1c:	330a      	adds	r3, #10
 8007c1e:	881b      	ldrh	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d001      	beq.n	8007c28 <inc_lock+0x130>
 8007c24:	2300      	movs	r3, #0
 8007c26:	e01c      	b.n	8007c62 <inc_lock+0x16a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d10b      	bne.n	8007c46 <inc_lock+0x14e>
 8007c2e:	490f      	ldr	r1, [pc, #60]	@ (8007c6c <inc_lock+0x174>)
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	4613      	mov	r3, r2
 8007c34:	005b      	lsls	r3, r3, #1
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	440b      	add	r3, r1
 8007c3c:	330a      	adds	r3, #10
 8007c3e:	881b      	ldrh	r3, [r3, #0]
 8007c40:	3301      	adds	r3, #1
 8007c42:	b299      	uxth	r1, r3
 8007c44:	e001      	b.n	8007c4a <inc_lock+0x152>
 8007c46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007c4a:	4808      	ldr	r0, [pc, #32]	@ (8007c6c <inc_lock+0x174>)
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	005b      	lsls	r3, r3, #1
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4403      	add	r3, r0
 8007c58:	330a      	adds	r3, #10
 8007c5a:	460a      	mov	r2, r1
 8007c5c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	3301      	adds	r3, #1
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bc80      	pop	{r7}
 8007c6a:	4770      	bx	lr
 8007c6c:	200025f0 	.word	0x200025f0

08007c70 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	607b      	str	r3, [r7, #4]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d82e      	bhi.n	8007ce2 <dec_lock+0x72>
		n = Files[i].ctr;
 8007c84:	491b      	ldr	r1, [pc, #108]	@ (8007cf4 <dec_lock+0x84>)
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	005b      	lsls	r3, r3, #1
 8007c8c:	4413      	add	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	440b      	add	r3, r1
 8007c92:	330a      	adds	r3, #10
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007c98:	89fb      	ldrh	r3, [r7, #14]
 8007c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c9e:	d101      	bne.n	8007ca4 <dec_lock+0x34>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8007ca4:	89fb      	ldrh	r3, [r7, #14]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <dec_lock+0x40>
 8007caa:	89fb      	ldrh	r3, [r7, #14]
 8007cac:	3b01      	subs	r3, #1
 8007cae:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007cb0:	4910      	ldr	r1, [pc, #64]	@ (8007cf4 <dec_lock+0x84>)
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	005b      	lsls	r3, r3, #1
 8007cb8:	4413      	add	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	440b      	add	r3, r1
 8007cbe:	330a      	adds	r3, #10
 8007cc0:	89fa      	ldrh	r2, [r7, #14]
 8007cc2:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007cc4:	89fb      	ldrh	r3, [r7, #14]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d108      	bne.n	8007cdc <dec_lock+0x6c>
 8007cca:	490a      	ldr	r1, [pc, #40]	@ (8007cf4 <dec_lock+0x84>)
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	4413      	add	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	440b      	add	r3, r1
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	737b      	strb	r3, [r7, #13]
 8007ce0:	e001      	b.n	8007ce6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007ce6:	7b7b      	ldrb	r3, [r7, #13]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3714      	adds	r7, #20
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	200025f0 	.word	0x200025f0

08007cf8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007d00:	2300      	movs	r3, #0
 8007d02:	60fb      	str	r3, [r7, #12]
 8007d04:	e016      	b.n	8007d34 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007d06:	4910      	ldr	r1, [pc, #64]	@ (8007d48 <clear_lock+0x50>)
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	4413      	add	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	440b      	add	r3, r1
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d108      	bne.n	8007d2e <clear_lock+0x36>
 8007d1c:	490a      	ldr	r1, [pc, #40]	@ (8007d48 <clear_lock+0x50>)
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	4613      	mov	r3, r2
 8007d22:	005b      	lsls	r3, r3, #1
 8007d24:	4413      	add	r3, r2
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	440b      	add	r3, r1
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3301      	adds	r3, #1
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d9e5      	bls.n	8007d06 <clear_lock+0xe>
	}
}
 8007d3a:	bf00      	nop
 8007d3c:	bf00      	nop
 8007d3e:	3714      	adds	r7, #20
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bc80      	pop	{r7}
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	200025f0 	.word	0x200025f0

08007d4c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007d54:	2300      	movs	r3, #0
 8007d56:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d5e:	791b      	ldrb	r3, [r3, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d040      	beq.n	8007de6 <sync_window+0x9a>
		wsect = fs->winsect;	/* Current sector number */
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d6c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d74:	7858      	ldrb	r0, [r3, #1]
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	2301      	movs	r3, #1
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	f7ff fd72 	bl	8007864 <disk_write>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d002      	beq.n	8007d8c <sync_window+0x40>
			res = FR_DISK_ERR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	73fb      	strb	r3, [r7, #15]
 8007d8a:	e02c      	b.n	8007de6 <sync_window+0x9a>
		} else {
			fs->wflag = 0;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d92:	2200      	movs	r2, #0
 8007d94:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	1ad2      	subs	r2, r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d21b      	bcs.n	8007de6 <sync_window+0x9a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007db4:	78db      	ldrb	r3, [r3, #3]
 8007db6:	613b      	str	r3, [r7, #16]
 8007db8:	e012      	b.n	8007de0 <sync_window+0x94>
					wsect += fs->fsize;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dce:	7858      	ldrb	r0, [r3, #1]
 8007dd0:	6879      	ldr	r1, [r7, #4]
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	f7ff fd45 	bl	8007864 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	613b      	str	r3, [r7, #16]
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d8e9      	bhi.n	8007dba <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 8007de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d01e      	beq.n	8007e4a <move_window+0x5a>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff ff9d 	bl	8007d4c <sync_window>
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007e16:	7bfb      	ldrb	r3, [r7, #15]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d116      	bne.n	8007e4a <move_window+0x5a>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e22:	7858      	ldrb	r0, [r3, #1]
 8007e24:	6879      	ldr	r1, [r7, #4]
 8007e26:	2301      	movs	r3, #1
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	f7ff fcfb 	bl	8007824 <disk_read>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d004      	beq.n	8007e3e <move_window+0x4e>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007e34:	f04f 33ff 	mov.w	r3, #4294967295
 8007e38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e44:	461a      	mov	r2, r3
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	62d3      	str	r3, [r2, #44]	@ 0x2c
		}
	}
	return res;
 8007e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff ff75 	bl	8007d4c <sync_window>
 8007e62:	4603      	mov	r3, r0
 8007e64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007e66:	7bfb      	ldrb	r3, [r7, #15]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f040 80ad 	bne.w	8007fc8 <sync_fs+0x174>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	2b03      	cmp	r3, #3
 8007e78:	f040 8098 	bne.w	8007fac <sync_fs+0x158>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e82:	795b      	ldrb	r3, [r3, #5]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	f040 8091 	bne.w	8007fac <sync_fs+0x158>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e92:	895b      	ldrh	r3, [r3, #10]
 8007e94:	461a      	mov	r2, r3
 8007e96:	2100      	movs	r1, #0
 8007e98:	f7ff fd40 	bl	800791c <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2255      	movs	r2, #85	@ 0x55
 8007ea0:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	22aa      	movs	r2, #170	@ 0xaa
 8007ea8:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2252      	movs	r2, #82	@ 0x52
 8007eb0:	701a      	strb	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2252      	movs	r2, #82	@ 0x52
 8007eb6:	705a      	strb	r2, [r3, #1]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2261      	movs	r2, #97	@ 0x61
 8007ebc:	709a      	strb	r2, [r3, #2]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2241      	movs	r2, #65	@ 0x41
 8007ec2:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2272      	movs	r2, #114	@ 0x72
 8007ec8:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2272      	movs	r2, #114	@ 0x72
 8007ed0:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2241      	movs	r2, #65	@ 0x41
 8007ed8:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2261      	movs	r2, #97	@ 0x61
 8007ee0:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eea:	691b      	ldr	r3, [r3, #16]
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	0a1b      	lsrs	r3, r3, #8
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f883 21e9 	strb.w	r2, [r3, #489]	@ 0x1e9
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	0c1b      	lsrs	r3, r3, #16
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f883 21ea 	strb.w	r2, [r3, #490]	@ 0x1ea
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	0e1b      	lsrs	r3, r3, #24
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f883 21eb 	strb.w	r2, [r3, #491]	@ 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	0a1b      	lsrs	r3, r3, #8
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	0c1b      	lsrs	r3, r3, #16
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	0e1b      	lsrs	r3, r3, #24
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f7e:	69db      	ldr	r3, [r3, #28]
 8007f80:	3301      	adds	r3, #1
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007f88:	62d3      	str	r3, [r2, #44]	@ 0x2c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f90:	7858      	ldrb	r0, [r3, #1]
 8007f92:	6879      	ldr	r1, [r7, #4]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f7ff fc61 	bl	8007864 <disk_write>
			fs->fsi_flag = 0;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fa8:	2200      	movs	r2, #0
 8007faa:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fb2:	785b      	ldrb	r3, [r3, #1]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7ff fc73 	bl	80078a4 <disk_ioctl>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d001      	beq.n	8007fc8 <sync_fs+0x174>
			res = FR_DISK_ERR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	3b02      	subs	r3, #2
 8007fe0:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	3b02      	subs	r3, #2
 8007fec:	683a      	ldr	r2, [r7, #0]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d301      	bcc.n	8007ff6 <clust2sect+0x24>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	e00c      	b.n	8008010 <clust2sect+0x3e>
	return clst * fs->csize + fs->database;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ffc:	789b      	ldrb	r3, [r3, #2]
 8007ffe:	461a      	mov	r2, r3
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	fb03 f202 	mul.w	r2, r3, r2
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800800c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800800e:	4413      	add	r3, r2
}
 8008010:	4618      	mov	r0, r3
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	bc80      	pop	{r7}
 8008018:	4770      	bx	lr

0800801a <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b086      	sub	sp, #24
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b01      	cmp	r3, #1
 8008028:	d906      	bls.n	8008038 <get_fat+0x1e>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	429a      	cmp	r2, r3
 8008036:	d302      	bcc.n	800803e <get_fat+0x24>
		val = 1;	/* Internal error */
 8008038:	2301      	movs	r3, #1
 800803a:	617b      	str	r3, [r7, #20]
 800803c:	e0e3      	b.n	8008206 <get_fat+0x1ec>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800803e:	f04f 33ff 	mov.w	r3, #4294967295
 8008042:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	2b03      	cmp	r3, #3
 800804e:	f000 8097 	beq.w	8008180 <get_fat+0x166>
 8008052:	2b03      	cmp	r3, #3
 8008054:	f300 80cd 	bgt.w	80081f2 <get_fat+0x1d8>
 8008058:	2b01      	cmp	r3, #1
 800805a:	d002      	beq.n	8008062 <get_fat+0x48>
 800805c:	2b02      	cmp	r3, #2
 800805e:	d05e      	beq.n	800811e <get_fat+0x104>
 8008060:	e0c7      	b.n	80081f2 <get_fat+0x1d8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	085b      	lsrs	r3, r3, #1
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	4413      	add	r3, r2
 800806e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008076:	6a1a      	ldr	r2, [r3, #32]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800807e:	895b      	ldrh	r3, [r3, #10]
 8008080:	4619      	mov	r1, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	fbb3 f3f1 	udiv	r3, r3, r1
 8008088:	4413      	add	r3, r2
 800808a:	4619      	mov	r1, r3
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7ff feaf 	bl	8007df0 <move_window>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	f040 80af 	bne.w	80081f8 <get_fat+0x1de>
			wc = fs->win.d8[bc++ % SS(fs)];
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	1c5a      	adds	r2, r3, #1
 800809e:	60fa      	str	r2, [r7, #12]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80080a6:	8952      	ldrh	r2, [r2, #10]
 80080a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80080ac:	fb01 f202 	mul.w	r2, r1, r2
 80080b0:	1a9b      	subs	r3, r3, r2
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	5cd3      	ldrb	r3, [r2, r3]
 80080b6:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080be:	6a1a      	ldr	r2, [r3, #32]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080c6:	895b      	ldrh	r3, [r3, #10]
 80080c8:	4619      	mov	r1, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80080d0:	4413      	add	r3, r2
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7ff fe8b 	bl	8007df0 <move_window>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f040 808d 	bne.w	80081fc <get_fat+0x1e2>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080e8:	895b      	ldrh	r3, [r3, #10]
 80080ea:	461a      	mov	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80080f2:	fb01 f202 	mul.w	r2, r1, r2
 80080f6:	1a9b      	subs	r3, r3, r2
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	5cd3      	ldrb	r3, [r2, r3]
 80080fc:	021b      	lsls	r3, r3, #8
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	4313      	orrs	r3, r2
 8008102:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <get_fat+0xfa>
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	091b      	lsrs	r3, r3, #4
 8008112:	e002      	b.n	800811a <get_fat+0x100>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800811a:	617b      	str	r3, [r7, #20]
			break;
 800811c:	e073      	b.n	8008206 <get_fat+0x1ec>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008124:	6a1a      	ldr	r2, [r3, #32]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800812c:	895b      	ldrh	r3, [r3, #10]
 800812e:	085b      	lsrs	r3, r3, #1
 8008130:	b29b      	uxth	r3, r3
 8008132:	4619      	mov	r1, r3
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	fbb3 f3f1 	udiv	r3, r3, r1
 800813a:	4413      	add	r3, r2
 800813c:	4619      	mov	r1, r3
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7ff fe56 	bl	8007df0 <move_window>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d15a      	bne.n	8008200 <get_fat+0x1e6>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	005b      	lsls	r3, r3, #1
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008154:	8952      	ldrh	r2, [r2, #10]
 8008156:	fbb3 f1f2 	udiv	r1, r3, r2
 800815a:	fb01 f202 	mul.w	r2, r1, r2
 800815e:	1a9b      	subs	r3, r3, r2
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	4413      	add	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	3301      	adds	r3, #1
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	021b      	lsls	r3, r3, #8
 800816e:	b21a      	sxth	r2, r3
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	b21b      	sxth	r3, r3
 8008176:	4313      	orrs	r3, r2
 8008178:	b21b      	sxth	r3, r3
 800817a:	b29b      	uxth	r3, r3
 800817c:	617b      	str	r3, [r7, #20]
			break;
 800817e:	e042      	b.n	8008206 <get_fat+0x1ec>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008186:	6a1a      	ldr	r2, [r3, #32]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800818e:	895b      	ldrh	r3, [r3, #10]
 8008190:	089b      	lsrs	r3, r3, #2
 8008192:	b29b      	uxth	r3, r3
 8008194:	4619      	mov	r1, r3
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	fbb3 f3f1 	udiv	r3, r3, r1
 800819c:	4413      	add	r3, r2
 800819e:	4619      	mov	r1, r3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f7ff fe25 	bl	8007df0 <move_window>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d12b      	bne.n	8008204 <get_fat+0x1ea>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80081b6:	8952      	ldrh	r2, [r2, #10]
 80081b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80081bc:	fb01 f202 	mul.w	r2, r1, r2
 80081c0:	1a9b      	subs	r3, r3, r2
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	4413      	add	r3, r2
 80081c6:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	3303      	adds	r3, #3
 80081cc:	781b      	ldrb	r3, [r3, #0]
 80081ce:	061a      	lsls	r2, r3, #24
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	3302      	adds	r3, #2
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	041b      	lsls	r3, r3, #16
 80081d8:	431a      	orrs	r2, r3
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	3301      	adds	r3, #1
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	021b      	lsls	r3, r3, #8
 80081e2:	4313      	orrs	r3, r2
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	7812      	ldrb	r2, [r2, #0]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80081ee:	617b      	str	r3, [r7, #20]
			break;
 80081f0:	e009      	b.n	8008206 <get_fat+0x1ec>

		default:
			val = 1;	/* Internal error */
 80081f2:	2301      	movs	r3, #1
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	e006      	b.n	8008206 <get_fat+0x1ec>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80081f8:	bf00      	nop
 80081fa:	e004      	b.n	8008206 <get_fat+0x1ec>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80081fc:	bf00      	nop
 80081fe:	e002      	b.n	8008206 <get_fat+0x1ec>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008200:	bf00      	nop
 8008202:	e000      	b.n	8008206 <get_fat+0x1ec>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008204:	bf00      	nop
		}
	}

	return val;
 8008206:	697b      	ldr	r3, [r7, #20]
}
 8008208:	4618      	mov	r0, r3
 800820a:	3718      	adds	r7, #24
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b088      	sub	sp, #32
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d906      	bls.n	8008230 <put_fat+0x20>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008228:	695b      	ldr	r3, [r3, #20]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	429a      	cmp	r2, r3
 800822e:	d302      	bcc.n	8008236 <put_fat+0x26>
		res = FR_INT_ERR;
 8008230:	2302      	movs	r3, #2
 8008232:	77fb      	strb	r3, [r7, #31]
 8008234:	e13a      	b.n	80084ac <put_fat+0x29c>

	} else {
		switch (fs->fs_type) {
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	2b03      	cmp	r3, #3
 8008240:	f000 80d0 	beq.w	80083e4 <put_fat+0x1d4>
 8008244:	2b03      	cmp	r3, #3
 8008246:	f300 8127 	bgt.w	8008498 <put_fat+0x288>
 800824a:	2b01      	cmp	r3, #1
 800824c:	d003      	beq.n	8008256 <put_fat+0x46>
 800824e:	2b02      	cmp	r3, #2
 8008250:	f000 808f 	beq.w	8008372 <put_fat+0x162>
 8008254:	e120      	b.n	8008498 <put_fat+0x288>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	4413      	add	r3, r2
 8008262:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800826a:	6a1a      	ldr	r2, [r3, #32]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008272:	895b      	ldrh	r3, [r3, #10]
 8008274:	4619      	mov	r1, r3
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	fbb3 f3f1 	udiv	r3, r3, r1
 800827c:	4413      	add	r3, r2
 800827e:	4619      	mov	r1, r3
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f7ff fdb5 	bl	8007df0 <move_window>
 8008286:	4603      	mov	r3, r0
 8008288:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800828a:	7ffb      	ldrb	r3, [r7, #31]
 800828c:	2b00      	cmp	r3, #0
 800828e:	f040 8106 	bne.w	800849e <put_fat+0x28e>
			p = &fs->win.d8[bc++ % SS(fs)];
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	617a      	str	r2, [r7, #20]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800829e:	8952      	ldrh	r2, [r2, #10]
 80082a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80082a4:	fb01 f202 	mul.w	r2, r1, r2
 80082a8:	1a9b      	subs	r3, r3, r2
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	4413      	add	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00d      	beq.n	80082d6 <put_fat+0xc6>
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	b25b      	sxtb	r3, r3
 80082c0:	f003 030f 	and.w	r3, r3, #15
 80082c4:	b25a      	sxtb	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	011b      	lsls	r3, r3, #4
 80082cc:	b25b      	sxtb	r3, r3
 80082ce:	4313      	orrs	r3, r2
 80082d0:	b25b      	sxtb	r3, r3
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	e001      	b.n	80082da <put_fat+0xca>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	69ba      	ldr	r2, [r7, #24]
 80082dc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082e4:	2201      	movs	r2, #1
 80082e6:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082ee:	6a1a      	ldr	r2, [r3, #32]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082f6:	895b      	ldrh	r3, [r3, #10]
 80082f8:	4619      	mov	r1, r3
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8008300:	4413      	add	r3, r2
 8008302:	4619      	mov	r1, r3
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f7ff fd73 	bl	8007df0 <move_window>
 800830a:	4603      	mov	r3, r0
 800830c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800830e:	7ffb      	ldrb	r3, [r7, #31]
 8008310:	2b00      	cmp	r3, #0
 8008312:	f040 80c6 	bne.w	80084a2 <put_fat+0x292>
			p = &fs->win.d8[bc % SS(fs)];
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800831c:	895b      	ldrh	r3, [r3, #10]
 800831e:	461a      	mov	r2, r3
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	fbb3 f1f2 	udiv	r1, r3, r2
 8008326:	fb01 f202 	mul.w	r2, r1, r2
 800832a:	1a9b      	subs	r3, r3, r2
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	4413      	add	r3, r2
 8008330:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	f003 0301 	and.w	r3, r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	d003      	beq.n	8008344 <put_fat+0x134>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	091b      	lsrs	r3, r3, #4
 8008340:	b2db      	uxtb	r3, r3
 8008342:	e00e      	b.n	8008362 <put_fat+0x152>
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	b25b      	sxtb	r3, r3
 800834a:	f023 030f 	bic.w	r3, r3, #15
 800834e:	b25a      	sxtb	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	0a1b      	lsrs	r3, r3, #8
 8008354:	b25b      	sxtb	r3, r3
 8008356:	f003 030f 	and.w	r3, r3, #15
 800835a:	b25b      	sxtb	r3, r3
 800835c:	4313      	orrs	r3, r2
 800835e:	b25b      	sxtb	r3, r3
 8008360:	b2db      	uxtb	r3, r3
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800836c:	2201      	movs	r2, #1
 800836e:	711a      	strb	r2, [r3, #4]
			break;
 8008370:	e09c      	b.n	80084ac <put_fat+0x29c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008378:	6a1a      	ldr	r2, [r3, #32]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008380:	895b      	ldrh	r3, [r3, #10]
 8008382:	085b      	lsrs	r3, r3, #1
 8008384:	b29b      	uxth	r3, r3
 8008386:	4619      	mov	r1, r3
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	fbb3 f3f1 	udiv	r3, r3, r1
 800838e:	4413      	add	r3, r2
 8008390:	4619      	mov	r1, r3
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f7ff fd2c 	bl	8007df0 <move_window>
 8008398:	4603      	mov	r3, r0
 800839a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800839c:	7ffb      	ldrb	r3, [r7, #31]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f040 8081 	bne.w	80084a6 <put_fat+0x296>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	005b      	lsls	r3, r3, #1
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80083ae:	8952      	ldrh	r2, [r2, #10]
 80083b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80083b4:	fb01 f202 	mul.w	r2, r1, r2
 80083b8:	1a9b      	subs	r3, r3, r2
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	4413      	add	r3, r2
 80083be:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	701a      	strb	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	0a1b      	lsrs	r3, r3, #8
 80083ce:	b29a      	uxth	r2, r3
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	3301      	adds	r3, #1
 80083d4:	b2d2      	uxtb	r2, r2
 80083d6:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083de:	2201      	movs	r2, #1
 80083e0:	711a      	strb	r2, [r3, #4]
			break;
 80083e2:	e063      	b.n	80084ac <put_fat+0x29c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083ea:	6a1a      	ldr	r2, [r3, #32]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083f2:	895b      	ldrh	r3, [r3, #10]
 80083f4:	089b      	lsrs	r3, r3, #2
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	4619      	mov	r1, r3
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8008400:	4413      	add	r3, r2
 8008402:	4619      	mov	r1, r3
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f7ff fcf3 	bl	8007df0 <move_window>
 800840a:	4603      	mov	r3, r0
 800840c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800840e:	7ffb      	ldrb	r3, [r7, #31]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d14a      	bne.n	80084aa <put_fat+0x29a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800841e:	8952      	ldrh	r2, [r2, #10]
 8008420:	fbb3 f1f2 	udiv	r1, r3, r2
 8008424:	fb01 f202 	mul.w	r2, r1, r2
 8008428:	1a9b      	subs	r3, r3, r2
 800842a:	68fa      	ldr	r2, [r7, #12]
 800842c:	4413      	add	r3, r2
 800842e:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	3303      	adds	r3, #3
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	061a      	lsls	r2, r3, #24
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	3302      	adds	r3, #2
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	041b      	lsls	r3, r3, #16
 8008440:	431a      	orrs	r2, r3
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	3301      	adds	r3, #1
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	021b      	lsls	r3, r3, #8
 800844a:	4313      	orrs	r3, r2
 800844c:	69ba      	ldr	r2, [r7, #24]
 800844e:	7812      	ldrb	r2, [r2, #0]
 8008450:	4313      	orrs	r3, r2
 8008452:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	4313      	orrs	r3, r2
 800845a:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	b2da      	uxtb	r2, r3
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	701a      	strb	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	b29b      	uxth	r3, r3
 8008468:	0a1b      	lsrs	r3, r3, #8
 800846a:	b29a      	uxth	r2, r3
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	3301      	adds	r3, #1
 8008470:	b2d2      	uxtb	r2, r2
 8008472:	701a      	strb	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	0c1a      	lsrs	r2, r3, #16
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	3302      	adds	r3, #2
 800847c:	b2d2      	uxtb	r2, r2
 800847e:	701a      	strb	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	0e1a      	lsrs	r2, r3, #24
 8008484:	69bb      	ldr	r3, [r7, #24]
 8008486:	3303      	adds	r3, #3
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008492:	2201      	movs	r2, #1
 8008494:	711a      	strb	r2, [r3, #4]
			break;
 8008496:	e009      	b.n	80084ac <put_fat+0x29c>

		default :
			res = FR_INT_ERR;
 8008498:	2302      	movs	r3, #2
 800849a:	77fb      	strb	r3, [r7, #31]
 800849c:	e006      	b.n	80084ac <put_fat+0x29c>
			if (res != FR_OK) break;
 800849e:	bf00      	nop
 80084a0:	e004      	b.n	80084ac <put_fat+0x29c>
			if (res != FR_OK) break;
 80084a2:	bf00      	nop
 80084a4:	e002      	b.n	80084ac <put_fat+0x29c>
			if (res != FR_OK) break;
 80084a6:	bf00      	nop
 80084a8:	e000      	b.n	80084ac <put_fat+0x29c>
			if (res != FR_OK) break;
 80084aa:	bf00      	nop
		}
	}

	return res;
 80084ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3720      	adds	r7, #32
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b084      	sub	sp, #16
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
 80084be:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d906      	bls.n	80084d4 <remove_chain+0x1e>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80084cc:	695b      	ldr	r3, [r3, #20]
 80084ce:	683a      	ldr	r2, [r7, #0]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d302      	bcc.n	80084da <remove_chain+0x24>
		res = FR_INT_ERR;
 80084d4:	2302      	movs	r3, #2
 80084d6:	73fb      	strb	r3, [r7, #15]
 80084d8:	e049      	b.n	800856e <remove_chain+0xb8>

	} else {
		res = FR_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80084de:	e03b      	b.n	8008558 <remove_chain+0xa2>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80084e0:	6839      	ldr	r1, [r7, #0]
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fd99 	bl	800801a <get_fat>
 80084e8:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d03b      	beq.n	8008568 <remove_chain+0xb2>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d102      	bne.n	80084fc <remove_chain+0x46>
 80084f6:	2302      	movs	r3, #2
 80084f8:	73fb      	strb	r3, [r7, #15]
 80084fa:	e038      	b.n	800856e <remove_chain+0xb8>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008502:	d102      	bne.n	800850a <remove_chain+0x54>
 8008504:	2301      	movs	r3, #1
 8008506:	73fb      	strb	r3, [r7, #15]
 8008508:	e031      	b.n	800856e <remove_chain+0xb8>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800850a:	2200      	movs	r2, #0
 800850c:	6839      	ldr	r1, [r7, #0]
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f7ff fe7e 	bl	8008210 <put_fat>
 8008514:	4603      	mov	r3, r0
 8008516:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d126      	bne.n	800856c <remove_chain+0xb6>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852a:	d013      	beq.n	8008554 <remove_chain+0x9e>
				fs->free_clust++;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	3301      	adds	r3, #1
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800853c:	6113      	str	r3, [r2, #16]
				fs->fsi_flag |= 1;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008544:	795b      	ldrb	r3, [r3, #5]
 8008546:	f043 0301 	orr.w	r3, r3, #1
 800854a:	b2da      	uxtb	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008552:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800855e:	695b      	ldr	r3, [r3, #20]
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	429a      	cmp	r2, r3
 8008564:	d3bc      	bcc.n	80084e0 <remove_chain+0x2a>
 8008566:	e002      	b.n	800856e <remove_chain+0xb8>
			if (nxt == 0) break;				/* Empty cluster? */
 8008568:	bf00      	nop
 800856a:	e000      	b.n	800856e <remove_chain+0xb8>
			if (res != FR_OK) break;
 800856c:	bf00      	nop
		}
	}

	return res;
 800856e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d111      	bne.n	80085ac <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d006      	beq.n	80085a6 <create_chain+0x2e>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d31d      	bcc.n	80085e2 <create_chain+0x6a>
 80085a6:	2301      	movs	r3, #1
 80085a8:	613b      	str	r3, [r7, #16]
 80085aa:	e01a      	b.n	80085e2 <create_chain+0x6a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80085ac:	6839      	ldr	r1, [r7, #0]
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7ff fd33 	bl	800801a <get_fat>
 80085b4:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d801      	bhi.n	80085c0 <create_chain+0x48>
 80085bc:	2301      	movs	r3, #1
 80085be:	e07f      	b.n	80086c0 <create_chain+0x148>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c6:	d101      	bne.n	80085cc <create_chain+0x54>
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	e079      	b.n	80086c0 <create_chain+0x148>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085d2:	695b      	ldr	r3, [r3, #20]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d201      	bcs.n	80085de <create_chain+0x66>
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	e070      	b.n	80086c0 <create_chain+0x148>
		scl = clst;
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	3301      	adds	r3, #1
 80085ea:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d307      	bcc.n	800860a <create_chain+0x92>
			ncl = 2;
 80085fa:	2302      	movs	r3, #2
 80085fc:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80085fe:	697a      	ldr	r2, [r7, #20]
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	429a      	cmp	r2, r3
 8008604:	d901      	bls.n	800860a <create_chain+0x92>
 8008606:	2300      	movs	r3, #0
 8008608:	e05a      	b.n	80086c0 <create_chain+0x148>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800860a:	6979      	ldr	r1, [r7, #20]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7ff fd04 	bl	800801a <get_fat>
 8008612:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00e      	beq.n	8008638 <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008620:	d002      	beq.n	8008628 <create_chain+0xb0>
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	2b01      	cmp	r3, #1
 8008626:	d101      	bne.n	800862c <create_chain+0xb4>
			return cs;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	e049      	b.n	80086c0 <create_chain+0x148>
		if (ncl == scl) return 0;		/* No free cluster */
 800862c:	697a      	ldr	r2, [r7, #20]
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	429a      	cmp	r2, r3
 8008632:	d1d8      	bne.n	80085e6 <create_chain+0x6e>
 8008634:	2300      	movs	r3, #0
 8008636:	e043      	b.n	80086c0 <create_chain+0x148>
		if (cs == 0) break;				/* Found a free cluster */
 8008638:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800863a:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 800863e:	6979      	ldr	r1, [r7, #20]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7ff fde5 	bl	8008210 <put_fat>
 8008646:	4603      	mov	r3, r0
 8008648:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800864a:	7bfb      	ldrb	r3, [r7, #15]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d109      	bne.n	8008664 <create_chain+0xec>
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d006      	beq.n	8008664 <create_chain+0xec>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	6839      	ldr	r1, [r7, #0]
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f7ff fdd8 	bl	8008210 <put_fat>
 8008660:	4603      	mov	r3, r0
 8008662:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8008664:	7bfb      	ldrb	r3, [r7, #15]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d121      	bne.n	80086ae <create_chain+0x136>
		fs->last_clust = ncl;			/* Update FSINFO */
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008670:	461a      	mov	r2, r3
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	60d3      	str	r3, [r2, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008682:	d01c      	beq.n	80086be <create_chain+0x146>
			fs->free_clust--;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	3b01      	subs	r3, #1
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008694:	6113      	str	r3, [r2, #16]
			fs->fsi_flag |= 1;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800869c:	795b      	ldrb	r3, [r3, #5]
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	b2da      	uxtb	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086aa:	715a      	strb	r2, [r3, #5]
 80086ac:	e007      	b.n	80086be <create_chain+0x146>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80086ae:	7bfb      	ldrb	r3, [r7, #15]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d102      	bne.n	80086ba <create_chain+0x142>
 80086b4:	f04f 33ff 	mov.w	r3, #4294967295
 80086b8:	e000      	b.n	80086bc <create_chain+0x144>
 80086ba:	2301      	movs	r3, #1
 80086bc:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80086be:	697b      	ldr	r3, [r7, #20]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b087      	sub	sp, #28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086da:	3304      	adds	r3, #4
 80086dc:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086ea:	895b      	ldrh	r3, [r3, #10]
 80086ec:	461a      	mov	r2, r3
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80086fa:	6812      	ldr	r2, [r2, #0]
 80086fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008700:	7892      	ldrb	r2, [r2, #2]
 8008702:	fbb3 f3f2 	udiv	r3, r3, r2
 8008706:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	1d1a      	adds	r2, r3, #4
 800870c:	613a      	str	r2, [r7, #16]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d101      	bne.n	800871c <clmt_clust+0x54>
 8008718:	2300      	movs	r3, #0
 800871a:	e010      	b.n	800873e <clmt_clust+0x76>
		if (cl < ncl) break;	/* In this fragment? */
 800871c:	697a      	ldr	r2, [r7, #20]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	429a      	cmp	r2, r3
 8008722:	d307      	bcc.n	8008734 <clmt_clust+0x6c>
		cl -= ncl; tbl++;		/* Next fragment */
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	617b      	str	r3, [r7, #20]
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	3304      	adds	r3, #4
 8008730:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008732:	e7e9      	b.n	8008708 <clmt_clust+0x40>
		if (cl < ncl) break;	/* In this fragment? */
 8008734:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	4413      	add	r3, r2
}
 800873e:	4618      	mov	r0, r3
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b086      	sub	sp, #24
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	b29a      	uxth	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800875c:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	2b01      	cmp	r3, #1
 800876c:	d009      	beq.n	8008782 <dir_sdi+0x3a>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800877a:	695b      	ldr	r3, [r3, #20]
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	429a      	cmp	r2, r3
 8008780:	d301      	bcc.n	8008786 <dir_sdi+0x3e>
		return FR_INT_ERR;
 8008782:	2302      	movs	r3, #2
 8008784:	e0aa      	b.n	80088dc <dir_sdi+0x194>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d110      	bne.n	80087ae <dir_sdi+0x66>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	2b03      	cmp	r3, #3
 800879c:	d107      	bne.n	80087ae <dir_sdi+0x66>
		clst = dp->fs->dirbase;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ac:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d115      	bne.n	80087e0 <dir_sdi+0x98>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087c0:	891b      	ldrh	r3, [r3, #8]
 80087c2:	461a      	mov	r2, r3
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d301      	bcc.n	80087ce <dir_sdi+0x86>
			return FR_INT_ERR;
 80087ca:	2302      	movs	r3, #2
 80087cc:	e086      	b.n	80088dc <dir_sdi+0x194>
		sect = dp->fs->dirbase;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087dc:	613b      	str	r3, [r7, #16]
 80087de:	e043      	b.n	8008868 <dir_sdi+0x120>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087ec:	895b      	ldrh	r3, [r3, #10]
 80087ee:	095b      	lsrs	r3, r3, #5
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	461a      	mov	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008800:	789b      	ldrb	r3, [r3, #2]
 8008802:	fb02 f303 	mul.w	r3, r2, r3
 8008806:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8008808:	e021      	b.n	800884e <dir_sdi+0x106>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6979      	ldr	r1, [r7, #20]
 8008814:	4618      	mov	r0, r3
 8008816:	f7ff fc00 	bl	800801a <get_fat>
 800881a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008822:	d101      	bne.n	8008828 <dir_sdi+0xe0>
 8008824:	2301      	movs	r3, #1
 8008826:	e059      	b.n	80088dc <dir_sdi+0x194>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d909      	bls.n	8008842 <dir_sdi+0xfa>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	429a      	cmp	r2, r3
 8008840:	d301      	bcc.n	8008846 <dir_sdi+0xfe>
				return FR_INT_ERR;
 8008842:	2302      	movs	r3, #2
 8008844:	e04a      	b.n	80088dc <dir_sdi+0x194>
			idx -= ic;
 8008846:	683a      	ldr	r2, [r7, #0]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	1ad3      	subs	r3, r2, r3
 800884c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	429a      	cmp	r2, r3
 8008854:	d2d9      	bcs.n	800880a <dir_sdi+0xc2>
		}
		sect = clust2sect(dp->fs, clst);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	6979      	ldr	r1, [r7, #20]
 8008860:	4618      	mov	r0, r3
 8008862:	f7ff fbb6 	bl	8007fd2 <clust2sect>
 8008866:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800886e:	461a      	mov	r2, r3
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	60d3      	str	r3, [r2, #12]
	if (!sect) return FR_INT_ERR;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <dir_sdi+0x136>
 800887a:	2302      	movs	r3, #2
 800887c:	e02e      	b.n	80088dc <dir_sdi+0x194>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800888a:	895b      	ldrh	r3, [r3, #10]
 800888c:	095b      	lsrs	r3, r3, #5
 800888e:	b29b      	uxth	r3, r3
 8008890:	461a      	mov	r2, r3
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	fbb3 f2f2 	udiv	r2, r3, r2
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	4413      	add	r3, r2
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80088a2:	6113      	str	r3, [r2, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4618      	mov	r0, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088ba:	895b      	ldrh	r3, [r3, #10]
 80088bc:	095b      	lsrs	r3, r3, #5
 80088be:	b29b      	uxth	r3, r3
 80088c0:	461a      	mov	r2, r3
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80088c8:	fb01 f202 	mul.w	r2, r1, r2
 80088cc:	1a9b      	subs	r3, r3, r2
 80088ce:	015b      	lsls	r3, r3, #5
 80088d0:	4403      	add	r3, r0
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80088d8:	6153      	str	r3, [r2, #20]

	return FR_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3718      	adds	r7, #24
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80088e4:	b590      	push	{r4, r7, lr}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088f4:	88db      	ldrh	r3, [r3, #6]
 80088f6:	3301      	adds	r3, #1
 80088f8:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d005      	beq.n	800890e <dir_next+0x2a>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d101      	bne.n	8008912 <dir_next+0x2e>
		return FR_NO_FILE;
 800890e:	2304      	movs	r3, #4
 8008910:	e12e      	b.n	8008b70 <dir_next+0x28c>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800891e:	895b      	ldrh	r3, [r3, #10]
 8008920:	095b      	lsrs	r3, r3, #5
 8008922:	b29b      	uxth	r3, r3
 8008924:	461a      	mov	r2, r3
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	fbb3 f1f2 	udiv	r1, r3, r2
 800892c:	fb01 f202 	mul.w	r2, r1, r2
 8008930:	1a9b      	subs	r3, r3, r2
 8008932:	2b00      	cmp	r3, #0
 8008934:	f040 80fa 	bne.w	8008b2c <dir_next+0x248>
		dp->sect++;					/* Next sector */
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	3301      	adds	r3, #1
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008948:	6113      	str	r3, [r2, #16]

		if (!dp->clust) {		/* Static table */
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008950:	68db      	ldr	r3, [r3, #12]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10d      	bne.n	8008972 <dir_next+0x8e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008962:	891b      	ldrh	r3, [r3, #8]
 8008964:	461a      	mov	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	4293      	cmp	r3, r2
 800896a:	f0c0 80df 	bcc.w	8008b2c <dir_next+0x248>
				return FR_NO_FILE;
 800896e:	2304      	movs	r3, #4
 8008970:	e0fe      	b.n	8008b70 <dir_next+0x28c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800897e:	895b      	ldrh	r3, [r3, #10]
 8008980:	095b      	lsrs	r3, r3, #5
 8008982:	b29b      	uxth	r3, r3
 8008984:	461a      	mov	r2, r3
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	fbb3 f3f2 	udiv	r3, r3, r2
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008992:	6812      	ldr	r2, [r2, #0]
 8008994:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008998:	7892      	ldrb	r2, [r2, #2]
 800899a:	3a01      	subs	r2, #1
 800899c:	4013      	ands	r3, r2
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f040 80c4 	bne.w	8008b2c <dir_next+0x248>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	4619      	mov	r1, r3
 80089b6:	4610      	mov	r0, r2
 80089b8:	f7ff fb2f 	bl	800801a <get_fat>
 80089bc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d801      	bhi.n	80089c8 <dir_next+0xe4>
 80089c4:	2302      	movs	r3, #2
 80089c6:	e0d3      	b.n	8008b70 <dir_next+0x28c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ce:	d101      	bne.n	80089d4 <dir_next+0xf0>
 80089d0:	2301      	movs	r3, #1
 80089d2:	e0cd      	b.n	8008b70 <dir_next+0x28c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	f0c0 808e 	bcc.w	8008b06 <dir_next+0x222>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d101      	bne.n	80089f4 <dir_next+0x110>
 80089f0:	2304      	movs	r3, #4
 80089f2:	e0bd      	b.n	8008b70 <dir_next+0x28c>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	4619      	mov	r1, r3
 8008a06:	4610      	mov	r0, r2
 8008a08:	f7ff fdb6 	bl	8008578 <create_chain>
 8008a0c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d101      	bne.n	8008a18 <dir_next+0x134>
 8008a14:	2307      	movs	r3, #7
 8008a16:	e0ab      	b.n	8008b70 <dir_next+0x28c>
					if (clst == 1) return FR_INT_ERR;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d101      	bne.n	8008a22 <dir_next+0x13e>
 8008a1e:	2302      	movs	r3, #2
 8008a20:	e0a6      	b.n	8008b70 <dir_next+0x28c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a28:	d101      	bne.n	8008a2e <dir_next+0x14a>
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e0a0      	b.n	8008b70 <dir_next+0x28c>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff f988 	bl	8007d4c <sync_window>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d001      	beq.n	8008a46 <dir_next+0x162>
 8008a42:	2301      	movs	r3, #1
 8008a44:	e094      	b.n	8008b70 <dir_next+0x28c>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4618      	mov	r0, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a5c:	895b      	ldrh	r3, [r3, #10]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	2100      	movs	r1, #0
 8008a62:	f7fe ff5b 	bl	800791c <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a74:	681c      	ldr	r4, [r3, #0]
 8008a76:	6979      	ldr	r1, [r7, #20]
 8008a78:	4610      	mov	r0, r2
 8008a7a:	f7ff faaa 	bl	8007fd2 <clust2sect>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 8008a84:	62d3      	str	r3, [r2, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8008a86:	2300      	movs	r3, #0
 8008a88:	613b      	str	r3, [r7, #16]
 8008a8a:	e021      	b.n	8008ad0 <dir_next+0x1ec>
						dp->fs->wflag = 1;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a98:	2201      	movs	r2, #1
 8008a9a:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7ff f951 	bl	8007d4c <sync_window>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d001      	beq.n	8008ab4 <dir_next+0x1d0>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e05d      	b.n	8008b70 <dir_next+0x28c>
						dp->fs->winsect++;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 8008ac0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008ac2:	3201      	adds	r2, #1
 8008ac4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	3301      	adds	r3, #1
 8008ace:	613b      	str	r3, [r7, #16]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008adc:	789b      	ldrb	r3, [r3, #2]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d3d2      	bcc.n	8008a8c <dir_next+0x1a8>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008af2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	1acb      	subs	r3, r1, r3
 8008b00:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008b04:	62d3      	str	r3, [r2, #44]	@ 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	60d3      	str	r3, [r2, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	6979      	ldr	r1, [r7, #20]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7ff fa58 	bl	8007fd2 <clust2sect>
 8008b22:	4602      	mov	r2, r0
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b2a:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	b29a      	uxth	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b36:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4618      	mov	r0, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b4e:	895b      	ldrh	r3, [r3, #10]
 8008b50:	095b      	lsrs	r3, r3, #5
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	461a      	mov	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b5c:	fb01 f202 	mul.w	r2, r1, r2
 8008b60:	1a9b      	subs	r3, r3, r2
 8008b62:	015b      	lsls	r3, r3, #5
 8008b64:	4403      	add	r3, r0
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008b6c:	6153      	str	r3, [r2, #20]

	return FR_OK;
 8008b6e:	2300      	movs	r3, #0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	371c      	adds	r7, #28
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd90      	pop	{r4, r7, pc}

08008b78 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8008b82:	2100      	movs	r1, #0
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7ff fddf 	bl	8008748 <dir_sdi>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008b8e:	7bfb      	ldrb	r3, [r7, #15]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d135      	bne.n	8008c00 <dir_alloc+0x88>
		n = 0;
 8008b94:	2300      	movs	r3, #0
 8008b96:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ba6:	691b      	ldr	r3, [r3, #16]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	4610      	mov	r0, r2
 8008bac:	f7ff f920 	bl	8007df0 <move_window>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d121      	bne.n	8008bfe <dir_alloc+0x86>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	2be5      	cmp	r3, #229	@ 0xe5
 8008bc6:	d006      	beq.n	8008bd6 <dir_alloc+0x5e>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bce:	695b      	ldr	r3, [r3, #20]
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d107      	bne.n	8008be6 <dir_alloc+0x6e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	60bb      	str	r3, [r7, #8]
 8008bdc:	68ba      	ldr	r2, [r7, #8]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d102      	bne.n	8008bea <dir_alloc+0x72>
 8008be4:	e00c      	b.n	8008c00 <dir_alloc+0x88>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008be6:	2300      	movs	r3, #0
 8008be8:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8008bea:	2101      	movs	r1, #1
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f7ff fe79 	bl	80088e4 <dir_next>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8008bf6:	7bfb      	ldrb	r3, [r7, #15]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d0cd      	beq.n	8008b98 <dir_alloc+0x20>
 8008bfc:	e000      	b.n	8008c00 <dir_alloc+0x88>
			if (res != FR_OK) break;
 8008bfe:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008c00:	7bfb      	ldrb	r3, [r7, #15]
 8008c02:	2b04      	cmp	r3, #4
 8008c04:	d101      	bne.n	8008c0a <dir_alloc+0x92>
 8008c06:	2307      	movs	r3, #7
 8008c08:	73fb      	strb	r3, [r7, #15]
	return res;
 8008c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	331b      	adds	r3, #27
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	021b      	lsls	r3, r3, #8
 8008c26:	b21a      	sxth	r2, r3
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	331a      	adds	r3, #26
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	b21b      	sxth	r3, r3
 8008c30:	4313      	orrs	r3, r2
 8008c32:	b21b      	sxth	r3, r3
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b03      	cmp	r3, #3
 8008c42:	d10f      	bne.n	8008c64 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	3315      	adds	r3, #21
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	021b      	lsls	r3, r3, #8
 8008c4c:	b21a      	sxth	r2, r3
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	3314      	adds	r3, #20
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	b21b      	sxth	r3, r3
 8008c56:	4313      	orrs	r3, r2
 8008c58:	b21b      	sxth	r3, r3
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	041b      	lsls	r3, r3, #16
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

	return cl;
 8008c64:	68fb      	ldr	r3, [r7, #12]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3714      	adds	r7, #20
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bc80      	pop	{r7}
 8008c6e:	4770      	bx	lr

08008c70 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	331a      	adds	r3, #26
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	b2d2      	uxtb	r2, r2
 8008c82:	701a      	strb	r2, [r3, #0]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	0a1b      	lsrs	r3, r3, #8
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	331b      	adds	r3, #27
 8008c90:	b2d2      	uxtb	r2, r2
 8008c92:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	0c1a      	lsrs	r2, r3, #16
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	3314      	adds	r3, #20
 8008c9c:	b2d2      	uxtb	r2, r2
 8008c9e:	701a      	strb	r2, [r3, #0]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	0c1b      	lsrs	r3, r3, #16
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	0a1b      	lsrs	r3, r3, #8
 8008ca8:	b29a      	uxth	r2, r3
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	3315      	adds	r3, #21
 8008cae:	b2d2      	uxtb	r2, r2
 8008cb0:	701a      	strb	r2, [r3, #0]
}
 8008cb2:	bf00      	nop
 8008cb4:	370c      	adds	r7, #12
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bc80      	pop	{r7}
 8008cba:	4770      	bx	lr

08008cbc <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b086      	sub	sp, #24
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cce:	1e5a      	subs	r2, r3, #1
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	4413      	add	r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	4413      	add	r3, r2
 8008cda:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	613b      	str	r3, [r7, #16]
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8008ce4:	4a2b      	ldr	r2, [pc, #172]	@ (8008d94 <cmp_lfn+0xd8>)
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	4413      	add	r3, r2
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	3301      	adds	r3, #1
 8008cee:	683a      	ldr	r2, [r7, #0]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	021b      	lsls	r3, r3, #8
 8008cf6:	b21a      	sxth	r2, r3
 8008cf8:	4926      	ldr	r1, [pc, #152]	@ (8008d94 <cmp_lfn+0xd8>)
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	440b      	add	r3, r1
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	4619      	mov	r1, r3
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	440b      	add	r3, r1
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	b21b      	sxth	r3, r3
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	b21b      	sxth	r3, r3
 8008d0e:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8008d10:	89fb      	ldrh	r3, [r7, #14]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d019      	beq.n	8008d4a <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8008d16:	89bb      	ldrh	r3, [r7, #12]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f002 fc2f 	bl	800b57c <ff_wtoupper>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	2bfe      	cmp	r3, #254	@ 0xfe
 8008d26:	d80e      	bhi.n	8008d46 <cmp_lfn+0x8a>
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	1c5a      	adds	r2, r3, #1
 8008d2c:	617a      	str	r2, [r7, #20]
 8008d2e:	005b      	lsls	r3, r3, #1
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	4413      	add	r3, r2
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	4618      	mov	r0, r3
 8008d38:	f002 fc20 	bl	800b57c <ff_wtoupper>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	461a      	mov	r2, r3
 8008d40:	89fb      	ldrh	r3, [r7, #14]
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d008      	beq.n	8008d58 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8008d46:	2300      	movs	r3, #0
 8008d48:	e01f      	b.n	8008d8a <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8008d4a:	89bb      	ldrh	r3, [r7, #12]
 8008d4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d001      	beq.n	8008d58 <cmp_lfn+0x9c>
 8008d54:	2300      	movs	r3, #0
 8008d56:	e018      	b.n	8008d8a <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	613b      	str	r3, [r7, #16]
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	2b0c      	cmp	r3, #12
 8008d62:	d9bf      	bls.n	8008ce4 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d00b      	beq.n	8008d88 <cmp_lfn+0xcc>
 8008d70:	89fb      	ldrh	r3, [r7, #14]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d008      	beq.n	8008d88 <cmp_lfn+0xcc>
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	005b      	lsls	r3, r3, #1
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	881b      	ldrh	r3, [r3, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d001      	beq.n	8008d88 <cmp_lfn+0xcc>
		return 0;
 8008d84:	2300      	movs	r3, #0
 8008d86:	e000      	b.n	8008d8a <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8008d88:	2301      	movs	r3, #1
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3718      	adds	r7, #24
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	0800e438 	.word	0x0800e438

08008d98 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b089      	sub	sp, #36	@ 0x24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	4611      	mov	r1, r2
 8008da4:	461a      	mov	r2, r3
 8008da6:	460b      	mov	r3, r1
 8008da8:	71fb      	strb	r3, [r7, #7]
 8008daa:	4613      	mov	r3, r2
 8008dac:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	330d      	adds	r3, #13
 8008db2:	79ba      	ldrb	r2, [r7, #6]
 8008db4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	330b      	adds	r3, #11
 8008dba:	220f      	movs	r2, #15
 8008dbc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	330c      	adds	r3, #12
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	331a      	adds	r3, #26
 8008dca:	2200      	movs	r2, #0
 8008dcc:	701a      	strb	r2, [r3, #0]
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	331b      	adds	r3, #27
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8008dd6:	79fb      	ldrb	r3, [r7, #7]
 8008dd8:	1e5a      	subs	r2, r3, #1
 8008dda:	4613      	mov	r3, r2
 8008ddc:	005b      	lsls	r3, r3, #1
 8008dde:	4413      	add	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	4413      	add	r3, r2
 8008de4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008de6:	2300      	movs	r3, #0
 8008de8:	82fb      	strh	r3, [r7, #22]
 8008dea:	2300      	movs	r3, #0
 8008dec:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8008dee:	8afb      	ldrh	r3, [r7, #22]
 8008df0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d007      	beq.n	8008e08 <fit_lfn+0x70>
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	61fa      	str	r2, [r7, #28]
 8008dfe:	005b      	lsls	r3, r3, #1
 8008e00:	68fa      	ldr	r2, [r7, #12]
 8008e02:	4413      	add	r3, r2
 8008e04:	881b      	ldrh	r3, [r3, #0]
 8008e06:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8008e08:	4a1c      	ldr	r2, [pc, #112]	@ (8008e7c <fit_lfn+0xe4>)
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	461a      	mov	r2, r3
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	4413      	add	r3, r2
 8008e16:	8afa      	ldrh	r2, [r7, #22]
 8008e18:	b2d2      	uxtb	r2, r2
 8008e1a:	701a      	strb	r2, [r3, #0]
 8008e1c:	8afb      	ldrh	r3, [r7, #22]
 8008e1e:	0a1b      	lsrs	r3, r3, #8
 8008e20:	b299      	uxth	r1, r3
 8008e22:	4a16      	ldr	r2, [pc, #88]	@ (8008e7c <fit_lfn+0xe4>)
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	4413      	add	r3, r2
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	4413      	add	r3, r2
 8008e30:	b2ca      	uxtb	r2, r1
 8008e32:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8008e34:	8afb      	ldrh	r3, [r7, #22]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d102      	bne.n	8008e40 <fit_lfn+0xa8>
 8008e3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008e3e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	3301      	adds	r3, #1
 8008e44:	61bb      	str	r3, [r7, #24]
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	2b0c      	cmp	r3, #12
 8008e4a:	d9d0      	bls.n	8008dee <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8008e4c:	8afb      	ldrh	r3, [r7, #22]
 8008e4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d006      	beq.n	8008e64 <fit_lfn+0xcc>
 8008e56:	69fb      	ldr	r3, [r7, #28]
 8008e58:	005b      	lsls	r3, r3, #1
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	881b      	ldrh	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d103      	bne.n	8008e6c <fit_lfn+0xd4>
 8008e64:	79fb      	ldrb	r3, [r7, #7]
 8008e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e6a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	79fa      	ldrb	r2, [r7, #7]
 8008e70:	701a      	strb	r2, [r3, #0]
}
 8008e72:	bf00      	nop
 8008e74:	3724      	adds	r7, #36	@ 0x24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bc80      	pop	{r7}
 8008e7a:	4770      	bx	lr
 8008e7c:	0800e438 	.word	0x0800e438

08008e80 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b08c      	sub	sp, #48	@ 0x30
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	607a      	str	r2, [r7, #4]
 8008e8c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008e8e:	220b      	movs	r2, #11
 8008e90:	68b9      	ldr	r1, [r7, #8]
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f7fe fd24 	bl	80078e0 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	2b05      	cmp	r3, #5
 8008e9c:	d92b      	bls.n	8008ef6 <gen_numname+0x76>
		sr = seq;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008ea2:	e022      	b.n	8008eea <gen_numname+0x6a>
			wc = *lfn++;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	1c9a      	adds	r2, r3, #2
 8008ea8:	607a      	str	r2, [r7, #4]
 8008eaa:	881b      	ldrh	r3, [r3, #0]
 8008eac:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8008eae:	2300      	movs	r3, #0
 8008eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008eb2:	e017      	b.n	8008ee4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	005a      	lsls	r2, r3, #1
 8008eb8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008eba:	f003 0301 	and.w	r3, r3, #1
 8008ebe:	4413      	add	r3, r2
 8008ec0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008ec2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008ec4:	085b      	lsrs	r3, r3, #1
 8008ec6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d005      	beq.n	8008ede <gen_numname+0x5e>
 8008ed2:	69fb      	ldr	r3, [r7, #28]
 8008ed4:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8008ed8:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8008edc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee6:	2b0f      	cmp	r3, #15
 8008ee8:	d9e4      	bls.n	8008eb4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	881b      	ldrh	r3, [r3, #0]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1d8      	bne.n	8008ea4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008ef6:	2307      	movs	r3, #7
 8008ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (seq % 16) + '0';
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	f003 030f 	and.w	r3, r3, #15
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	3330      	adds	r3, #48	@ 0x30
 8008f06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8008f0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008f0e:	2b39      	cmp	r3, #57	@ 0x39
 8008f10:	d904      	bls.n	8008f1c <gen_numname+0x9c>
 8008f12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008f16:	3307      	adds	r3, #7
 8008f18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8008f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1e:	1e5a      	subs	r2, r3, #1
 8008f20:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008f22:	3330      	adds	r3, #48	@ 0x30
 8008f24:	443b      	add	r3, r7
 8008f26:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008f2a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	091b      	lsrs	r3, r3, #4
 8008f32:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1df      	bne.n	8008efa <gen_numname+0x7a>
	ns[i] = '~';
 8008f3a:	f107 0214 	add.w	r2, r7, #20
 8008f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f40:	4413      	add	r3, r2
 8008f42:	227e      	movs	r2, #126	@ 0x7e
 8008f44:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008f46:	2300      	movs	r3, #0
 8008f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f4a:	e002      	b.n	8008f52 <gen_numname+0xd2>
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4e:	3301      	adds	r3, #1
 8008f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d205      	bcs.n	8008f66 <gen_numname+0xe6>
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5e:	4413      	add	r3, r2
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	2b20      	cmp	r3, #32
 8008f64:	d1f2      	bne.n	8008f4c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f68:	2b07      	cmp	r3, #7
 8008f6a:	d807      	bhi.n	8008f7c <gen_numname+0xfc>
 8008f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6e:	1c5a      	adds	r2, r3, #1
 8008f70:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008f72:	3330      	adds	r3, #48	@ 0x30
 8008f74:	443b      	add	r3, r7
 8008f76:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008f7a:	e000      	b.n	8008f7e <gen_numname+0xfe>
 8008f7c:	2120      	movs	r1, #32
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f80:	1c5a      	adds	r2, r3, #1
 8008f82:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	4413      	add	r3, r2
 8008f88:	460a      	mov	r2, r1
 8008f8a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8e:	2b07      	cmp	r3, #7
 8008f90:	d9e9      	bls.n	8008f66 <gen_numname+0xe6>
}
 8008f92:	bf00      	nop
 8008f94:	bf00      	nop
 8008f96:	3730      	adds	r7, #48	@ 0x30
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008fa8:	230b      	movs	r3, #11
 8008faa:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
 8008fae:	b2da      	uxtb	r2, r3
 8008fb0:	0852      	lsrs	r2, r2, #1
 8008fb2:	01db      	lsls	r3, r3, #7
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	1c59      	adds	r1, r3, #1
 8008fbc:	6079      	str	r1, [r7, #4]
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	73fb      	strb	r3, [r7, #15]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	60bb      	str	r3, [r7, #8]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d1ed      	bne.n	8008fac <sum_sfn+0x10>
	return sum;
 8008fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3714      	adds	r7, #20
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bc80      	pop	{r7}
 8008fda:	4770      	bx	lr

08008fdc <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b086      	sub	sp, #24
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f7ff fbae 	bl	8008748 <dir_sdi>
 8008fec:	4603      	mov	r3, r0
 8008fee:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008ff0:	7dfb      	ldrb	r3, [r7, #23]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d001      	beq.n	8008ffa <dir_find+0x1e>
 8008ff6:	7dfb      	ldrb	r3, [r7, #23]
 8008ff8:	e0b8      	b.n	800916c <dir_find+0x190>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008ffa:	23ff      	movs	r3, #255	@ 0xff
 8008ffc:	753b      	strb	r3, [r7, #20]
 8008ffe:	7d3b      	ldrb	r3, [r7, #20]
 8009000:	757b      	strb	r3, [r7, #21]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009008:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800900c:	849a      	strh	r2, [r3, #36]	@ 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	4619      	mov	r1, r3
 8009020:	4610      	mov	r0, r2
 8009022:	f7fe fee5 	bl	8007df0 <move_window>
 8009026:	4603      	mov	r3, r0
 8009028:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800902a:	7dfb      	ldrb	r3, [r7, #23]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f040 8097 	bne.w	8009160 <dir_find+0x184>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009042:	7dbb      	ldrb	r3, [r7, #22]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d102      	bne.n	800904e <dir_find+0x72>
 8009048:	2304      	movs	r3, #4
 800904a:	75fb      	strb	r3, [r7, #23]
 800904c:	e08d      	b.n	800916a <dir_find+0x18e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	330b      	adds	r3, #11
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009058:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800905a:	7dbb      	ldrb	r3, [r7, #22]
 800905c:	2be5      	cmp	r3, #229	@ 0xe5
 800905e:	d007      	beq.n	8009070 <dir_find+0x94>
 8009060:	7bfb      	ldrb	r3, [r7, #15]
 8009062:	f003 0308 	and.w	r3, r3, #8
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00b      	beq.n	8009082 <dir_find+0xa6>
 800906a:	7bfb      	ldrb	r3, [r7, #15]
 800906c:	2b0f      	cmp	r3, #15
 800906e:	d008      	beq.n	8009082 <dir_find+0xa6>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8009070:	23ff      	movs	r3, #255	@ 0xff
 8009072:	757b      	strb	r3, [r7, #21]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800907a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800907e:	849a      	strh	r2, [r3, #36]	@ 0x24
 8009080:	e063      	b.n	800914a <dir_find+0x16e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009082:	7bfb      	ldrb	r3, [r7, #15]
 8009084:	2b0f      	cmp	r3, #15
 8009086:	d137      	bne.n	80090f8 <dir_find+0x11c>
				if (dp->lfn) {
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800908e:	6a1b      	ldr	r3, [r3, #32]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d05a      	beq.n	800914a <dir_find+0x16e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009094:	7dbb      	ldrb	r3, [r7, #22]
 8009096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800909a:	2b00      	cmp	r3, #0
 800909c:	d010      	beq.n	80090c0 <dir_find+0xe4>
						sum = dir[LDIR_Chksum];
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	7b5b      	ldrb	r3, [r3, #13]
 80090a2:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 80090a4:	7dbb      	ldrb	r3, [r7, #22]
 80090a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090aa:	75bb      	strb	r3, [r7, #22]
 80090ac:	7dbb      	ldrb	r3, [r7, #22]
 80090ae:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090b6:	88da      	ldrh	r2, [r3, #6]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090be:	849a      	strh	r2, [r3, #36]	@ 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80090c0:	7dba      	ldrb	r2, [r7, #22]
 80090c2:	7d7b      	ldrb	r3, [r7, #21]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d114      	bne.n	80090f2 <dir_find+0x116>
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	330d      	adds	r3, #13
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	7d3a      	ldrb	r2, [r7, #20]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d10e      	bne.n	80090f2 <dir_find+0x116>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090da:	6a1b      	ldr	r3, [r3, #32]
 80090dc:	6939      	ldr	r1, [r7, #16]
 80090de:	4618      	mov	r0, r3
 80090e0:	f7ff fdec 	bl	8008cbc <cmp_lfn>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d003      	beq.n	80090f2 <dir_find+0x116>
 80090ea:	7d7b      	ldrb	r3, [r7, #21]
 80090ec:	3b01      	subs	r3, #1
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	e000      	b.n	80090f4 <dir_find+0x118>
 80090f2:	23ff      	movs	r3, #255	@ 0xff
 80090f4:	757b      	strb	r3, [r7, #21]
 80090f6:	e028      	b.n	800914a <dir_find+0x16e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80090f8:	7d7b      	ldrb	r3, [r7, #21]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d107      	bne.n	800910e <dir_find+0x132>
 80090fe:	6938      	ldr	r0, [r7, #16]
 8009100:	f7ff ff4c 	bl	8008f9c <sum_sfn>
 8009104:	4603      	mov	r3, r0
 8009106:	461a      	mov	r2, r3
 8009108:	7d3b      	ldrb	r3, [r7, #20]
 800910a:	4293      	cmp	r3, r2
 800910c:	d02a      	beq.n	8009164 <dir_find+0x188>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009114:	699b      	ldr	r3, [r3, #24]
 8009116:	330b      	adds	r3, #11
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	f003 0301 	and.w	r3, r3, #1
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10b      	bne.n	800913a <dir_find+0x15e>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	220b      	movs	r2, #11
 800912c:	4619      	mov	r1, r3
 800912e:	6938      	ldr	r0, [r7, #16]
 8009130:	f7fe fc0e 	bl	8007950 <mem_cmp>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d016      	beq.n	8009168 <dir_find+0x18c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800913a:	23ff      	movs	r3, #255	@ 0xff
 800913c:	757b      	strb	r3, [r7, #21]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009144:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009148:	849a      	strh	r2, [r3, #36]	@ 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800914a:	2100      	movs	r1, #0
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7ff fbc9 	bl	80088e4 <dir_next>
 8009152:	4603      	mov	r3, r0
 8009154:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009156:	7dfb      	ldrb	r3, [r7, #23]
 8009158:	2b00      	cmp	r3, #0
 800915a:	f43f af58 	beq.w	800900e <dir_find+0x32>
 800915e:	e004      	b.n	800916a <dir_find+0x18e>
		if (res != FR_OK) break;
 8009160:	bf00      	nop
 8009162:	e002      	b.n	800916a <dir_find+0x18e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8009164:	bf00      	nop
 8009166:	e000      	b.n	800916a <dir_find+0x18e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8009168:	bf00      	nop

	return res;
 800916a:	7dfb      	ldrb	r3, [r7, #23]
}
 800916c:	4618      	mov	r0, r3
 800916e:	3718      	adds	r7, #24
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b08c      	sub	sp, #48	@ 0x30
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009182:	699b      	ldr	r3, [r3, #24]
 8009184:	623b      	str	r3, [r7, #32]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800918c:	6a1b      	ldr	r3, [r3, #32]
 800918e:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8009190:	f107 030c 	add.w	r3, r7, #12
 8009194:	220c      	movs	r2, #12
 8009196:	6a39      	ldr	r1, [r7, #32]
 8009198:	4618      	mov	r0, r3
 800919a:	f7fe fba1 	bl	80078e0 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800919e:	7dfb      	ldrb	r3, [r7, #23]
 80091a0:	f003 0301 	and.w	r3, r3, #1
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d03b      	beq.n	8009220 <dir_register+0xac>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	330b      	adds	r3, #11
 80091ac:	2200      	movs	r2, #0
 80091ae:	701a      	strb	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091b6:	461a      	mov	r2, r3
 80091b8:	2300      	movs	r3, #0
 80091ba:	6213      	str	r3, [r2, #32]
		for (n = 1; n < 100; n++) {
 80091bc:	2301      	movs	r3, #1
 80091be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091c0:	e013      	b.n	80091ea <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 80091c2:	f107 010c 	add.w	r1, r7, #12
 80091c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c8:	69fa      	ldr	r2, [r7, #28]
 80091ca:	6a38      	ldr	r0, [r7, #32]
 80091cc:	f7ff fe58 	bl	8008e80 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7ff ff03 	bl	8008fdc <dir_find>
 80091d6:	4603      	mov	r3, r0
 80091d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80091dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d106      	bne.n	80091f2 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 80091e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e6:	3301      	adds	r3, #1
 80091e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ec:	2b63      	cmp	r3, #99	@ 0x63
 80091ee:	d9e8      	bls.n	80091c2 <dir_register+0x4e>
 80091f0:	e000      	b.n	80091f4 <dir_register+0x80>
			if (res != FR_OK) break;
 80091f2:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80091f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f6:	2b64      	cmp	r3, #100	@ 0x64
 80091f8:	d101      	bne.n	80091fe <dir_register+0x8a>
 80091fa:	2307      	movs	r3, #7
 80091fc:	e0d8      	b.n	80093b0 <dir_register+0x23c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80091fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009202:	2b04      	cmp	r3, #4
 8009204:	d002      	beq.n	800920c <dir_register+0x98>
 8009206:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800920a:	e0d1      	b.n	80093b0 <dir_register+0x23c>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800920c:	6a3b      	ldr	r3, [r7, #32]
 800920e:	330b      	adds	r3, #11
 8009210:	7dfa      	ldrb	r2, [r7, #23]
 8009212:	701a      	strb	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800921a:	461a      	mov	r2, r3
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	6213      	str	r3, [r2, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8009220:	7dfb      	ldrb	r3, [r7, #23]
 8009222:	f003 0302 	and.w	r3, r3, #2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d014      	beq.n	8009254 <dir_register+0xe0>
		for (n = 0; lfn[n]; n++) ;
 800922a:	2300      	movs	r3, #0
 800922c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800922e:	e002      	b.n	8009236 <dir_register+0xc2>
 8009230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009232:	3301      	adds	r3, #1
 8009234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009238:	005b      	lsls	r3, r3, #1
 800923a:	69fa      	ldr	r2, [r7, #28]
 800923c:	4413      	add	r3, r2
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1f5      	bne.n	8009230 <dir_register+0xbc>
		nent = (n + 25) / 13;
 8009244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009246:	3319      	adds	r3, #25
 8009248:	4a5b      	ldr	r2, [pc, #364]	@ (80093b8 <dir_register+0x244>)
 800924a:	fba2 2303 	umull	r2, r3, r2, r3
 800924e:	089b      	lsrs	r3, r3, #2
 8009250:	627b      	str	r3, [r7, #36]	@ 0x24
 8009252:	e001      	b.n	8009258 <dir_register+0xe4>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8009254:	2301      	movs	r3, #1
 8009256:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009258:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f7ff fc8c 	bl	8008b78 <dir_alloc>
 8009260:	4603      	mov	r3, r0
 8009262:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009266:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800926a:	2b00      	cmp	r3, #0
 800926c:	d15b      	bne.n	8009326 <dir_register+0x1b2>
 800926e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009270:	3b01      	subs	r3, #1
 8009272:	627b      	str	r3, [r7, #36]	@ 0x24
 8009274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009276:	2b00      	cmp	r3, #0
 8009278:	d055      	beq.n	8009326 <dir_register+0x1b2>
		res = dir_sdi(dp, dp->index - nent);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009280:	88db      	ldrh	r3, [r3, #6]
 8009282:	461a      	mov	r2, r3
 8009284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009286:	1ad3      	subs	r3, r2, r3
 8009288:	4619      	mov	r1, r3
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7ff fa5c 	bl	8008748 <dir_sdi>
 8009290:	4603      	mov	r3, r0
 8009292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009296:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800929a:	2b00      	cmp	r3, #0
 800929c:	d143      	bne.n	8009326 <dir_register+0x1b2>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7ff fe78 	bl	8008f9c <sum_sfn>
 80092ac:	4603      	mov	r3, r0
 80092ae:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	4619      	mov	r1, r3
 80092c2:	4610      	mov	r0, r2
 80092c4:	f7fe fd94 	bl	8007df0 <move_window>
 80092c8:	4603      	mov	r3, r0
 80092ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80092ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d126      	bne.n	8009324 <dir_register+0x1b0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092dc:	6a18      	ldr	r0, [r3, #32]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092e4:	6959      	ldr	r1, [r3, #20]
 80092e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	7efb      	ldrb	r3, [r7, #27]
 80092ec:	f7ff fd54 	bl	8008d98 <fit_lfn>
				dp->fs->wflag = 1;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092fc:	2201      	movs	r2, #1
 80092fe:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8009300:	2100      	movs	r1, #0
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7ff faee 	bl	80088e4 <dir_next>
 8009308:	4603      	mov	r3, r0
 800930a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800930e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009312:	2b00      	cmp	r3, #0
 8009314:	d107      	bne.n	8009326 <dir_register+0x1b2>
 8009316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009318:	3b01      	subs	r3, #1
 800931a:	627b      	str	r3, [r7, #36]	@ 0x24
 800931c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1c6      	bne.n	80092b0 <dir_register+0x13c>
 8009322:	e000      	b.n	8009326 <dir_register+0x1b2>
				if (res != FR_OK) break;
 8009324:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8009326:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800932a:	2b00      	cmp	r3, #0
 800932c:	d13e      	bne.n	80093ac <dir_register+0x238>
		res = move_window(dp->fs, dp->sect);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800933c:	691b      	ldr	r3, [r3, #16]
 800933e:	4619      	mov	r1, r3
 8009340:	4610      	mov	r0, r2
 8009342:	f7fe fd55 	bl	8007df0 <move_window>
 8009346:	4603      	mov	r3, r0
 8009348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800934c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009350:	2b00      	cmp	r3, #0
 8009352:	d12b      	bne.n	80093ac <dir_register+0x238>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	2220      	movs	r2, #32
 800935e:	2100      	movs	r1, #0
 8009360:	4618      	mov	r0, r3
 8009362:	f7fe fadb 	bl	800791c <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800936c:	6958      	ldr	r0, [r3, #20]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009374:	699b      	ldr	r3, [r3, #24]
 8009376:	220b      	movs	r2, #11
 8009378:	4619      	mov	r1, r3
 800937a:	f7fe fab1 	bl	80078e0 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	330b      	adds	r3, #11
 8009388:	781a      	ldrb	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	330c      	adds	r3, #12
 8009394:	f002 0218 	and.w	r2, r2, #24
 8009398:	b2d2      	uxtb	r2, r2
 800939a:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093a8:	2201      	movs	r2, #1
 80093aa:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 80093ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3730      	adds	r7, #48	@ 0x30
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	4ec4ec4f 	.word	0x4ec4ec4f

080093bc <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b08a      	sub	sp, #40	@ 0x28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	613b      	str	r3, [r7, #16]
 80093cc:	e002      	b.n	80093d4 <create_name+0x18>
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	3301      	adds	r3, #1
 80093d2:	613b      	str	r3, [r7, #16]
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	2b2f      	cmp	r3, #47	@ 0x2f
 80093da:	d0f8      	beq.n	80093ce <create_name+0x12>
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	2b5c      	cmp	r3, #92	@ 0x5c
 80093e2:	d0f4      	beq.n	80093ce <create_name+0x12>
	lfn = dp->lfn;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093ea:	6a1b      	ldr	r3, [r3, #32]
 80093ec:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 80093ee:	2300      	movs	r3, #0
 80093f0:	617b      	str	r3, [r7, #20]
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	1c5a      	adds	r2, r3, #1
 80093fa:	61ba      	str	r2, [r7, #24]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4413      	add	r3, r2
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8009404:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009406:	2b1f      	cmp	r3, #31
 8009408:	d92f      	bls.n	800946a <create_name+0xae>
 800940a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800940c:	2b2f      	cmp	r3, #47	@ 0x2f
 800940e:	d02c      	beq.n	800946a <create_name+0xae>
 8009410:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009412:	2b5c      	cmp	r3, #92	@ 0x5c
 8009414:	d029      	beq.n	800946a <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	2bfe      	cmp	r3, #254	@ 0xfe
 800941a:	d901      	bls.n	8009420 <create_name+0x64>
			return FR_INVALID_NAME;
 800941c:	2306      	movs	r3, #6
 800941e:	e186      	b.n	800972e <create_name+0x372>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009420:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009422:	b2db      	uxtb	r3, r3
 8009424:	84bb      	strh	r3, [r7, #36]	@ 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009426:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009428:	2101      	movs	r1, #1
 800942a:	4618      	mov	r0, r3
 800942c:	f002 f86c 	bl	800b508 <ff_convert>
 8009430:	4603      	mov	r3, r0
 8009432:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009434:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009436:	2b00      	cmp	r3, #0
 8009438:	d101      	bne.n	800943e <create_name+0x82>
 800943a:	2306      	movs	r3, #6
 800943c:	e177      	b.n	800972e <create_name+0x372>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 800943e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009440:	2b7f      	cmp	r3, #127	@ 0x7f
 8009442:	d809      	bhi.n	8009458 <create_name+0x9c>
 8009444:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009446:	4619      	mov	r1, r3
 8009448:	488e      	ldr	r0, [pc, #568]	@ (8009684 <create_name+0x2c8>)
 800944a:	f7fe faa7 	bl	800799c <chk_chr>
 800944e:	4603      	mov	r3, r0
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <create_name+0x9c>
			return FR_INVALID_NAME;
 8009454:	2306      	movs	r3, #6
 8009456:	e16a      	b.n	800972e <create_name+0x372>
		lfn[di++] = w;					/* Store the Unicode character */
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	617a      	str	r2, [r7, #20]
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	4413      	add	r3, r2
 8009464:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009466:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009468:	e7c5      	b.n	80093f6 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	441a      	add	r2, r3
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8009474:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009476:	2b1f      	cmp	r3, #31
 8009478:	d801      	bhi.n	800947e <create_name+0xc2>
 800947a:	2304      	movs	r3, #4
 800947c:	e000      	b.n	8009480 <create_name+0xc4>
 800947e:	2300      	movs	r3, #0
 8009480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8009484:	e011      	b.n	80094aa <create_name+0xee>
		w = lfn[di - 1];
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800948c:	3b01      	subs	r3, #1
 800948e:	005b      	lsls	r3, r3, #1
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	881b      	ldrh	r3, [r3, #0]
 8009496:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8009498:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800949a:	2b20      	cmp	r3, #32
 800949c:	d002      	beq.n	80094a4 <create_name+0xe8>
 800949e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80094a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80094a2:	d106      	bne.n	80094b2 <create_name+0xf6>
		di--;
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	3b01      	subs	r3, #1
 80094a8:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d1ea      	bne.n	8009486 <create_name+0xca>
 80094b0:	e000      	b.n	80094b4 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 80094b2:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d101      	bne.n	80094be <create_name+0x102>
 80094ba:	2306      	movs	r3, #6
 80094bc:	e137      	b.n	800972e <create_name+0x372>

	lfn[di] = 0;						/* LFN is created */
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	005b      	lsls	r3, r3, #1
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4413      	add	r3, r2
 80094c6:	2200      	movs	r2, #0
 80094c8:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	220b      	movs	r2, #11
 80094d4:	2120      	movs	r1, #32
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe fa20 	bl	800791c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80094dc:	2300      	movs	r3, #0
 80094de:	61bb      	str	r3, [r7, #24]
 80094e0:	e002      	b.n	80094e8 <create_name+0x12c>
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	3301      	adds	r3, #1
 80094e6:	61bb      	str	r3, [r7, #24]
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	005b      	lsls	r3, r3, #1
 80094ec:	68fa      	ldr	r2, [r7, #12]
 80094ee:	4413      	add	r3, r2
 80094f0:	881b      	ldrh	r3, [r3, #0]
 80094f2:	2b20      	cmp	r3, #32
 80094f4:	d0f5      	beq.n	80094e2 <create_name+0x126>
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	005b      	lsls	r3, r3, #1
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	4413      	add	r3, r2
 80094fe:	881b      	ldrh	r3, [r3, #0]
 8009500:	2b2e      	cmp	r3, #46	@ 0x2e
 8009502:	d0ee      	beq.n	80094e2 <create_name+0x126>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d009      	beq.n	800951e <create_name+0x162>
 800950a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800950e:	f043 0303 	orr.w	r3, r3, #3
 8009512:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009516:	e002      	b.n	800951e <create_name+0x162>
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	3b01      	subs	r3, #1
 800951c:	617b      	str	r3, [r7, #20]
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d009      	beq.n	8009538 <create_name+0x17c>
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800952a:	3b01      	subs	r3, #1
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	4413      	add	r3, r2
 8009532:	881b      	ldrh	r3, [r3, #0]
 8009534:	2b2e      	cmp	r3, #46	@ 0x2e
 8009536:	d1ef      	bne.n	8009518 <create_name+0x15c>

	b = i = 0; ni = 8;
 8009538:	2300      	movs	r3, #0
 800953a:	623b      	str	r3, [r7, #32]
 800953c:	2300      	movs	r3, #0
 800953e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009542:	2308      	movs	r3, #8
 8009544:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	1c5a      	adds	r2, r3, #1
 800954a:	61ba      	str	r2, [r7, #24]
 800954c:	005b      	lsls	r3, r3, #1
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	4413      	add	r3, r2
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009556:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 8091 	beq.w	8009680 <create_name+0x2c4>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800955e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009560:	2b20      	cmp	r3, #32
 8009562:	d006      	beq.n	8009572 <create_name+0x1b6>
 8009564:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009566:	2b2e      	cmp	r3, #46	@ 0x2e
 8009568:	d10a      	bne.n	8009580 <create_name+0x1c4>
 800956a:	69ba      	ldr	r2, [r7, #24]
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	429a      	cmp	r2, r3
 8009570:	d006      	beq.n	8009580 <create_name+0x1c4>
			cf |= NS_LOSS | NS_LFN; continue;
 8009572:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009576:	f043 0303 	orr.w	r3, r3, #3
 800957a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800957e:	e07e      	b.n	800967e <create_name+0x2c2>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009580:	6a3a      	ldr	r2, [r7, #32]
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	429a      	cmp	r2, r3
 8009586:	d203      	bcs.n	8009590 <create_name+0x1d4>
 8009588:	69ba      	ldr	r2, [r7, #24]
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	429a      	cmp	r2, r3
 800958e:	d123      	bne.n	80095d8 <create_name+0x21c>
			if (ni == 11) {				/* Long extension */
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	2b0b      	cmp	r3, #11
 8009594:	d106      	bne.n	80095a4 <create_name+0x1e8>
				cf |= NS_LOSS | NS_LFN; break;
 8009596:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800959a:	f043 0303 	orr.w	r3, r3, #3
 800959e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80095a2:	e076      	b.n	8009692 <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80095a4:	69ba      	ldr	r2, [r7, #24]
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d005      	beq.n	80095b8 <create_name+0x1fc>
 80095ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095b0:	f043 0303 	orr.w	r3, r3, #3
 80095b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80095b8:	69ba      	ldr	r2, [r7, #24]
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	429a      	cmp	r2, r3
 80095be:	d867      	bhi.n	8009690 <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	61bb      	str	r3, [r7, #24]
 80095c4:	2308      	movs	r3, #8
 80095c6:	623b      	str	r3, [r7, #32]
 80095c8:	230b      	movs	r3, #11
 80095ca:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80095cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80095d6:	e052      	b.n	800967e <create_name+0x2c2>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80095d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095da:	2b7f      	cmp	r3, #127	@ 0x7f
 80095dc:	d914      	bls.n	8009608 <create_name+0x24c>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80095de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095e0:	2100      	movs	r1, #0
 80095e2:	4618      	mov	r0, r3
 80095e4:	f001 ff90 	bl	800b508 <ff_convert>
 80095e8:	4603      	mov	r3, r0
 80095ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80095ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d004      	beq.n	80095fc <create_name+0x240>
 80095f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095f4:	3b80      	subs	r3, #128	@ 0x80
 80095f6:	4a24      	ldr	r2, [pc, #144]	@ (8009688 <create_name+0x2cc>)
 80095f8:	5cd3      	ldrb	r3, [r2, r3]
 80095fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80095fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009600:	f043 0302 	orr.w	r3, r3, #2
 8009604:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009608:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800960a:	2b00      	cmp	r3, #0
 800960c:	d007      	beq.n	800961e <create_name+0x262>
 800960e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009610:	4619      	mov	r1, r3
 8009612:	481e      	ldr	r0, [pc, #120]	@ (800968c <create_name+0x2d0>)
 8009614:	f7fe f9c2 	bl	800799c <chk_chr>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d008      	beq.n	8009630 <create_name+0x274>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800961e:	235f      	movs	r3, #95	@ 0x5f
 8009620:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009622:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009626:	f043 0303 	orr.w	r3, r3, #3
 800962a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800962e:	e01b      	b.n	8009668 <create_name+0x2ac>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009630:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009632:	2b40      	cmp	r3, #64	@ 0x40
 8009634:	d909      	bls.n	800964a <create_name+0x28e>
 8009636:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009638:	2b5a      	cmp	r3, #90	@ 0x5a
 800963a:	d806      	bhi.n	800964a <create_name+0x28e>
					b |= 2;
 800963c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009640:	f043 0302 	orr.w	r3, r3, #2
 8009644:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009648:	e00e      	b.n	8009668 <create_name+0x2ac>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800964a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800964c:	2b60      	cmp	r3, #96	@ 0x60
 800964e:	d90b      	bls.n	8009668 <create_name+0x2ac>
 8009650:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009652:	2b7a      	cmp	r3, #122	@ 0x7a
 8009654:	d808      	bhi.n	8009668 <create_name+0x2ac>
						b |= 1; w -= 0x20;
 8009656:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800965a:	f043 0301 	orr.w	r3, r3, #1
 800965e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009662:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009664:	3b20      	subs	r3, #32
 8009666:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800966e:	699a      	ldr	r2, [r3, #24]
 8009670:	6a3b      	ldr	r3, [r7, #32]
 8009672:	1c59      	adds	r1, r3, #1
 8009674:	6239      	str	r1, [r7, #32]
 8009676:	4413      	add	r3, r2
 8009678:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800967a:	b2d2      	uxtb	r2, r2
 800967c:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800967e:	e762      	b.n	8009546 <create_name+0x18a>
		if (!w) break;					/* Break on end of the LFN */
 8009680:	bf00      	nop
 8009682:	e006      	b.n	8009692 <create_name+0x2d6>
 8009684:	0800e344 	.word	0x0800e344
 8009688:	0800e3b8 	.word	0x0800e3b8
 800968c:	0800e350 	.word	0x0800e350
			if (si > di) break;			/* No extension */
 8009690:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	2be5      	cmp	r3, #229	@ 0xe5
 800969e:	d105      	bne.n	80096ac <create_name+0x2f0>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096a6:	699b      	ldr	r3, [r3, #24]
 80096a8:	2205      	movs	r2, #5
 80096aa:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	2b08      	cmp	r3, #8
 80096b0:	d104      	bne.n	80096bc <create_name+0x300>
 80096b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 80096bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096c0:	f003 030c 	and.w	r3, r3, #12
 80096c4:	2b0c      	cmp	r3, #12
 80096c6:	d005      	beq.n	80096d4 <create_name+0x318>
 80096c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096cc:	f003 0303 	and.w	r3, r3, #3
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d105      	bne.n	80096e0 <create_name+0x324>
		cf |= NS_LFN;
 80096d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096d8:	f043 0302 	orr.w	r3, r3, #2
 80096dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80096e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096e4:	f003 0302 	and.w	r3, r3, #2
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d117      	bne.n	800971c <create_name+0x360>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80096ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096f0:	f003 0303 	and.w	r3, r3, #3
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d105      	bne.n	8009704 <create_name+0x348>
 80096f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096fc:	f043 0310 	orr.w	r3, r3, #16
 8009700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009704:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009708:	f003 030c 	and.w	r3, r3, #12
 800970c:	2b04      	cmp	r3, #4
 800970e:	d105      	bne.n	800971c <create_name+0x360>
 8009710:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009714:	f043 0308 	orr.w	r3, r3, #8
 8009718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	330b      	adds	r3, #11
 8009726:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800972a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800972c:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 800972e:	4618      	mov	r0, r3
 8009730:	3728      	adds	r7, #40	@ 0x28
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
 8009736:	bf00      	nop

08009738 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	2b2f      	cmp	r3, #47	@ 0x2f
 8009748:	d003      	beq.n	8009752 <follow_path+0x1a>
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	2b5c      	cmp	r3, #92	@ 0x5c
 8009750:	d102      	bne.n	8009758 <follow_path+0x20>
		path++;
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	3301      	adds	r3, #1
 8009756:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800975e:	461a      	mov	r2, r3
 8009760:	2300      	movs	r3, #0
 8009762:	6093      	str	r3, [r2, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	2b1f      	cmp	r3, #31
 800976a:	d80c      	bhi.n	8009786 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800976c:	2100      	movs	r1, #0
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f7fe ffea 	bl	8008748 <dir_sdi>
 8009774:	4603      	mov	r3, r0
 8009776:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800977e:	461a      	mov	r2, r3
 8009780:	2300      	movs	r3, #0
 8009782:	6153      	str	r3, [r2, #20]
 8009784:	e049      	b.n	800981a <follow_path+0xe2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009786:	463b      	mov	r3, r7
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff fe16 	bl	80093bc <create_name>
 8009790:	4603      	mov	r3, r0
 8009792:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8009794:	7bfb      	ldrb	r3, [r7, #15]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d13a      	bne.n	8009810 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f7ff fc1e 	bl	8008fdc <dir_find>
 80097a0:	4603      	mov	r3, r0
 80097a2:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	7adb      	ldrb	r3, [r3, #11]
 80097ae:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80097b0:	7bfb      	ldrb	r3, [r7, #15]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00a      	beq.n	80097cc <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80097b6:	7bfb      	ldrb	r3, [r7, #15]
 80097b8:	2b04      	cmp	r3, #4
 80097ba:	d12b      	bne.n	8009814 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80097bc:	7bbb      	ldrb	r3, [r7, #14]
 80097be:	f003 0304 	and.w	r3, r3, #4
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d126      	bne.n	8009814 <follow_path+0xdc>
 80097c6:	2305      	movs	r3, #5
 80097c8:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 80097ca:	e023      	b.n	8009814 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
 80097ce:	f003 0304 	and.w	r3, r3, #4
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d120      	bne.n	8009818 <follow_path+0xe0>
			dir = dp->dir;						/* Follow the sub-directory */
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097dc:	695b      	ldr	r3, [r3, #20]
 80097de:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	330b      	adds	r3, #11
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	f003 0310 	and.w	r3, r3, #16
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d102      	bne.n	80097f4 <follow_path+0xbc>
				res = FR_NO_PATH; break;
 80097ee:	2305      	movs	r3, #5
 80097f0:	73fb      	strb	r3, [r7, #15]
 80097f2:	e012      	b.n	800981a <follow_path+0xe2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68b9      	ldr	r1, [r7, #8]
 80097fe:	4618      	mov	r0, r3
 8009800:	f7ff fa08 	bl	8008c14 <ld_clust>
 8009804:	4602      	mov	r2, r0
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800980c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800980e:	e7ba      	b.n	8009786 <follow_path+0x4e>
			if (res != FR_OK) break;
 8009810:	bf00      	nop
 8009812:	e002      	b.n	800981a <follow_path+0xe2>
				break;
 8009814:	bf00      	nop
 8009816:	e000      	b.n	800981a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009818:	bf00      	nop
		}
	}

	return res;
 800981a:	7bfb      	ldrb	r3, [r7, #15]
}
 800981c:	4618      	mov	r0, r3
 800981e:	3710      	adds	r7, #16
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009824:	b480      	push	{r7}
 8009826:	b087      	sub	sp, #28
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800982c:	f04f 33ff 	mov.w	r3, #4294967295
 8009830:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d031      	beq.n	800989e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	617b      	str	r3, [r7, #20]
 8009840:	e002      	b.n	8009848 <get_ldnumber+0x24>
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	3301      	adds	r3, #1
 8009846:	617b      	str	r3, [r7, #20]
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	2b1f      	cmp	r3, #31
 800984e:	d903      	bls.n	8009858 <get_ldnumber+0x34>
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	2b3a      	cmp	r3, #58	@ 0x3a
 8009856:	d1f4      	bne.n	8009842 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b3a      	cmp	r3, #58	@ 0x3a
 800985e:	d11c      	bne.n	800989a <get_ldnumber+0x76>
			tp = *path;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	1c5a      	adds	r2, r3, #1
 800986a:	60fa      	str	r2, [r7, #12]
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	3b30      	subs	r3, #48	@ 0x30
 8009870:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	2b09      	cmp	r3, #9
 8009876:	d80e      	bhi.n	8009896 <get_ldnumber+0x72>
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	429a      	cmp	r2, r3
 800987e:	d10a      	bne.n	8009896 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d107      	bne.n	8009896 <get_ldnumber+0x72>
					vol = (int)i;
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	3301      	adds	r3, #1
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	697a      	ldr	r2, [r7, #20]
 8009894:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	e002      	b.n	80098a0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800989a:	2300      	movs	r3, #0
 800989c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800989e:	693b      	ldr	r3, [r7, #16]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	371c      	adds	r7, #28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bc80      	pop	{r7}
 80098a8:	4770      	bx	lr
	...

080098ac <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098bc:	2200      	movs	r2, #0
 80098be:	711a      	strb	r2, [r3, #4]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098c6:	461a      	mov	r2, r3
 80098c8:	f04f 33ff 	mov.w	r3, #4294967295
 80098cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80098ce:	6839      	ldr	r1, [r7, #0]
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7fe fa8d 	bl	8007df0 <move_window>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d001      	beq.n	80098e0 <check_fs+0x34>
		return 3;
 80098dc:	2303      	movs	r3, #3
 80098de:	e04a      	b.n	8009976 <check_fs+0xca>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80098e6:	3301      	adds	r3, #1
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	021b      	lsls	r3, r3, #8
 80098ec:	b21a      	sxth	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 80098f4:	b21b      	sxth	r3, r3
 80098f6:	4313      	orrs	r3, r2
 80098f8:	b21b      	sxth	r3, r3
 80098fa:	4a21      	ldr	r2, [pc, #132]	@ (8009980 <check_fs+0xd4>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d001      	beq.n	8009904 <check_fs+0x58>
		return 2;
 8009900:	2302      	movs	r3, #2
 8009902:	e038      	b.n	8009976 <check_fs+0xca>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	3336      	adds	r3, #54	@ 0x36
 8009908:	3303      	adds	r3, #3
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	061a      	lsls	r2, r3, #24
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	3336      	adds	r3, #54	@ 0x36
 8009912:	3302      	adds	r3, #2
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	041b      	lsls	r3, r3, #16
 8009918:	431a      	orrs	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	3336      	adds	r3, #54	@ 0x36
 800991e:	3301      	adds	r3, #1
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	021b      	lsls	r3, r3, #8
 8009924:	4313      	orrs	r3, r2
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 800992c:	4313      	orrs	r3, r2
 800992e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009932:	4a14      	ldr	r2, [pc, #80]	@ (8009984 <check_fs+0xd8>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d101      	bne.n	800993c <check_fs+0x90>
		return 0;
 8009938:	2300      	movs	r3, #0
 800993a:	e01c      	b.n	8009976 <check_fs+0xca>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	3352      	adds	r3, #82	@ 0x52
 8009940:	3303      	adds	r3, #3
 8009942:	781b      	ldrb	r3, [r3, #0]
 8009944:	061a      	lsls	r2, r3, #24
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	3352      	adds	r3, #82	@ 0x52
 800994a:	3302      	adds	r3, #2
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	041b      	lsls	r3, r3, #16
 8009950:	431a      	orrs	r2, r3
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	3352      	adds	r3, #82	@ 0x52
 8009956:	3301      	adds	r3, #1
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	021b      	lsls	r3, r3, #8
 800995c:	4313      	orrs	r3, r2
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 8009964:	4313      	orrs	r3, r2
 8009966:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800996a:	4a06      	ldr	r2, [pc, #24]	@ (8009984 <check_fs+0xd8>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d101      	bne.n	8009974 <check_fs+0xc8>
		return 0;
 8009970:	2300      	movs	r3, #0
 8009972:	e000      	b.n	8009976 <check_fs+0xca>

	return 1;
 8009974:	2301      	movs	r3, #1
}
 8009976:	4618      	mov	r0, r3
 8009978:	3708      	adds	r7, #8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	ffffaa55 	.word	0xffffaa55
 8009984:	00544146 	.word	0x00544146

08009988 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b096      	sub	sp, #88	@ 0x58
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	4613      	mov	r3, r2
 8009994:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800999c:	68b8      	ldr	r0, [r7, #8]
 800999e:	f7ff ff41 	bl	8009824 <get_ldnumber>
 80099a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80099a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	da01      	bge.n	80099ae <find_volume+0x26>
 80099aa:	230b      	movs	r3, #11
 80099ac:	e311      	b.n	8009fd2 <find_volume+0x64a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80099ae:	4a98      	ldr	r2, [pc, #608]	@ (8009c10 <find_volume+0x288>)
 80099b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099b6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80099b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d101      	bne.n	80099c2 <find_volume+0x3a>
 80099be:	230c      	movs	r3, #12
 80099c0:	e307      	b.n	8009fd2 <find_volume+0x64a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099c6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80099c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d01c      	beq.n	8009a0e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80099d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099da:	785b      	ldrb	r3, [r3, #1]
 80099dc:	4618      	mov	r0, r3
 80099de:	f7fd fee1 	bl	80077a4 <disk_status>
 80099e2:	4603      	mov	r3, r0
 80099e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80099e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80099ec:	f003 0301 	and.w	r3, r3, #1
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d10c      	bne.n	8009a0e <find_volume+0x86>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80099f4:	79fb      	ldrb	r3, [r7, #7]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d007      	beq.n	8009a0a <find_volume+0x82>
 80099fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80099fe:	f003 0304 	and.w	r3, r3, #4
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009a06:	230a      	movs	r3, #10
 8009a08:	e2e3      	b.n	8009fd2 <find_volume+0x64a>
			return FR_OK;				/* The file system object is valid */
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	e2e1      	b.n	8009fd2 <find_volume+0x64a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a14:	2200      	movs	r2, #0
 8009a16:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a22:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a2a:	785b      	ldrb	r3, [r3, #1]
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fd fed3 	bl	80077d8 <disk_initialize>
 8009a32:	4603      	mov	r3, r0
 8009a34:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8009a38:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009a3c:	f003 0301 	and.w	r3, r3, #1
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d001      	beq.n	8009a48 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009a44:	2303      	movs	r3, #3
 8009a46:	e2c4      	b.n	8009fd2 <find_volume+0x64a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8009a48:	79fb      	ldrb	r3, [r7, #7]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d007      	beq.n	8009a5e <find_volume+0xd6>
 8009a4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009a52:	f003 0304 	and.w	r3, r3, #4
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d001      	beq.n	8009a5e <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 8009a5a:	230a      	movs	r3, #10
 8009a5c:	e2b9      	b.n	8009fd2 <find_volume+0x64a>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8009a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a64:	7858      	ldrb	r0, [r3, #1]
 8009a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a6c:	330a      	adds	r3, #10
 8009a6e:	461a      	mov	r2, r3
 8009a70:	2102      	movs	r1, #2
 8009a72:	f7fd ff17 	bl	80078a4 <disk_ioctl>
 8009a76:	4603      	mov	r3, r0
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10d      	bne.n	8009a98 <find_volume+0x110>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8009a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a82:	895b      	ldrh	r3, [r3, #10]
 8009a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a88:	d306      	bcc.n	8009a98 <find_volume+0x110>
 8009a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a90:	895b      	ldrh	r3, [r3, #10]
 8009a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a96:	d901      	bls.n	8009a9c <find_volume+0x114>
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e29a      	b.n	8009fd2 <find_volume+0x64a>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8009aa0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009aa2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009aa4:	f7ff ff02 	bl	80098ac <check_fs>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8009aae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d153      	bne.n	8009b5e <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009aba:	e028      	b.n	8009b0e <find_volume+0x186>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8009abc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009abe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ac0:	011b      	lsls	r3, r3, #4
 8009ac2:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009ac6:	4413      	add	r3, r2
 8009ac8:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8009aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009acc:	3304      	adds	r3, #4
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d012      	beq.n	8009afa <find_volume+0x172>
 8009ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad6:	330b      	adds	r3, #11
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	061a      	lsls	r2, r3, #24
 8009adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ade:	330a      	adds	r3, #10
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	041b      	lsls	r3, r3, #16
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae8:	3309      	adds	r3, #9
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	021b      	lsls	r3, r3, #8
 8009aee:	4313      	orrs	r3, r2
 8009af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009af2:	3208      	adds	r2, #8
 8009af4:	7812      	ldrb	r2, [r2, #0]
 8009af6:	431a      	orrs	r2, r3
 8009af8:	e000      	b.n	8009afc <find_volume+0x174>
 8009afa:	2200      	movs	r2, #0
 8009afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	3358      	adds	r3, #88	@ 0x58
 8009b02:	443b      	add	r3, r7
 8009b04:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009b08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b10:	2b03      	cmp	r3, #3
 8009b12:	d9d3      	bls.n	8009abc <find_volume+0x134>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8009b14:	2300      	movs	r3, #0
 8009b16:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8009b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d002      	beq.n	8009b24 <find_volume+0x19c>
 8009b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b20:	3b01      	subs	r3, #1
 8009b22:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8009b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	3358      	adds	r3, #88	@ 0x58
 8009b2a:	443b      	add	r3, r7
 8009b2c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009b30:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8009b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d005      	beq.n	8009b44 <find_volume+0x1bc>
 8009b38:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009b3c:	f7ff feb6 	bl	80098ac <check_fs>
 8009b40:	4603      	mov	r3, r0
 8009b42:	e000      	b.n	8009b46 <find_volume+0x1be>
 8009b44:	2302      	movs	r3, #2
 8009b46:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8009b4a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d005      	beq.n	8009b5e <find_volume+0x1d6>
 8009b52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b54:	3301      	adds	r3, #1
 8009b56:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b5a:	2b03      	cmp	r3, #3
 8009b5c:	d9e2      	bls.n	8009b24 <find_volume+0x19c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009b5e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009b62:	2b03      	cmp	r3, #3
 8009b64:	d101      	bne.n	8009b6a <find_volume+0x1e2>
 8009b66:	2301      	movs	r3, #1
 8009b68:	e233      	b.n	8009fd2 <find_volume+0x64a>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8009b6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d001      	beq.n	8009b76 <find_volume+0x1ee>
 8009b72:	230d      	movs	r3, #13
 8009b74:	e22d      	b.n	8009fd2 <find_volume+0x64a>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b78:	7b1b      	ldrb	r3, [r3, #12]
 8009b7a:	021b      	lsls	r3, r3, #8
 8009b7c:	b21a      	sxth	r2, r3
 8009b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b80:	7adb      	ldrb	r3, [r3, #11]
 8009b82:	b21b      	sxth	r3, r3
 8009b84:	4313      	orrs	r3, r2
 8009b86:	b21a      	sxth	r2, r3
 8009b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b8e:	895b      	ldrh	r3, [r3, #10]
 8009b90:	b21b      	sxth	r3, r3
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d001      	beq.n	8009b9a <find_volume+0x212>
		return FR_NO_FILESYSTEM;
 8009b96:	230d      	movs	r3, #13
 8009b98:	e21b      	b.n	8009fd2 <find_volume+0x64a>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8009b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b9c:	7ddb      	ldrb	r3, [r3, #23]
 8009b9e:	021b      	lsls	r3, r3, #8
 8009ba0:	b21a      	sxth	r2, r3
 8009ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba4:	7d9b      	ldrb	r3, [r3, #22]
 8009ba6:	b21b      	sxth	r3, r3
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	b21b      	sxth	r3, r3
 8009bac:	b29b      	uxth	r3, r3
 8009bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8009bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d112      	bne.n	8009bdc <find_volume+0x254>
 8009bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8009bbc:	061a      	lsls	r2, r3, #24
 8009bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009bc4:	041b      	lsls	r3, r3, #16
 8009bc6:	431a      	orrs	r2, r3
 8009bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009bce:	021b      	lsls	r3, r3, #8
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009bd4:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 8009bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009be2:	461a      	mov	r2, r3
 8009be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009be6:	6193      	str	r3, [r2, #24]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8009be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bea:	7c1a      	ldrb	r2, [r3, #16]
 8009bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bf2:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8009bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bfa:	78db      	ldrb	r3, [r3, #3]
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d009      	beq.n	8009c14 <find_volume+0x28c>
 8009c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c06:	78db      	ldrb	r3, [r3, #3]
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d003      	beq.n	8009c14 <find_volume+0x28c>
		return FR_NO_FILESYSTEM;
 8009c0c:	230d      	movs	r3, #13
 8009c0e:	e1e0      	b.n	8009fd2 <find_volume+0x64a>
 8009c10:	200025e8 	.word	0x200025e8
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8009c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c1a:	78db      	ldrb	r3, [r3, #3]
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c20:	fb02 f303 	mul.w	r3, r2, r3
 8009c24:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8009c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c28:	7b5a      	ldrb	r2, [r3, #13]
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c30:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8009c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c38:	789b      	ldrb	r3, [r3, #2]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00c      	beq.n	8009c58 <find_volume+0x2d0>
 8009c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c44:	789b      	ldrb	r3, [r3, #2]
 8009c46:	461a      	mov	r2, r3
 8009c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c4e:	789b      	ldrb	r3, [r3, #2]
 8009c50:	3b01      	subs	r3, #1
 8009c52:	4013      	ands	r3, r2
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <find_volume+0x2d4>
		return FR_NO_FILESYSTEM;
 8009c58:	230d      	movs	r3, #13
 8009c5a:	e1ba      	b.n	8009fd2 <find_volume+0x64a>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8009c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c5e:	7c9b      	ldrb	r3, [r3, #18]
 8009c60:	021b      	lsls	r3, r3, #8
 8009c62:	b21a      	sxth	r2, r3
 8009c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c66:	7c5b      	ldrb	r3, [r3, #17]
 8009c68:	b21b      	sxth	r3, r3
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	b21b      	sxth	r3, r3
 8009c6e:	b29a      	uxth	r2, r3
 8009c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c76:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8009c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c7e:	891b      	ldrh	r3, [r3, #8]
 8009c80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009c86:	8952      	ldrh	r2, [r2, #10]
 8009c88:	0952      	lsrs	r2, r2, #5
 8009c8a:	b292      	uxth	r2, r2
 8009c8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c90:	fb01 f202 	mul.w	r2, r1, r2
 8009c94:	1a9b      	subs	r3, r3, r2
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d001      	beq.n	8009ca0 <find_volume+0x318>
		return FR_NO_FILESYSTEM;
 8009c9c:	230d      	movs	r3, #13
 8009c9e:	e198      	b.n	8009fd2 <find_volume+0x64a>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8009ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca2:	7d1b      	ldrb	r3, [r3, #20]
 8009ca4:	021b      	lsls	r3, r3, #8
 8009ca6:	b21a      	sxth	r2, r3
 8009ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009caa:	7cdb      	ldrb	r3, [r3, #19]
 8009cac:	b21b      	sxth	r3, r3
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	b21b      	sxth	r3, r3
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8009cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d112      	bne.n	8009ce2 <find_volume+0x35a>
 8009cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cbe:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009cc2:	061a      	lsls	r2, r3, #24
 8009cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009cca:	041b      	lsls	r3, r3, #16
 8009ccc:	431a      	orrs	r2, r3
 8009cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009cd4:	021b      	lsls	r3, r3, #8
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009cda:	f892 2020 	ldrb.w	r2, [r2, #32]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce4:	7bdb      	ldrb	r3, [r3, #15]
 8009ce6:	021b      	lsls	r3, r3, #8
 8009ce8:	b21a      	sxth	r2, r3
 8009cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cec:	7b9b      	ldrb	r3, [r3, #14]
 8009cee:	b21b      	sxth	r3, r3
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	b21b      	sxth	r3, r3
 8009cf4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8009cf6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d101      	bne.n	8009d00 <find_volume+0x378>
 8009cfc:	230d      	movs	r3, #13
 8009cfe:	e168      	b.n	8009fd2 <find_volume+0x64a>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8009d00:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009d02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d04:	4413      	add	r3, r2
 8009d06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d0c:	8911      	ldrh	r1, [r2, #8]
 8009d0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d14:	8952      	ldrh	r2, [r2, #10]
 8009d16:	0952      	lsrs	r2, r2, #5
 8009d18:	b292      	uxth	r2, r2
 8009d1a:	fbb1 f2f2 	udiv	r2, r1, r2
 8009d1e:	b292      	uxth	r2, r2
 8009d20:	4413      	add	r3, r2
 8009d22:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009d24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d201      	bcs.n	8009d30 <find_volume+0x3a8>
 8009d2c:	230d      	movs	r3, #13
 8009d2e:	e150      	b.n	8009fd2 <find_volume+0x64a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8009d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d38:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d3c:	7892      	ldrb	r2, [r2, #2]
 8009d3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d42:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8009d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d101      	bne.n	8009d4e <find_volume+0x3c6>
 8009d4a:	230d      	movs	r3, #13
 8009d4c:	e141      	b.n	8009fd2 <find_volume+0x64a>
	fmt = FS_FAT12;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8009d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d56:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d902      	bls.n	8009d64 <find_volume+0x3dc>
 8009d5e:	2302      	movs	r3, #2
 8009d60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8009d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d66:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d902      	bls.n	8009d74 <find_volume+0x3ec>
 8009d6e:	2303      	movs	r3, #3
 8009d70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8009d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d76:	3302      	adds	r3, #2
 8009d78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d7a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d7e:	6153      	str	r3, [r2, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8009d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d86:	461a      	mov	r2, r3
 8009d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d8a:	61d3      	str	r3, [r2, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8009d8c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009d8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d90:	4413      	add	r3, r2
 8009d92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d94:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d98:	6213      	str	r3, [r2, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8009d9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9e:	4413      	add	r3, r2
 8009da0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009da2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009da6:	6293      	str	r3, [r2, #40]	@ 0x28
	if (fmt == FS_FAT32) {
 8009da8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009dac:	2b03      	cmp	r3, #3
 8009dae:	d124      	bne.n	8009dfa <find_volume+0x472>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8009db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009db6:	891b      	ldrh	r3, [r3, #8]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d001      	beq.n	8009dc0 <find_volume+0x438>
 8009dbc:	230d      	movs	r3, #13
 8009dbe:	e108      	b.n	8009fd2 <find_volume+0x64a>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8009dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009dc6:	061a      	lsls	r2, r3, #24
 8009dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dca:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8009dce:	041b      	lsls	r3, r3, #16
 8009dd0:	431a      	orrs	r2, r3
 8009dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009dd8:	021b      	lsls	r3, r3, #8
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009dde:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8009de2:	4313      	orrs	r3, r2
 8009de4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009de6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009dea:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8009dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009df2:	695b      	ldr	r3, [r3, #20]
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009df8:	e02b      	b.n	8009e52 <find_volume+0x4ca>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e00:	891b      	ldrh	r3, [r3, #8]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d101      	bne.n	8009e0a <find_volume+0x482>
 8009e06:	230d      	movs	r3, #13
 8009e08:	e0e3      	b.n	8009fd2 <find_volume+0x64a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8009e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e10:	6a1a      	ldr	r2, [r3, #32]
 8009e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e14:	4413      	add	r3, r2
 8009e16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e18:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009e1c:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009e1e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d105      	bne.n	8009e32 <find_volume+0x4aa>
 8009e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	005b      	lsls	r3, r3, #1
 8009e30:	e00e      	b.n	8009e50 <find_volume+0x4c8>
 8009e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e38:	695a      	ldr	r2, [r3, #20]
 8009e3a:	4613      	mov	r3, r2
 8009e3c:	005b      	lsls	r3, r3, #1
 8009e3e:	4413      	add	r3, r2
 8009e40:	085a      	lsrs	r2, r3, #1
 8009e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f003 0301 	and.w	r3, r3, #1
 8009e4e:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8009e50:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8009e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e58:	699a      	ldr	r2, [r3, #24]
 8009e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e60:	895b      	ldrh	r3, [r3, #10]
 8009e62:	4619      	mov	r1, r3
 8009e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e66:	440b      	add	r3, r1
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009e6c:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8009e70:	8949      	ldrh	r1, [r1, #10]
 8009e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d201      	bcs.n	8009e7e <find_volume+0x4f6>
		return FR_NO_FILESYSTEM;
 8009e7a:	230d      	movs	r3, #13
 8009e7c:	e0a9      	b.n	8009fd2 <find_volume+0x64a>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8009e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e84:	461a      	mov	r2, r3
 8009e86:	f04f 33ff 	mov.w	r3, #4294967295
 8009e8a:	6113      	str	r3, [r2, #16]
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e92:	691b      	ldr	r3, [r3, #16]
 8009e94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e96:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009e9a:	60d3      	str	r3, [r2, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8009e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ea2:	2280      	movs	r2, #128	@ 0x80
 8009ea4:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009ea6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009eaa:	2b03      	cmp	r3, #3
 8009eac:	d17a      	bne.n	8009fa4 <find_volume+0x61c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8009eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009eb4:	021b      	lsls	r3, r3, #8
 8009eb6:	b21a      	sxth	r2, r3
 8009eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009ebe:	b21b      	sxth	r3, r3
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	b21b      	sxth	r3, r3
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d16d      	bne.n	8009fa4 <find_volume+0x61c>
		&& move_window(fs, bsect + 1) == FR_OK)
 8009ec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eca:	3301      	adds	r3, #1
 8009ecc:	4619      	mov	r1, r3
 8009ece:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009ed0:	f7fd ff8e 	bl	8007df0 <move_window>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d164      	bne.n	8009fa4 <find_volume+0x61c>
	{
		fs->fsi_flag = 0;
 8009eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009edc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee6:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8009eea:	021b      	lsls	r3, r3, #8
 8009eec:	b21a      	sxth	r2, r3
 8009eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef0:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8009ef4:	b21b      	sxth	r3, r3
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	b21b      	sxth	r3, r3
 8009efa:	4a38      	ldr	r2, [pc, #224]	@ (8009fdc <find_volume+0x654>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d151      	bne.n	8009fa4 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8009f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f02:	78db      	ldrb	r3, [r3, #3]
 8009f04:	061a      	lsls	r2, r3, #24
 8009f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f08:	789b      	ldrb	r3, [r3, #2]
 8009f0a:	041b      	lsls	r3, r3, #16
 8009f0c:	431a      	orrs	r2, r3
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f10:	785b      	ldrb	r3, [r3, #1]
 8009f12:	021b      	lsls	r3, r3, #8
 8009f14:	4313      	orrs	r3, r2
 8009f16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f18:	7812      	ldrb	r2, [r2, #0]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	4a30      	ldr	r2, [pc, #192]	@ (8009fe0 <find_volume+0x658>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d140      	bne.n	8009fa4 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8009f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f24:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 8009f28:	061a      	lsls	r2, r3, #24
 8009f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f2c:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 8009f30:	041b      	lsls	r3, r3, #16
 8009f32:	431a      	orrs	r2, r3
 8009f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f36:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 8009f3a:	021b      	lsls	r3, r3, #8
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f40:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 8009f44:	4313      	orrs	r3, r2
 8009f46:	4a27      	ldr	r2, [pc, #156]	@ (8009fe4 <find_volume+0x65c>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d12b      	bne.n	8009fa4 <find_volume+0x61c>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8009f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4e:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 8009f52:	061a      	lsls	r2, r3, #24
 8009f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f56:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 8009f5a:	041b      	lsls	r3, r3, #16
 8009f5c:	431a      	orrs	r2, r3
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f60:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 8009f64:	021b      	lsls	r3, r3, #8
 8009f66:	4313      	orrs	r3, r2
 8009f68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f6a:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f72:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009f76:	6113      	str	r3, [r2, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8009f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f7a:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 8009f7e:	061a      	lsls	r2, r3, #24
 8009f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f82:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 8009f86:	041b      	lsls	r3, r3, #16
 8009f88:	431a      	orrs	r2, r3
 8009f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8c:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 8009f90:	021b      	lsls	r3, r3, #8
 8009f92:	4313      	orrs	r3, r2
 8009f94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f96:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009fa2:	60d3      	str	r3, [r2, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8009fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009faa:	461a      	mov	r2, r3
 8009fac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009fb0:	7013      	strb	r3, [r2, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8009fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe8 <find_volume+0x660>)
 8009fb4:	881b      	ldrh	r3, [r3, #0]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe8 <find_volume+0x660>)
 8009fbc:	801a      	strh	r2, [r3, #0]
 8009fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8009fe8 <find_volume+0x660>)
 8009fc0:	881a      	ldrh	r2, [r3, #0]
 8009fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fc4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fc8:	80da      	strh	r2, [r3, #6]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8009fca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009fcc:	f7fd fe94 	bl	8007cf8 <clear_lock>
#endif

	return FR_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3758      	adds	r7, #88	@ 0x58
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	ffffaa55 	.word	0xffffaa55
 8009fe0:	41615252 	.word	0x41615252
 8009fe4:	61417272 	.word	0x61417272
 8009fe8:	200025ec 	.word	0x200025ec

08009fec <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d02a      	beq.n	800a054 <validate+0x68>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d024      	beq.n	800a054 <validate+0x68>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d01b      	beq.n	800a054 <validate+0x68>
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a028:	88da      	ldrh	r2, [r3, #6]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a030:	889b      	ldrh	r3, [r3, #4]
 800a032:	429a      	cmp	r2, r3
 800a034:	d10e      	bne.n	800a054 <validate+0x68>
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a042:	785b      	ldrb	r3, [r3, #1]
 800a044:	4618      	mov	r0, r3
 800a046:	f7fd fbad 	bl	80077a4 <disk_status>
 800a04a:	4603      	mov	r3, r0
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <validate+0x6c>
		return FR_INVALID_OBJECT;
 800a054:	2309      	movs	r3, #9
 800a056:	e000      	b.n	800a05a <validate+0x6e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
	...

0800a064 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b088      	sub	sp, #32
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	4613      	mov	r3, r2
 800a070:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800a076:	f107 0310 	add.w	r3, r7, #16
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7ff fbd2 	bl	8009824 <get_ldnumber>
 800a080:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	2b00      	cmp	r3, #0
 800a086:	da01      	bge.n	800a08c <f_mount+0x28>
 800a088:	230b      	movs	r3, #11
 800a08a:	e02f      	b.n	800a0ec <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a08c:	4a19      	ldr	r2, [pc, #100]	@ (800a0f4 <f_mount+0x90>)
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a094:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d007      	beq.n	800a0ac <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 800a09c:	69b8      	ldr	r0, [r7, #24]
 800a09e:	f7fd fe2b 	bl	8007cf8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d004      	beq.n	800a0bc <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	490d      	ldr	r1, [pc, #52]	@ (800a0f4 <f_mount+0x90>)
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d002      	beq.n	800a0d2 <f_mount+0x6e>
 800a0cc:	79fb      	ldrb	r3, [r7, #7]
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d001      	beq.n	800a0d6 <f_mount+0x72>
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	e00a      	b.n	800a0ec <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800a0d6:	f107 0108 	add.w	r1, r7, #8
 800a0da:	f107 030c 	add.w	r3, r7, #12
 800a0de:	2200      	movs	r2, #0
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7ff fc51 	bl	8009988 <find_volume>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3720      	adds	r7, #32
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	200025e8 	.word	0x200025e8

0800a0f8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a106:	f843 0c4c 	str.w	r0, [r3, #-76]
 800a10a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a10e:	f843 1c50 	str.w	r1, [r3, #-80]
 800a112:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a116:	f803 2c51 	strb.w	r2, [r3, #-81]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800a11a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a11e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <f_open+0x32>
 800a126:	2309      	movs	r3, #9
 800a128:	e2f3      	b.n	800a712 <f_open+0x61a>
	fp->fs = 0;			/* Clear file object */
 800a12a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a12e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a136:	461a      	mov	r2, r3
 800a138:	2300      	movs	r3, #0
 800a13a:	6013      	str	r3, [r2, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800a13c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a140:	461a      	mov	r2, r3
 800a142:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a146:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a14a:	f003 031f 	and.w	r3, r3, #31
 800a14e:	f802 3c51 	strb.w	r3, [r2, #-81]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800a152:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a156:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a15a:	f023 0301 	bic.w	r3, r3, #1
 800a15e:	b2da      	uxtb	r2, r3
 800a160:	f107 0118 	add.w	r1, r7, #24
 800a164:	3910      	subs	r1, #16
 800a166:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a16a:	3b18      	subs	r3, #24
 800a16c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a170:	4618      	mov	r0, r3
 800a172:	f7ff fc09 	bl	8009988 <find_volume>
 800a176:	4603      	mov	r3, r0
 800a178:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a17c:	f102 0217 	add.w	r2, r2, #23
 800a180:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800a182:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a186:	f103 0317 	add.w	r3, r3, #23
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f040 82bb 	bne.w	800a708 <f_open+0x610>
		INIT_BUF(dj);
 800a192:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a196:	461a      	mov	r2, r3
 800a198:	f107 0318 	add.w	r3, r7, #24
 800a19c:	3b04      	subs	r3, #4
 800a19e:	f8c2 3fe0 	str.w	r3, [r2, #4064]	@ 0xfe0
 800a1a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	4bd3      	ldr	r3, [pc, #844]	@ (800a4f8 <f_open+0x400>)
 800a1aa:	f8c2 3fe8 	str.w	r3, [r2, #4072]	@ 0xfe8
		res = follow_path(&dj, path);	/* Follow the file path */
 800a1ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a1b2:	f853 2c50 	ldr.w	r2, [r3, #-80]
 800a1b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a1ba:	3b18      	subs	r3, #24
 800a1bc:	4611      	mov	r1, r2
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7ff faba 	bl	8009738 <follow_path>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a1ca:	f102 0217 	add.w	r2, r2, #23
 800a1ce:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 800a1d0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a1d4:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 800a1d8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a1dc:	f102 0210 	add.w	r2, r2, #16
 800a1e0:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a1e2:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a1e6:	f103 0317 	add.w	r3, r3, #23
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d124      	bne.n	800a23a <f_open+0x142>
			if (!dir)	/* Default directory itself */
 800a1f0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a1f4:	f103 0310 	add.w	r3, r3, #16
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d106      	bne.n	800a20c <f_open+0x114>
				res = FR_INVALID_NAME;
 800a1fe:	2306      	movs	r3, #6
 800a200:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a204:	f102 0217 	add.w	r2, r2, #23
 800a208:	7013      	strb	r3, [r2, #0]
 800a20a:	e016      	b.n	800a23a <f_open+0x142>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a20c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a210:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a214:	2b01      	cmp	r3, #1
 800a216:	bf8c      	ite	hi
 800a218:	2301      	movhi	r3, #1
 800a21a:	2300      	movls	r3, #0
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a224:	3b18      	subs	r3, #24
 800a226:	4611      	mov	r1, r2
 800a228:	4618      	mov	r0, r3
 800a22a:	f7fd fbd1 	bl	80079d0 <chk_lock>
 800a22e:	4603      	mov	r3, r0
 800a230:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a234:	f102 0217 	add.w	r2, r2, #23
 800a238:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a23a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a23e:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a242:	f003 031c 	and.w	r3, r3, #28
 800a246:	2b00      	cmp	r3, #0
 800a248:	f000 813c 	beq.w	800a4c4 <f_open+0x3cc>
			if (res != FR_OK) {					/* No file, create new */
 800a24c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a250:	f103 0317 	add.w	r3, r3, #23
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d02e      	beq.n	800a2b8 <f_open+0x1c0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800a25a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a25e:	f103 0317 	add.w	r3, r3, #23
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b04      	cmp	r3, #4
 800a266:	d112      	bne.n	800a28e <f_open+0x196>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a268:	f7fd fc22 	bl	8007ab0 <enq_lock>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d007      	beq.n	800a282 <f_open+0x18a>
 800a272:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a276:	3b18      	subs	r3, #24
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe ff7b 	bl	8009174 <dir_register>
 800a27e:	4603      	mov	r3, r0
 800a280:	e000      	b.n	800a284 <f_open+0x18c>
 800a282:	2312      	movs	r3, #18
 800a284:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a288:	f102 0217 	add.w	r2, r2, #23
 800a28c:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a28e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a292:	461a      	mov	r2, r3
 800a294:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a298:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a29c:	f043 0308 	orr.w	r3, r3, #8
 800a2a0:	f802 3c51 	strb.w	r3, [r2, #-81]
				dir = dj.dir;					/* New entry */
 800a2a4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a2a8:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 800a2ac:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a2b0:	f102 0210 	add.w	r2, r2, #16
 800a2b4:	6013      	str	r3, [r2, #0]
 800a2b6:	e01f      	b.n	800a2f8 <f_open+0x200>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a2b8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a2bc:	f103 0310 	add.w	r3, r3, #16
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	330b      	adds	r3, #11
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	f003 0311 	and.w	r3, r3, #17
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d006      	beq.n	800a2dc <f_open+0x1e4>
					res = FR_DENIED;
 800a2ce:	2307      	movs	r3, #7
 800a2d0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a2d4:	f102 0217 	add.w	r2, r2, #23
 800a2d8:	7013      	strb	r3, [r2, #0]
 800a2da:	e00d      	b.n	800a2f8 <f_open+0x200>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800a2dc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a2e0:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a2e4:	f003 0304 	and.w	r3, r3, #4
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d005      	beq.n	800a2f8 <f_open+0x200>
						res = FR_EXIST;
 800a2ec:	2308      	movs	r3, #8
 800a2ee:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a2f2:	f102 0217 	add.w	r2, r2, #23
 800a2f6:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a2f8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a2fc:	f103 0317 	add.w	r3, r3, #23
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f040 8113 	bne.w	800a52e <f_open+0x436>
 800a308:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a30c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a310:	f003 0308 	and.w	r3, r3, #8
 800a314:	2b00      	cmp	r3, #0
 800a316:	f000 810a 	beq.w	800a52e <f_open+0x436>
				dw = GET_FATTIME();				/* Created time */
 800a31a:	f7fd f9e1 	bl	80076e0 <get_fattime>
 800a31e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a322:	f103 030c 	add.w	r3, r3, #12
 800a326:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800a328:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a32c:	f103 0310 	add.w	r3, r3, #16
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	330e      	adds	r3, #14
 800a334:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a338:	f102 020c 	add.w	r2, r2, #12
 800a33c:	6812      	ldr	r2, [r2, #0]
 800a33e:	b2d2      	uxtb	r2, r2
 800a340:	701a      	strb	r2, [r3, #0]
 800a342:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a346:	f103 030c 	add.w	r3, r3, #12
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	0a1b      	lsrs	r3, r3, #8
 800a350:	b29a      	uxth	r2, r3
 800a352:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a356:	f103 0310 	add.w	r3, r3, #16
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	330f      	adds	r3, #15
 800a35e:	b2d2      	uxtb	r2, r2
 800a360:	701a      	strb	r2, [r3, #0]
 800a362:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a366:	f103 030c 	add.w	r3, r3, #12
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	0c1a      	lsrs	r2, r3, #16
 800a36e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a372:	f103 0310 	add.w	r3, r3, #16
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	3310      	adds	r3, #16
 800a37a:	b2d2      	uxtb	r2, r2
 800a37c:	701a      	strb	r2, [r3, #0]
 800a37e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a382:	f103 030c 	add.w	r3, r3, #12
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	0e1a      	lsrs	r2, r3, #24
 800a38a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a38e:	f103 0310 	add.w	r3, r3, #16
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	3311      	adds	r3, #17
 800a396:	b2d2      	uxtb	r2, r2
 800a398:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800a39a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a39e:	f103 0310 	add.w	r3, r3, #16
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	330b      	adds	r3, #11
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800a3aa:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a3ae:	f103 0310 	add.w	r3, r3, #16
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	331c      	adds	r3, #28
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	701a      	strb	r2, [r3, #0]
 800a3ba:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a3be:	f103 0310 	add.w	r3, r3, #16
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	331d      	adds	r3, #29
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	701a      	strb	r2, [r3, #0]
 800a3ca:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a3ce:	f103 0310 	add.w	r3, r3, #16
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	331e      	adds	r3, #30
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	701a      	strb	r2, [r3, #0]
 800a3da:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a3de:	f103 0310 	add.w	r3, r3, #16
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	331f      	adds	r3, #31
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800a3ea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a3ee:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a3f2:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a3f6:	f102 0210 	add.w	r2, r2, #16
 800a3fa:	6811      	ldr	r1, [r2, #0]
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7fe fc09 	bl	8008c14 <ld_clust>
 800a402:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a406:	f103 0308 	add.w	r3, r3, #8
 800a40a:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800a40c:	2100      	movs	r1, #0
 800a40e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a412:	f103 0310 	add.w	r3, r3, #16
 800a416:	6818      	ldr	r0, [r3, #0]
 800a418:	f7fe fc2a 	bl	8008c70 <st_clust>
				dj.fs->wflag = 1;
 800a41c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a420:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a424:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a428:	2201      	movs	r2, #1
 800a42a:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 800a42c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a430:	f103 0308 	add.w	r3, r3, #8
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d079      	beq.n	800a52e <f_open+0x436>
					dw = dj.fs->winsect;
 800a43a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a43e:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a442:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a448:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a44c:	f102 020c 	add.w	r2, r2, #12
 800a450:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800a452:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a456:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a45a:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a45e:	f102 0208 	add.w	r2, r2, #8
 800a462:	6811      	ldr	r1, [r2, #0]
 800a464:	4618      	mov	r0, r3
 800a466:	f7fe f826 	bl	80084b6 <remove_chain>
 800a46a:	4603      	mov	r3, r0
 800a46c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a470:	f102 0217 	add.w	r2, r2, #23
 800a474:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 800a476:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a47a:	f103 0317 	add.w	r3, r3, #23
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d154      	bne.n	800a52e <f_open+0x436>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800a484:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a488:	f8d3 2fc8 	ldr.w	r2, [r3, #4040]	@ 0xfc8
 800a48c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a490:	f103 0308 	add.w	r3, r3, #8
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	3b01      	subs	r3, #1
 800a498:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a49c:	60d3      	str	r3, [r2, #12]
						res = move_window(dj.fs, dw);
 800a49e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a4a2:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a4a6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a4aa:	f102 020c 	add.w	r2, r2, #12
 800a4ae:	6811      	ldr	r1, [r2, #0]
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7fd fc9d 	bl	8007df0 <move_window>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a4bc:	f102 0217 	add.w	r2, r2, #23
 800a4c0:	7013      	strb	r3, [r2, #0]
 800a4c2:	e034      	b.n	800a52e <f_open+0x436>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800a4c4:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a4c8:	f103 0317 	add.w	r3, r3, #23
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d12d      	bne.n	800a52e <f_open+0x436>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800a4d2:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a4d6:	f103 0310 	add.w	r3, r3, #16
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	330b      	adds	r3, #11
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	f003 0310 	and.w	r3, r3, #16
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d009      	beq.n	800a4fc <f_open+0x404>
					res = FR_NO_FILE;
 800a4e8:	2304      	movs	r3, #4
 800a4ea:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a4ee:	f102 0217 	add.w	r2, r2, #23
 800a4f2:	7013      	strb	r3, [r2, #0]
 800a4f4:	e01b      	b.n	800a52e <f_open+0x436>
 800a4f6:	bf00      	nop
 800a4f8:	20002608 	.word	0x20002608
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800a4fc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a500:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a504:	f003 0302 	and.w	r3, r3, #2
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d010      	beq.n	800a52e <f_open+0x436>
 800a50c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a510:	f103 0310 	add.w	r3, r3, #16
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	330b      	adds	r3, #11
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d005      	beq.n	800a52e <f_open+0x436>
						res = FR_DENIED;
 800a522:	2307      	movs	r3, #7
 800a524:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a528:	f102 0217 	add.w	r2, r2, #23
 800a52c:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 800a52e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a532:	f103 0317 	add.w	r3, r3, #23
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d155      	bne.n	800a5e8 <f_open+0x4f0>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a53c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a540:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a544:	f003 0308 	and.w	r3, r3, #8
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d00a      	beq.n	800a562 <f_open+0x46a>
				mode |= FA__WRITTEN;
 800a54c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a550:	461a      	mov	r2, r3
 800a552:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a556:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a55a:	f043 0320 	orr.w	r3, r3, #32
 800a55e:	f802 3c51 	strb.w	r3, [r2, #-81]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800a562:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a566:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a56a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a56e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a570:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800a574:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800a578:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a57c:	61d3      	str	r3, [r2, #28]
			fp->dir_ptr = dir;
 800a57e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a582:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a58a:	461a      	mov	r2, r3
 800a58c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a590:	f103 0310 	add.w	r3, r3, #16
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6213      	str	r3, [r2, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a598:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a59c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	bf8c      	ite	hi
 800a5a4:	2301      	movhi	r3, #1
 800a5a6:	2300      	movls	r3, #0
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a5b0:	3b18      	subs	r3, #24
 800a5b2:	4611      	mov	r1, r2
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7fd fa9f 	bl	8007af8 <inc_lock>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a5c0:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a5c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5c8:	629a      	str	r2, [r3, #40]	@ 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 800a5ca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a5ce:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a5d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d105      	bne.n	800a5e8 <f_open+0x4f0>
 800a5dc:	2302      	movs	r3, #2
 800a5de:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a5e2:	f102 0217 	add.w	r2, r2, #23
 800a5e6:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800a5e8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a5ec:	f103 0317 	add.w	r3, r3, #23
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f040 8088 	bne.w	800a708 <f_open+0x610>
			fp->flag = mode;					/* File access mode */
 800a5f8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a5fc:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a600:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a604:	461a      	mov	r2, r3
 800a606:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a60a:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800a60e:	7193      	strb	r3, [r2, #6]
			fp->err = 0;						/* Clear error flag */
 800a610:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a614:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a618:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a61c:	2200      	movs	r2, #0
 800a61e:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800a620:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a624:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a628:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a62c:	f102 0210 	add.w	r2, r2, #16
 800a630:	6811      	ldr	r1, [r2, #0]
 800a632:	4618      	mov	r0, r3
 800a634:	f7fe faee 	bl	8008c14 <ld_clust>
 800a638:	4602      	mov	r2, r0
 800a63a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a63e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a642:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a646:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800a648:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a64c:	f103 0310 	add.w	r3, r3, #16
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	331f      	adds	r3, #31
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	061a      	lsls	r2, r3, #24
 800a658:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a65c:	f103 0310 	add.w	r3, r3, #16
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	331e      	adds	r3, #30
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	041b      	lsls	r3, r3, #16
 800a668:	431a      	orrs	r2, r3
 800a66a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a66e:	f103 0310 	add.w	r3, r3, #16
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	331d      	adds	r3, #29
 800a676:	781b      	ldrb	r3, [r3, #0]
 800a678:	021b      	lsls	r3, r3, #8
 800a67a:	4313      	orrs	r3, r2
 800a67c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800a680:	f102 0210 	add.w	r2, r2, #16
 800a684:	6812      	ldr	r2, [r2, #0]
 800a686:	321c      	adds	r2, #28
 800a688:	7812      	ldrb	r2, [r2, #0]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800a690:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800a694:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a698:	60d3      	str	r3, [r2, #12]
			fp->fptr = 0;						/* File pointer */
 800a69a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a69e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a6a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	6093      	str	r3, [r2, #8]
			fp->dsect = 0;
 800a6ac:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a6b0:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a6b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	6193      	str	r3, [r2, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800a6be:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a6c2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a6c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	6253      	str	r3, [r2, #36]	@ 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800a6d0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a6d4:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 800a6d8:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800a6dc:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800a6e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a6e4:	6013      	str	r3, [r2, #0]
			fp->id = fp->fs->id;
 800a6e6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a6ea:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a6ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6f8:	88da      	ldrh	r2, [r3, #6]
 800a6fa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800a6fe:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800a702:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a706:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 800a708:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800a70c:	f103 0317 	add.w	r3, r3, #23
 800a710:	781b      	ldrb	r3, [r3, #0]
}
 800a712:	4618      	mov	r0, r3
 800a714:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 800a718:	3718      	adds	r7, #24
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop

0800a720 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b08a      	sub	sp, #40	@ 0x28
 800a724:	af00      	add	r7, sp, #0
 800a726:	60f8      	str	r0, [r7, #12]
 800a728:	60b9      	str	r1, [r7, #8]
 800a72a:	607a      	str	r2, [r7, #4]
 800a72c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	2200      	movs	r2, #0
 800a736:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800a738:	68f8      	ldr	r0, [r7, #12]
 800a73a:	f7ff fc57 	bl	8009fec <validate>
 800a73e:	4603      	mov	r3, r0
 800a740:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a742:	7dfb      	ldrb	r3, [r7, #23]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d001      	beq.n	800a74c <f_write+0x2c>
 800a748:	7dfb      	ldrb	r3, [r7, #23]
 800a74a:	e21e      	b.n	800ab8a <f_write+0x46a>
	if (fp->err)							/* Check error */
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a752:	79db      	ldrb	r3, [r3, #7]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d004      	beq.n	800a762 <f_write+0x42>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a75e:	79db      	ldrb	r3, [r3, #7]
 800a760:	e213      	b.n	800ab8a <f_write+0x46a>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a768:	799b      	ldrb	r3, [r3, #6]
 800a76a:	f003 0302 	and.w	r3, r3, #2
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d101      	bne.n	800a776 <f_write+0x56>
		LEAVE_FF(fp->fs, FR_DENIED);
 800a772:	2307      	movs	r3, #7
 800a774:	e209      	b.n	800ab8a <f_write+0x46a>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a77c:	689a      	ldr	r2, [r3, #8]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	441a      	add	r2, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	f080 81d9 	bcs.w	800ab42 <f_write+0x422>
 800a790:	2300      	movs	r3, #0
 800a792:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800a794:	e1d5      	b.n	800ab42 <f_write+0x422>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7a4:	6812      	ldr	r2, [r2, #0]
 800a7a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7aa:	8952      	ldrh	r2, [r2, #10]
 800a7ac:	fbb3 f1f2 	udiv	r1, r3, r2
 800a7b0:	fb01 f202 	mul.w	r2, r1, r2
 800a7b4:	1a9b      	subs	r3, r3, r2
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	f040 8169 	bne.w	800aa8e <f_write+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7ca:	6812      	ldr	r2, [r2, #0]
 800a7cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7d0:	8952      	ldrh	r2, [r2, #10]
 800a7d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7d6:	b2da      	uxtb	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7e4:	789b      	ldrb	r3, [r3, #2]
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800a7ee:	7dbb      	ldrb	r3, [r7, #22]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d15f      	bne.n	800a8b4 <f_write+0x194>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d111      	bne.n	800a824 <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a806:	691b      	ldr	r3, [r3, #16]
 800a808:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800a80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d126      	bne.n	800a85e <f_write+0x13e>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2100      	movs	r1, #0
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fd feac 	bl	8008578 <create_chain>
 800a820:	6278      	str	r0, [r7, #36]	@ 0x24
 800a822:	e01c      	b.n	800a85e <f_write+0x13e>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a82a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d009      	beq.n	800a844 <f_write+0x124>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	4619      	mov	r1, r3
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f7fd ff44 	bl	80086c8 <clmt_clust>
 800a840:	6278      	str	r0, [r7, #36]	@ 0x24
 800a842:	e00c      	b.n	800a85e <f_write+0x13e>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a852:	695b      	ldr	r3, [r3, #20]
 800a854:	4619      	mov	r1, r3
 800a856:	4610      	mov	r0, r2
 800a858:	f7fd fe8e 	bl	8008578 <create_chain>
 800a85c:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 8173 	beq.w	800ab4c <f_write+0x42c>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d106      	bne.n	800a87a <f_write+0x15a>
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a872:	2202      	movs	r2, #2
 800a874:	71da      	strb	r2, [r3, #7]
 800a876:	2302      	movs	r3, #2
 800a878:	e187      	b.n	800ab8a <f_write+0x46a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a880:	d106      	bne.n	800a890 <f_write+0x170>
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a888:	2201      	movs	r2, #1
 800a88a:	71da      	strb	r2, [r3, #7]
 800a88c:	2301      	movs	r3, #1
 800a88e:	e17c      	b.n	800ab8a <f_write+0x46a>
				fp->clust = clst;			/* Update current cluster */
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a896:	461a      	mov	r2, r3
 800a898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a89a:	6153      	str	r3, [r2, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d105      	bne.n	800a8b4 <f_write+0x194>
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b2:	6113      	str	r3, [r2, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ba:	799b      	ldrb	r3, [r3, #6]
 800a8bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d023      	beq.n	800a90c <f_write+0x1ec>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8d0:	7858      	ldrb	r0, [r3, #1]
 800a8d2:	68f9      	ldr	r1, [r7, #12]
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8da:	699a      	ldr	r2, [r3, #24]
 800a8dc:	2301      	movs	r3, #1
 800a8de:	f7fc ffc1 	bl	8007864 <disk_write>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d006      	beq.n	800a8f6 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	71da      	strb	r2, [r3, #7]
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e149      	b.n	800ab8a <f_write+0x46a>
				fp->flag &= ~FA__DIRTY;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8fc:	799b      	ldrb	r3, [r3, #6]
 800a8fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a902:	b2da      	uxtb	r2, r3
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a90a:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a91a:	695b      	ldr	r3, [r3, #20]
 800a91c:	4619      	mov	r1, r3
 800a91e:	4610      	mov	r0, r2
 800a920:	f7fd fb57 	bl	8007fd2 <clust2sect>
 800a924:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d106      	bne.n	800a93a <f_write+0x21a>
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a932:	2202      	movs	r2, #2
 800a934:	71da      	strb	r2, [r3, #7]
 800a936:	2302      	movs	r3, #2
 800a938:	e127      	b.n	800ab8a <f_write+0x46a>
			sect += csect;
 800a93a:	7dbb      	ldrb	r3, [r7, #22]
 800a93c:	693a      	ldr	r2, [r7, #16]
 800a93e:	4413      	add	r3, r2
 800a940:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a94e:	895b      	ldrh	r3, [r3, #10]
 800a950:	461a      	mov	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	fbb3 f3f2 	udiv	r3, r3, r2
 800a958:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d069      	beq.n	800aa34 <f_write+0x314>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800a960:	7dba      	ldrb	r2, [r7, #22]
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	4413      	add	r3, r2
 800a966:	68fa      	ldr	r2, [r7, #12]
 800a968:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a96c:	6812      	ldr	r2, [r2, #0]
 800a96e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a972:	7892      	ldrb	r2, [r2, #2]
 800a974:	4293      	cmp	r3, r2
 800a976:	d90a      	bls.n	800a98e <f_write+0x26e>
					cc = fp->fs->csize - csect;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a984:	789b      	ldrb	r3, [r3, #2]
 800a986:	461a      	mov	r2, r3
 800a988:	7dbb      	ldrb	r3, [r7, #22]
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a99a:	7858      	ldrb	r0, [r3, #1]
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	693a      	ldr	r2, [r7, #16]
 800a9a0:	69b9      	ldr	r1, [r7, #24]
 800a9a2:	f7fc ff5f 	bl	8007864 <disk_write>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d006      	beq.n	800a9ba <f_write+0x29a>
					ABORT(fp->fs, FR_DISK_ERR);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	71da      	strb	r2, [r3, #7]
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e0e7      	b.n	800ab8a <f_write+0x46a>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9c0:	699a      	ldr	r2, [r3, #24]
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d926      	bls.n	800aa1a <f_write+0x2fa>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800a9cc:	68f8      	ldr	r0, [r7, #12]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9d4:	699a      	ldr	r2, [r3, #24]
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a9e0:	6812      	ldr	r2, [r2, #0]
 800a9e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a9e6:	8952      	ldrh	r2, [r2, #10]
 800a9e8:	fb02 f303 	mul.w	r3, r2, r3
 800a9ec:	69ba      	ldr	r2, [r7, #24]
 800a9ee:	18d1      	adds	r1, r2, r3
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9fc:	895b      	ldrh	r3, [r3, #10]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	f7fc ff6e 	bl	80078e0 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa0a:	799b      	ldrb	r3, [r3, #6]
 800aa0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa10:	b2da      	uxtb	r2, r3
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa18:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa26:	895b      	ldrh	r3, [r3, #10]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	fb02 f303 	mul.w	r3, r2, r3
 800aa30:	623b      	str	r3, [r7, #32]
				continue;
 800aa32:	e06e      	b.n	800ab12 <f_write+0x3f2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	693a      	ldr	r2, [r7, #16]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d01f      	beq.n	800aa82 <f_write+0x362>
				if (fp->fptr < fp->fsize &&
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa48:	689a      	ldr	r2, [r3, #8]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d215      	bcs.n	800aa82 <f_write+0x362>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa62:	7858      	ldrb	r0, [r3, #1]
 800aa64:	68f9      	ldr	r1, [r7, #12]
 800aa66:	2301      	movs	r3, #1
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	f7fc fedb 	bl	8007824 <disk_read>
 800aa6e:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d006      	beq.n	800aa82 <f_write+0x362>
						ABORT(fp->fs, FR_DISK_ERR);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	71da      	strb	r2, [r3, #7]
 800aa7e:	2301      	movs	r3, #1
 800aa80:	e083      	b.n	800ab8a <f_write+0x46a>
			}
#endif
			fp->dsect = sect;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa88:	461a      	mov	r2, r3
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	6193      	str	r3, [r2, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa9a:	895b      	ldrh	r3, [r3, #10]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	68fa      	ldr	r2, [r7, #12]
 800aaa8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aaac:	6812      	ldr	r2, [r2, #0]
 800aaae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aab2:	8952      	ldrh	r2, [r2, #10]
 800aab4:	fbb3 f1f2 	udiv	r1, r3, r2
 800aab8:	fb01 f202 	mul.w	r2, r1, r2
 800aabc:	1a9b      	subs	r3, r3, r2
 800aabe:	1ac3      	subs	r3, r0, r3
 800aac0:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800aac2:	6a3a      	ldr	r2, [r7, #32]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d901      	bls.n	800aace <f_write+0x3ae>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aadc:	6812      	ldr	r2, [r2, #0]
 800aade:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aae2:	8952      	ldrh	r2, [r2, #10]
 800aae4:	fbb3 f1f2 	udiv	r1, r3, r2
 800aae8:	fb01 f202 	mul.w	r2, r1, r2
 800aaec:	1a9b      	subs	r3, r3, r2
 800aaee:	68fa      	ldr	r2, [r7, #12]
 800aaf0:	4413      	add	r3, r2
 800aaf2:	6a3a      	ldr	r2, [r7, #32]
 800aaf4:	69b9      	ldr	r1, [r7, #24]
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7fc fef2 	bl	80078e0 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab02:	799b      	ldrb	r3, [r3, #6]
 800ab04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab08:	b2da      	uxtb	r2, r3
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab10:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800ab12:	69ba      	ldr	r2, [r7, #24]
 800ab14:	6a3b      	ldr	r3, [r7, #32]
 800ab16:	4413      	add	r3, r2
 800ab18:	61bb      	str	r3, [r7, #24]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab20:	689a      	ldr	r2, [r3, #8]
 800ab22:	6a3b      	ldr	r3, [r7, #32]
 800ab24:	4413      	add	r3, r2
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800ab2c:	6093      	str	r3, [r2, #8]
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	6a3b      	ldr	r3, [r7, #32]
 800ab34:	441a      	add	r2, r3
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	601a      	str	r2, [r3, #0]
 800ab3a:	687a      	ldr	r2, [r7, #4]
 800ab3c:	6a3b      	ldr	r3, [r7, #32]
 800ab3e:	1ad3      	subs	r3, r2, r3
 800ab40:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f47f ae26 	bne.w	800a796 <f_write+0x76>
 800ab4a:	e000      	b.n	800ab4e <f_write+0x42e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ab4c:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab54:	689a      	ldr	r2, [r3, #8]
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d907      	bls.n	800ab72 <f_write+0x452>
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800ab70:	60d3      	str	r3, [r2, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab78:	799b      	ldrb	r3, [r3, #6]
 800ab7a:	f043 0320 	orr.w	r3, r3, #32
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab86:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3728      	adds	r7, #40	@ 0x28
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}

0800ab92 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ab92:	b580      	push	{r7, lr}
 800ab94:	b086      	sub	sp, #24
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f7ff fa26 	bl	8009fec <validate>
 800aba0:	4603      	mov	r3, r0
 800aba2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aba4:	7dfb      	ldrb	r3, [r7, #23]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	f040 80bc 	bne.w	800ad24 <f_sync+0x192>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abb2:	799b      	ldrb	r3, [r3, #6]
 800abb4:	f003 0320 	and.w	r3, r3, #32
 800abb8:	2b00      	cmp	r3, #0
 800abba:	f000 80b3 	beq.w	800ad24 <f_sync+0x192>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abc4:	799b      	ldrb	r3, [r3, #6]
 800abc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d01e      	beq.n	800ac0c <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abda:	7858      	ldrb	r0, [r3, #1]
 800abdc:	6879      	ldr	r1, [r7, #4]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abe4:	699a      	ldr	r2, [r3, #24]
 800abe6:	2301      	movs	r3, #1
 800abe8:	f7fc fe3c 	bl	8007864 <disk_write>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d001      	beq.n	800abf6 <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800abf2:	2301      	movs	r3, #1
 800abf4:	e097      	b.n	800ad26 <f_sync+0x194>
				fp->flag &= ~FA__DIRTY;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abfc:	799b      	ldrb	r3, [r3, #6]
 800abfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac0a:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac1a:	69db      	ldr	r3, [r3, #28]
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	4610      	mov	r0, r2
 800ac20:	f7fd f8e6 	bl	8007df0 <move_window>
 800ac24:	4603      	mov	r3, r0
 800ac26:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800ac28:	7dfb      	ldrb	r3, [r7, #23]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d17a      	bne.n	800ad24 <f_sync+0x192>
				dir = fp->dir_ptr;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac34:	6a1b      	ldr	r3, [r3, #32]
 800ac36:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	330b      	adds	r3, #11
 800ac3c:	781a      	ldrb	r2, [r3, #0]
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	330b      	adds	r3, #11
 800ac42:	f042 0220 	orr.w	r2, r2, #32
 800ac46:	b2d2      	uxtb	r2, r2
 800ac48:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac50:	68da      	ldr	r2, [r3, #12]
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	331c      	adds	r3, #28
 800ac56:	b2d2      	uxtb	r2, r2
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	0a1b      	lsrs	r3, r3, #8
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	331d      	adds	r3, #29
 800ac6c:	b2d2      	uxtb	r2, r2
 800ac6e:	701a      	strb	r2, [r3, #0]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac76:	68db      	ldr	r3, [r3, #12]
 800ac78:	0c1a      	lsrs	r2, r3, #16
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	331e      	adds	r3, #30
 800ac7e:	b2d2      	uxtb	r2, r2
 800ac80:	701a      	strb	r2, [r3, #0]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac88:	68db      	ldr	r3, [r3, #12]
 800ac8a:	0e1a      	lsrs	r2, r3, #24
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	331f      	adds	r3, #31
 800ac90:	b2d2      	uxtb	r2, r2
 800ac92:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac9a:	691b      	ldr	r3, [r3, #16]
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	6938      	ldr	r0, [r7, #16]
 800aca0:	f7fd ffe6 	bl	8008c70 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800aca4:	f7fc fd1c 	bl	80076e0 <get_fattime>
 800aca8:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	3316      	adds	r3, #22
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	b2d2      	uxtb	r2, r2
 800acb2:	701a      	strb	r2, [r3, #0]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	0a1b      	lsrs	r3, r3, #8
 800acba:	b29a      	uxth	r2, r3
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	3317      	adds	r3, #23
 800acc0:	b2d2      	uxtb	r2, r2
 800acc2:	701a      	strb	r2, [r3, #0]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	0c1a      	lsrs	r2, r3, #16
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	3318      	adds	r3, #24
 800accc:	b2d2      	uxtb	r2, r2
 800acce:	701a      	strb	r2, [r3, #0]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	0e1a      	lsrs	r2, r3, #24
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	3319      	adds	r3, #25
 800acd8:	b2d2      	uxtb	r2, r2
 800acda:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	3312      	adds	r3, #18
 800ace0:	2200      	movs	r2, #0
 800ace2:	701a      	strb	r2, [r3, #0]
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	3313      	adds	r3, #19
 800ace8:	2200      	movs	r2, #0
 800acea:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800acf2:	799b      	ldrb	r3, [r3, #6]
 800acf4:	f023 0320 	bic.w	r3, r3, #32
 800acf8:	b2da      	uxtb	r2, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad00:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad0e:	2201      	movs	r2, #1
 800ad10:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f7fd f89a 	bl	8007e54 <sync_fs>
 800ad20:	4603      	mov	r3, r0
 800ad22:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800ad24:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3718      	adds	r7, #24
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}

0800ad2e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800ad2e:	b580      	push	{r7, lr}
 800ad30:	b084      	sub	sp, #16
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7ff ff2b 	bl	800ab92 <f_sync>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ad40:	7bfb      	ldrb	r3, [r7, #15]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d119      	bne.n	800ad7a <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7ff f950 	bl	8009fec <validate>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ad50:	7bfb      	ldrb	r3, [r7, #15]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d111      	bne.n	800ad7a <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f7fc ff86 	bl	8007c70 <dec_lock>
 800ad64:	4603      	mov	r3, r0
 800ad66:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d105      	bne.n	800ad7a <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad74:	461a      	mov	r2, r3
 800ad76:	2300      	movs	r3, #0
 800ad78:	6013      	str	r3, [r2, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ad7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b090      	sub	sp, #64	@ 0x40
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f7ff f92c 	bl	8009fec <validate>
 800ad94:	4603      	mov	r3, r0
 800ad96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800ad9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d002      	beq.n	800ada8 <f_lseek+0x24>
 800ada2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ada6:	e2da      	b.n	800b35e <f_lseek+0x5da>
	if (fp->err)						/* Check error */
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adae:	79db      	ldrb	r3, [r3, #7]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d004      	beq.n	800adbe <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adba:	79db      	ldrb	r3, [r3, #7]
 800adbc:	e2cf      	b.n	800b35e <f_lseek+0x5da>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f000 8124 	beq.w	800b014 <f_lseek+0x290>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800add2:	d16c      	bne.n	800aeae <f_lseek+0x12a>
			tbl = fp->cltbl;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800addc:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade0:	1d1a      	adds	r2, r3, #4
 800ade2:	627a      	str	r2, [r7, #36]	@ 0x24
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	617b      	str	r3, [r7, #20]
 800ade8:	2302      	movs	r3, #2
 800adea:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->sclust;			/* Top of the chain */
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adf2:	691b      	ldr	r3, [r3, #16]
 800adf4:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800adf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d046      	beq.n	800ae8a <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800adfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfe:	613b      	str	r3, [r7, #16]
 800ae00:	2300      	movs	r3, #0
 800ae02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae06:	3302      	adds	r3, #2
 800ae08:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ae0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0c:	60fb      	str	r3, [r7, #12]
 800ae0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae10:	3301      	adds	r3, #1
 800ae12:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(fp->fs, cl);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fd f8fb 	bl	800801a <get_fat>
 800ae24:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800ae26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d806      	bhi.n	800ae3a <f_lseek+0xb6>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae32:	2202      	movs	r2, #2
 800ae34:	71da      	strb	r2, [r3, #7]
 800ae36:	2302      	movs	r3, #2
 800ae38:	e291      	b.n	800b35e <f_lseek+0x5da>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800ae3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae40:	d106      	bne.n	800ae50 <f_lseek+0xcc>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae48:	2201      	movs	r2, #1
 800ae4a:	71da      	strb	r2, [r3, #7]
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e286      	b.n	800b35e <f_lseek+0x5da>
					} while (cl == pcl + 1);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	3301      	adds	r3, #1
 800ae54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d0d7      	beq.n	800ae0a <f_lseek+0x86>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ae5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d809      	bhi.n	800ae76 <f_lseek+0xf2>
						*tbl++ = ncl; *tbl++ = tcl;
 800ae62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae64:	1d1a      	adds	r2, r3, #4
 800ae66:	627a      	str	r2, [r7, #36]	@ 0x24
 800ae68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6e:	1d1a      	adds	r2, r3, #4
 800ae70:	627a      	str	r2, [r7, #36]	@ 0x24
 800ae72:	693a      	ldr	r2, [r7, #16]
 800ae74:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae82:	695b      	ldr	r3, [r3, #20]
 800ae84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d3b8      	bcc.n	800adfc <f_lseek+0x78>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ae90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae94:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800ae96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d803      	bhi.n	800aea6 <f_lseek+0x122>
				*tbl = 0;		/* Terminate table */
 800ae9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aea0:	2200      	movs	r2, #0
 800aea2:	601a      	str	r2, [r3, #0]
 800aea4:	e259      	b.n	800b35a <f_lseek+0x5d6>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800aea6:	2311      	movs	r3, #17
 800aea8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800aeac:	e255      	b.n	800b35a <f_lseek+0x5d6>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	683a      	ldr	r2, [r7, #0]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d904      	bls.n	800aec6 <f_lseek+0x142>
				ofs = fp->fsize;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aecc:	461a      	mov	r2, r3
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	6093      	str	r3, [r2, #8]
			if (ofs) {
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f000 8240 	beq.w	800b35a <f_lseek+0x5d6>
				fp->clust = clmt_clust(fp, ofs - 1);
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	3b01      	subs	r3, #1
 800aede:	4619      	mov	r1, r3
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f7fd fbf1 	bl	80086c8 <clmt_clust>
 800aee6:	4602      	mov	r2, r0
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aeee:	615a      	str	r2, [r3, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aefe:	695b      	ldr	r3, [r3, #20]
 800af00:	4619      	mov	r1, r3
 800af02:	4610      	mov	r0, r2
 800af04:	f7fd f865 	bl	8007fd2 <clust2sect>
 800af08:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800af0a:	69bb      	ldr	r3, [r7, #24]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d106      	bne.n	800af1e <f_lseek+0x19a>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af16:	2202      	movs	r2, #2
 800af18:	71da      	strb	r2, [r3, #7]
 800af1a:	2302      	movs	r3, #2
 800af1c:	e21f      	b.n	800b35e <f_lseek+0x5da>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	3b01      	subs	r3, #1
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af28:	6812      	ldr	r2, [r2, #0]
 800af2a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af2e:	8952      	ldrh	r2, [r2, #10]
 800af30:	fbb3 f3f2 	udiv	r3, r3, r2
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af3a:	6812      	ldr	r2, [r2, #0]
 800af3c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af40:	7892      	ldrb	r2, [r2, #2]
 800af42:	3a01      	subs	r2, #1
 800af44:	4013      	ands	r3, r2
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	4413      	add	r3, r2
 800af4a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af5a:	6812      	ldr	r2, [r2, #0]
 800af5c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800af60:	8952      	ldrh	r2, [r2, #10]
 800af62:	fbb3 f1f2 	udiv	r1, r3, r2
 800af66:	fb01 f202 	mul.w	r2, r1, r2
 800af6a:	1a9b      	subs	r3, r3, r2
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f000 81f4 	beq.w	800b35a <f_lseek+0x5d6>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af78:	699b      	ldr	r3, [r3, #24]
 800af7a:	69ba      	ldr	r2, [r7, #24]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	f000 81ec 	beq.w	800b35a <f_lseek+0x5d6>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af88:	799b      	ldrb	r3, [r3, #6]
 800af8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d023      	beq.n	800afda <f_lseek+0x256>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af9e:	7858      	ldrb	r0, [r3, #1]
 800afa0:	6879      	ldr	r1, [r7, #4]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afa8:	699a      	ldr	r2, [r3, #24]
 800afaa:	2301      	movs	r3, #1
 800afac:	f7fc fc5a 	bl	8007864 <disk_write>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d006      	beq.n	800afc4 <f_lseek+0x240>
							ABORT(fp->fs, FR_DISK_ERR);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afbc:	2201      	movs	r2, #1
 800afbe:	71da      	strb	r2, [r3, #7]
 800afc0:	2301      	movs	r3, #1
 800afc2:	e1cc      	b.n	800b35e <f_lseek+0x5da>
						fp->flag &= ~FA__DIRTY;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afca:	799b      	ldrb	r3, [r3, #6]
 800afcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afd0:	b2da      	uxtb	r2, r3
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afd8:	719a      	strb	r2, [r3, #6]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afe6:	7858      	ldrb	r0, [r3, #1]
 800afe8:	6879      	ldr	r1, [r7, #4]
 800afea:	2301      	movs	r3, #1
 800afec:	69ba      	ldr	r2, [r7, #24]
 800afee:	f7fc fc19 	bl	8007824 <disk_read>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d006      	beq.n	800b006 <f_lseek+0x282>
						ABORT(fp->fs, FR_DISK_ERR);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800affe:	2201      	movs	r2, #1
 800b000:	71da      	strb	r2, [r3, #7]
 800b002:	2301      	movs	r3, #1
 800b004:	e1ab      	b.n	800b35e <f_lseek+0x5da>
#endif
					fp->dsect = dsc;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b00c:	461a      	mov	r2, r3
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	6193      	str	r3, [r2, #24]
 800b012:	e1a2      	b.n	800b35a <f_lseek+0x5d6>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b01a:	68db      	ldr	r3, [r3, #12]
 800b01c:	683a      	ldr	r2, [r7, #0]
 800b01e:	429a      	cmp	r2, r3
 800b020:	d90c      	bls.n	800b03c <f_lseek+0x2b8>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b028:	799b      	ldrb	r3, [r3, #6]
 800b02a:	f003 0302 	and.w	r3, r3, #2
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d104      	bne.n	800b03c <f_lseek+0x2b8>
#endif
			) ofs = fp->fsize;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b042:	689b      	ldr	r3, [r3, #8]
 800b044:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b046:	2300      	movs	r3, #0
 800b048:	637b      	str	r3, [r7, #52]	@ 0x34
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b050:	461a      	mov	r2, r3
 800b052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b054:	6093      	str	r3, [r2, #8]
		if (ofs) {
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 8100 	beq.w	800b25e <f_lseek+0x4da>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b06a:	789b      	ldrb	r3, [r3, #2]
 800b06c:	461a      	mov	r2, r3
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b07a:	895b      	ldrh	r3, [r3, #10]
 800b07c:	fb02 f303 	mul.w	r3, r2, r3
 800b080:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b082:	6a3b      	ldr	r3, [r7, #32]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d021      	beq.n	800b0cc <f_lseek+0x348>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	1e5a      	subs	r2, r3, #1
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b092:	6a3b      	ldr	r3, [r7, #32]
 800b094:	1e59      	subs	r1, r3, #1
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d315      	bcc.n	800b0cc <f_lseek+0x348>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800b0a0:	6a3b      	ldr	r3, [r7, #32]
 800b0a2:	1e5a      	subs	r2, r3, #1
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	425b      	negs	r3, r3
 800b0a8:	4013      	ands	r3, r2
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b0b0:	6093      	str	r3, [r2, #8]
				ofs -= fp->fptr;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	683a      	ldr	r2, [r7, #0]
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0c6:	695b      	ldr	r3, [r3, #20]
 800b0c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b0ca:	e031      	b.n	800b130 <f_lseek+0x3ac>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0d2:	691b      	ldr	r3, [r3, #16]
 800b0d4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d123      	bne.n	800b124 <f_lseek+0x3a0>
					clst = create_chain(fp->fs, 0);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2100      	movs	r1, #0
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7fd fa46 	bl	8008578 <create_chain>
 800b0ec:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800b0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	d106      	bne.n	800b102 <f_lseek+0x37e>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0fa:	2202      	movs	r2, #2
 800b0fc:	71da      	strb	r2, [r3, #7]
 800b0fe:	2302      	movs	r3, #2
 800b100:	e12d      	b.n	800b35e <f_lseek+0x5da>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b104:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b108:	d106      	bne.n	800b118 <f_lseek+0x394>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b110:	2201      	movs	r2, #1
 800b112:	71da      	strb	r2, [r3, #7]
 800b114:	2301      	movs	r3, #1
 800b116:	e122      	b.n	800b35e <f_lseek+0x5da>
					fp->sclust = clst;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b11e:	461a      	mov	r2, r3
 800b120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b122:	6113      	str	r3, [r2, #16]
				}
#endif
				fp->clust = clst;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b12a:	461a      	mov	r2, r3
 800b12c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b12e:	6153      	str	r3, [r2, #20]
			}
			if (clst != 0) {
 800b130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b132:	2b00      	cmp	r3, #0
 800b134:	f000 8093 	beq.w	800b25e <f_lseek+0x4da>
				while (ofs > bcs) {						/* Cluster following loop */
 800b138:	e052      	b.n	800b1e0 <f_lseek+0x45c>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b140:	799b      	ldrb	r3, [r3, #6]
 800b142:	f003 0302 	and.w	r3, r3, #2
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00e      	beq.n	800b168 <f_lseek+0x3e4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b154:	4618      	mov	r0, r3
 800b156:	f7fd fa0f 	bl	8008578 <create_chain>
 800b15a:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 800b15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10b      	bne.n	800b17a <f_lseek+0x3f6>
							ofs = bcs; break;
 800b162:	69fb      	ldr	r3, [r7, #28]
 800b164:	603b      	str	r3, [r7, #0]
 800b166:	e03f      	b.n	800b1e8 <f_lseek+0x464>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b172:	4618      	mov	r0, r3
 800b174:	f7fc ff51 	bl	800801a <get_fat>
 800b178:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b17c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b180:	d106      	bne.n	800b190 <f_lseek+0x40c>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b188:	2201      	movs	r2, #1
 800b18a:	71da      	strb	r2, [r3, #7]
 800b18c:	2301      	movs	r3, #1
 800b18e:	e0e6      	b.n	800b35e <f_lseek+0x5da>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800b190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b192:	2b01      	cmp	r3, #1
 800b194:	d909      	bls.n	800b1aa <f_lseek+0x426>
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1a2:	695b      	ldr	r3, [r3, #20]
 800b1a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d306      	bcc.n	800b1b8 <f_lseek+0x434>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1b0:	2202      	movs	r2, #2
 800b1b2:	71da      	strb	r2, [r3, #7]
 800b1b4:	2302      	movs	r3, #2
 800b1b6:	e0d2      	b.n	800b35e <f_lseek+0x5da>
					fp->clust = clst;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1be:	461a      	mov	r2, r3
 800b1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c2:	6153      	str	r3, [r2, #20]
					fp->fptr += bcs;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1ca:	689a      	ldr	r2, [r3, #8]
 800b1cc:	69fb      	ldr	r3, [r7, #28]
 800b1ce:	4413      	add	r3, r2
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b1d6:	6093      	str	r3, [r2, #8]
					ofs -= bcs;
 800b1d8:	683a      	ldr	r2, [r7, #0]
 800b1da:	69fb      	ldr	r3, [r7, #28]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800b1e0:	683a      	ldr	r2, [r7, #0]
 800b1e2:	69fb      	ldr	r3, [r7, #28]
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d8a8      	bhi.n	800b13a <f_lseek+0x3b6>
				}
				fp->fptr += ofs;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1ee:	689a      	ldr	r2, [r3, #8]
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	4413      	add	r3, r2
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b1fa:	6093      	str	r3, [r2, #8]
				if (ofs % SS(fp->fs)) {
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b208:	895b      	ldrh	r3, [r3, #10]
 800b20a:	461a      	mov	r2, r3
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	fbb3 f1f2 	udiv	r1, r3, r2
 800b212:	fb01 f202 	mul.w	r2, r1, r2
 800b216:	1a9b      	subs	r3, r3, r2
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d020      	beq.n	800b25e <f_lseek+0x4da>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b226:	4618      	mov	r0, r3
 800b228:	f7fc fed3 	bl	8007fd2 <clust2sect>
 800b22c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800b22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b230:	2b00      	cmp	r3, #0
 800b232:	d106      	bne.n	800b242 <f_lseek+0x4be>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b23a:	2202      	movs	r2, #2
 800b23c:	71da      	strb	r2, [r3, #7]
 800b23e:	2302      	movs	r3, #2
 800b240:	e08d      	b.n	800b35e <f_lseek+0x5da>
					nsect += ofs / SS(fp->fs);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b24e:	895b      	ldrh	r3, [r3, #10]
 800b250:	461a      	mov	r2, r3
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	fbb3 f3f2 	udiv	r3, r3, r2
 800b258:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b25a:	4413      	add	r3, r2
 800b25c:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	687a      	ldr	r2, [r7, #4]
 800b268:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b26c:	6812      	ldr	r2, [r2, #0]
 800b26e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b272:	8952      	ldrh	r2, [r2, #10]
 800b274:	fbb3 f1f2 	udiv	r1, r3, r2
 800b278:	fb01 f202 	mul.w	r2, r1, r2
 800b27c:	1a9b      	subs	r3, r3, r2
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d04e      	beq.n	800b320 <f_lseek+0x59c>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b288:	699b      	ldr	r3, [r3, #24]
 800b28a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d047      	beq.n	800b320 <f_lseek+0x59c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b296:	799b      	ldrb	r3, [r3, #6]
 800b298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d023      	beq.n	800b2e8 <f_lseek+0x564>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2ac:	7858      	ldrb	r0, [r3, #1]
 800b2ae:	6879      	ldr	r1, [r7, #4]
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2b6:	699a      	ldr	r2, [r3, #24]
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	f7fc fad3 	bl	8007864 <disk_write>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d006      	beq.n	800b2d2 <f_lseek+0x54e>
					ABORT(fp->fs, FR_DISK_ERR);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	71da      	strb	r2, [r3, #7]
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	e045      	b.n	800b35e <f_lseek+0x5da>
				fp->flag &= ~FA__DIRTY;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2d8:	799b      	ldrb	r3, [r3, #6]
 800b2da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2e6:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2f4:	7858      	ldrb	r0, [r3, #1]
 800b2f6:	6879      	ldr	r1, [r7, #4]
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b2fc:	f7fc fa92 	bl	8007824 <disk_read>
 800b300:	4603      	mov	r3, r0
 800b302:	2b00      	cmp	r3, #0
 800b304:	d006      	beq.n	800b314 <f_lseek+0x590>
				ABORT(fp->fs, FR_DISK_ERR);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b30c:	2201      	movs	r2, #1
 800b30e:	71da      	strb	r2, [r3, #7]
 800b310:	2301      	movs	r3, #1
 800b312:	e024      	b.n	800b35e <f_lseek+0x5da>
#endif
			fp->dsect = nsect;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b31a:	461a      	mov	r2, r3
 800b31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b31e:	6193      	str	r3, [r2, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b326:	689a      	ldr	r2, [r3, #8]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	429a      	cmp	r2, r3
 800b332:	d912      	bls.n	800b35a <f_lseek+0x5d6>
			fp->fsize = fp->fptr;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b342:	60d3      	str	r3, [r2, #12]
			fp->flag |= FA__WRITTEN;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b34a:	799b      	ldrb	r3, [r3, #6]
 800b34c:	f043 0320 	orr.w	r3, r3, #32
 800b350:	b2da      	uxtb	r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b358:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 800b35a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3740      	adds	r7, #64	@ 0x40
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b084      	sub	sp, #16
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
 800b36e:	460b      	mov	r3, r1
 800b370:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800b372:	78fb      	ldrb	r3, [r7, #3]
 800b374:	2b0a      	cmp	r3, #10
 800b376:	d103      	bne.n	800b380 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800b378:	210d      	movs	r1, #13
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f7ff fff3 	bl	800b366 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	685b      	ldr	r3, [r3, #4]
 800b384:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	db25      	blt.n	800b3d8 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	1c5a      	adds	r2, r3, #1
 800b390:	60fa      	str	r2, [r7, #12]
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	4413      	add	r3, r2
 800b396:	78fa      	ldrb	r2, [r7, #3]
 800b398:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2b3c      	cmp	r3, #60	@ 0x3c
 800b39e:	dd12      	ble.n	800b3c6 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6818      	ldr	r0, [r3, #0]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f103 010c 	add.w	r1, r3, #12
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	f107 0308 	add.w	r3, r7, #8
 800b3b0:	f7ff f9b6 	bl	800a720 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800b3b4:	68ba      	ldr	r2, [r7, #8]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d101      	bne.n	800b3c0 <putc_bfd+0x5a>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	e001      	b.n	800b3c4 <putc_bfd+0x5e>
 800b3c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c4:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	689b      	ldr	r3, [r3, #8]
 800b3d0:	1c5a      	adds	r2, r3, #1
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	609a      	str	r2, [r3, #8]
 800b3d6:	e000      	b.n	800b3da <putc_bfd+0x74>
	if (i < 0) return;
 800b3d8:	bf00      	nop
}
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}

0800b3e0 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800b3e0:	b590      	push	{r4, r7, lr}
 800b3e2:	b097      	sub	sp, #92	@ 0x5c
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	613b      	str	r3, [r7, #16]
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800b3f6:	e009      	b.n	800b40c <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	1c5a      	adds	r2, r3, #1
 800b3fc:	607a      	str	r2, [r7, #4]
 800b3fe:	781a      	ldrb	r2, [r3, #0]
 800b400:	f107 030c 	add.w	r3, r7, #12
 800b404:	4611      	mov	r1, r2
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff ffad 	bl	800b366 <putc_bfd>
	while (*str)			/* Put the string */
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	781b      	ldrb	r3, [r3, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d1f1      	bne.n	800b3f8 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	db15      	blt.n	800b446 <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800b41a:	68f8      	ldr	r0, [r7, #12]
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	461c      	mov	r4, r3
 800b420:	f107 0208 	add.w	r2, r7, #8
 800b424:	f107 030c 	add.w	r3, r7, #12
 800b428:	f103 010c 	add.w	r1, r3, #12
 800b42c:	4613      	mov	r3, r2
 800b42e:	4622      	mov	r2, r4
 800b430:	f7ff f976 	bl	800a720 <f_write>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d105      	bne.n	800b446 <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	68ba      	ldr	r2, [r7, #8]
 800b43e:	4293      	cmp	r3, r2
 800b440:	d101      	bne.n	800b446 <f_puts+0x66>
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	e001      	b.n	800b44a <f_puts+0x6a>
	return EOF;
 800b446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	375c      	adds	r7, #92	@ 0x5c
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd90      	pop	{r4, r7, pc}
	...

0800b454 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b454:	b480      	push	{r7}
 800b456:	b087      	sub	sp, #28
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	4613      	mov	r3, r2
 800b460:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b462:	2301      	movs	r3, #1
 800b464:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b466:	2300      	movs	r3, #0
 800b468:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800b46a:	4b1e      	ldr	r3, [pc, #120]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b46c:	7a5b      	ldrb	r3, [r3, #9]
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	2b01      	cmp	r3, #1
 800b472:	d831      	bhi.n	800b4d8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b474:	4b1b      	ldr	r3, [pc, #108]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b476:	7a5b      	ldrb	r3, [r3, #9]
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	461a      	mov	r2, r3
 800b47c:	4b19      	ldr	r3, [pc, #100]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b47e:	2100      	movs	r1, #0
 800b480:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800b482:	4b18      	ldr	r3, [pc, #96]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b484:	7a5b      	ldrb	r3, [r3, #9]
 800b486:	b2db      	uxtb	r3, r3
 800b488:	4a16      	ldr	r2, [pc, #88]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	68fa      	ldr	r2, [r7, #12]
 800b490:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800b492:	4b14      	ldr	r3, [pc, #80]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b494:	7a5b      	ldrb	r3, [r3, #9]
 800b496:	b2db      	uxtb	r3, r3
 800b498:	461a      	mov	r2, r3
 800b49a:	4b12      	ldr	r3, [pc, #72]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b49c:	4413      	add	r3, r2
 800b49e:	79fa      	ldrb	r2, [r7, #7]
 800b4a0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b4a2:	4b10      	ldr	r3, [pc, #64]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b4a4:	7a5b      	ldrb	r3, [r3, #9]
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	1c5a      	adds	r2, r3, #1
 800b4aa:	b2d1      	uxtb	r1, r2
 800b4ac:	4a0d      	ldr	r2, [pc, #52]	@ (800b4e4 <FATFS_LinkDriverEx+0x90>)
 800b4ae:	7251      	strb	r1, [r2, #9]
 800b4b0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b4b2:	7dbb      	ldrb	r3, [r7, #22]
 800b4b4:	3330      	adds	r3, #48	@ 0x30
 800b4b6:	b2da      	uxtb	r2, r3
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	223a      	movs	r2, #58	@ 0x3a
 800b4c2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	3302      	adds	r3, #2
 800b4c8:	222f      	movs	r2, #47	@ 0x2f
 800b4ca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	3303      	adds	r3, #3
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800b4d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	371c      	adds	r7, #28
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bc80      	pop	{r7}
 800b4e2:	4770      	bx	lr
 800b4e4:	20002808 	.word	0x20002808

0800b4e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b082      	sub	sp, #8
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	6839      	ldr	r1, [r7, #0]
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f7ff ffac 	bl	800b454 <FATFS_LinkDriverEx>
 800b4fc:	4603      	mov	r3, r0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3708      	adds	r7, #8
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
	...

0800b508 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800b508:	b480      	push	{r7}
 800b50a:	b085      	sub	sp, #20
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	4603      	mov	r3, r0
 800b510:	6039      	str	r1, [r7, #0]
 800b512:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b514:	88fb      	ldrh	r3, [r7, #6]
 800b516:	2b7f      	cmp	r3, #127	@ 0x7f
 800b518:	d802      	bhi.n	800b520 <ff_convert+0x18>
		c = chr;
 800b51a:	88fb      	ldrh	r3, [r7, #6]
 800b51c:	81fb      	strh	r3, [r7, #14]
 800b51e:	e025      	b.n	800b56c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00b      	beq.n	800b53e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b526:	88fb      	ldrh	r3, [r7, #6]
 800b528:	2bff      	cmp	r3, #255	@ 0xff
 800b52a:	d805      	bhi.n	800b538 <ff_convert+0x30>
 800b52c:	88fb      	ldrh	r3, [r7, #6]
 800b52e:	3b80      	subs	r3, #128	@ 0x80
 800b530:	4a11      	ldr	r2, [pc, #68]	@ (800b578 <ff_convert+0x70>)
 800b532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b536:	e000      	b.n	800b53a <ff_convert+0x32>
 800b538:	2300      	movs	r3, #0
 800b53a:	81fb      	strh	r3, [r7, #14]
 800b53c:	e016      	b.n	800b56c <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800b53e:	2300      	movs	r3, #0
 800b540:	81fb      	strh	r3, [r7, #14]
 800b542:	e009      	b.n	800b558 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b544:	89fb      	ldrh	r3, [r7, #14]
 800b546:	4a0c      	ldr	r2, [pc, #48]	@ (800b578 <ff_convert+0x70>)
 800b548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b54c:	88fa      	ldrh	r2, [r7, #6]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d006      	beq.n	800b560 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b552:	89fb      	ldrh	r3, [r7, #14]
 800b554:	3301      	adds	r3, #1
 800b556:	81fb      	strh	r3, [r7, #14]
 800b558:	89fb      	ldrh	r3, [r7, #14]
 800b55a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b55c:	d9f2      	bls.n	800b544 <ff_convert+0x3c>
 800b55e:	e000      	b.n	800b562 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b560:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b562:	89fb      	ldrh	r3, [r7, #14]
 800b564:	3380      	adds	r3, #128	@ 0x80
 800b566:	b29b      	uxth	r3, r3
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b56c:	89fb      	ldrh	r3, [r7, #14]
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3714      	adds	r7, #20
 800b572:	46bd      	mov	sp, r7
 800b574:	bc80      	pop	{r7}
 800b576:	4770      	bx	lr
 800b578:	0800e448 	.word	0x0800e448

0800b57c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800b57c:	b480      	push	{r7}
 800b57e:	b085      	sub	sp, #20
 800b580:	af00      	add	r7, sp, #0
 800b582:	4603      	mov	r3, r0
 800b584:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800b586:	2300      	movs	r3, #0
 800b588:	60fb      	str	r3, [r7, #12]
 800b58a:	e002      	b.n	800b592 <ff_wtoupper+0x16>
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	3301      	adds	r3, #1
 800b590:	60fb      	str	r3, [r7, #12]
 800b592:	4a0f      	ldr	r2, [pc, #60]	@ (800b5d0 <ff_wtoupper+0x54>)
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d006      	beq.n	800b5ac <ff_wtoupper+0x30>
 800b59e:	4a0c      	ldr	r2, [pc, #48]	@ (800b5d0 <ff_wtoupper+0x54>)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5a6:	88fa      	ldrh	r2, [r7, #6]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d1ef      	bne.n	800b58c <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800b5ac:	4a08      	ldr	r2, [pc, #32]	@ (800b5d0 <ff_wtoupper+0x54>)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d004      	beq.n	800b5c2 <ff_wtoupper+0x46>
 800b5b8:	4a06      	ldr	r2, [pc, #24]	@ (800b5d4 <ff_wtoupper+0x58>)
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5c0:	e000      	b.n	800b5c4 <ff_wtoupper+0x48>
 800b5c2:	88fb      	ldrh	r3, [r7, #6]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bc80      	pop	{r7}
 800b5cc:	4770      	bx	lr
 800b5ce:	bf00      	nop
 800b5d0:	0800e548 	.word	0x0800e548
 800b5d4:	0800e728 	.word	0x0800e728

0800b5d8 <__cvt>:
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5de:	461d      	mov	r5, r3
 800b5e0:	bfbb      	ittet	lt
 800b5e2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b5e6:	461d      	movlt	r5, r3
 800b5e8:	2300      	movge	r3, #0
 800b5ea:	232d      	movlt	r3, #45	@ 0x2d
 800b5ec:	b088      	sub	sp, #32
 800b5ee:	4614      	mov	r4, r2
 800b5f0:	bfb8      	it	lt
 800b5f2:	4614      	movlt	r4, r2
 800b5f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b5f6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b5f8:	7013      	strb	r3, [r2, #0]
 800b5fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b5fc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b600:	f023 0820 	bic.w	r8, r3, #32
 800b604:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b608:	d005      	beq.n	800b616 <__cvt+0x3e>
 800b60a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b60e:	d100      	bne.n	800b612 <__cvt+0x3a>
 800b610:	3601      	adds	r6, #1
 800b612:	2302      	movs	r3, #2
 800b614:	e000      	b.n	800b618 <__cvt+0x40>
 800b616:	2303      	movs	r3, #3
 800b618:	aa07      	add	r2, sp, #28
 800b61a:	9204      	str	r2, [sp, #16]
 800b61c:	aa06      	add	r2, sp, #24
 800b61e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b622:	e9cd 3600 	strd	r3, r6, [sp]
 800b626:	4622      	mov	r2, r4
 800b628:	462b      	mov	r3, r5
 800b62a:	f000 fe6d 	bl	800c308 <_dtoa_r>
 800b62e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b632:	4607      	mov	r7, r0
 800b634:	d119      	bne.n	800b66a <__cvt+0x92>
 800b636:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b638:	07db      	lsls	r3, r3, #31
 800b63a:	d50e      	bpl.n	800b65a <__cvt+0x82>
 800b63c:	eb00 0906 	add.w	r9, r0, r6
 800b640:	2200      	movs	r2, #0
 800b642:	2300      	movs	r3, #0
 800b644:	4620      	mov	r0, r4
 800b646:	4629      	mov	r1, r5
 800b648:	f7f5 f9ae 	bl	80009a8 <__aeabi_dcmpeq>
 800b64c:	b108      	cbz	r0, 800b652 <__cvt+0x7a>
 800b64e:	f8cd 901c 	str.w	r9, [sp, #28]
 800b652:	2230      	movs	r2, #48	@ 0x30
 800b654:	9b07      	ldr	r3, [sp, #28]
 800b656:	454b      	cmp	r3, r9
 800b658:	d31e      	bcc.n	800b698 <__cvt+0xc0>
 800b65a:	4638      	mov	r0, r7
 800b65c:	9b07      	ldr	r3, [sp, #28]
 800b65e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b660:	1bdb      	subs	r3, r3, r7
 800b662:	6013      	str	r3, [r2, #0]
 800b664:	b008      	add	sp, #32
 800b666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b66e:	eb00 0906 	add.w	r9, r0, r6
 800b672:	d1e5      	bne.n	800b640 <__cvt+0x68>
 800b674:	7803      	ldrb	r3, [r0, #0]
 800b676:	2b30      	cmp	r3, #48	@ 0x30
 800b678:	d10a      	bne.n	800b690 <__cvt+0xb8>
 800b67a:	2200      	movs	r2, #0
 800b67c:	2300      	movs	r3, #0
 800b67e:	4620      	mov	r0, r4
 800b680:	4629      	mov	r1, r5
 800b682:	f7f5 f991 	bl	80009a8 <__aeabi_dcmpeq>
 800b686:	b918      	cbnz	r0, 800b690 <__cvt+0xb8>
 800b688:	f1c6 0601 	rsb	r6, r6, #1
 800b68c:	f8ca 6000 	str.w	r6, [sl]
 800b690:	f8da 3000 	ldr.w	r3, [sl]
 800b694:	4499      	add	r9, r3
 800b696:	e7d3      	b.n	800b640 <__cvt+0x68>
 800b698:	1c59      	adds	r1, r3, #1
 800b69a:	9107      	str	r1, [sp, #28]
 800b69c:	701a      	strb	r2, [r3, #0]
 800b69e:	e7d9      	b.n	800b654 <__cvt+0x7c>

0800b6a0 <__exponent>:
 800b6a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6a2:	2900      	cmp	r1, #0
 800b6a4:	bfb6      	itet	lt
 800b6a6:	232d      	movlt	r3, #45	@ 0x2d
 800b6a8:	232b      	movge	r3, #43	@ 0x2b
 800b6aa:	4249      	neglt	r1, r1
 800b6ac:	2909      	cmp	r1, #9
 800b6ae:	7002      	strb	r2, [r0, #0]
 800b6b0:	7043      	strb	r3, [r0, #1]
 800b6b2:	dd29      	ble.n	800b708 <__exponent+0x68>
 800b6b4:	f10d 0307 	add.w	r3, sp, #7
 800b6b8:	461d      	mov	r5, r3
 800b6ba:	270a      	movs	r7, #10
 800b6bc:	fbb1 f6f7 	udiv	r6, r1, r7
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	fb07 1416 	mls	r4, r7, r6, r1
 800b6c6:	3430      	adds	r4, #48	@ 0x30
 800b6c8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b6cc:	460c      	mov	r4, r1
 800b6ce:	2c63      	cmp	r4, #99	@ 0x63
 800b6d0:	4631      	mov	r1, r6
 800b6d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b6d6:	dcf1      	bgt.n	800b6bc <__exponent+0x1c>
 800b6d8:	3130      	adds	r1, #48	@ 0x30
 800b6da:	1e94      	subs	r4, r2, #2
 800b6dc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b6e0:	4623      	mov	r3, r4
 800b6e2:	1c41      	adds	r1, r0, #1
 800b6e4:	42ab      	cmp	r3, r5
 800b6e6:	d30a      	bcc.n	800b6fe <__exponent+0x5e>
 800b6e8:	f10d 0309 	add.w	r3, sp, #9
 800b6ec:	1a9b      	subs	r3, r3, r2
 800b6ee:	42ac      	cmp	r4, r5
 800b6f0:	bf88      	it	hi
 800b6f2:	2300      	movhi	r3, #0
 800b6f4:	3302      	adds	r3, #2
 800b6f6:	4403      	add	r3, r0
 800b6f8:	1a18      	subs	r0, r3, r0
 800b6fa:	b003      	add	sp, #12
 800b6fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b702:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b706:	e7ed      	b.n	800b6e4 <__exponent+0x44>
 800b708:	2330      	movs	r3, #48	@ 0x30
 800b70a:	3130      	adds	r1, #48	@ 0x30
 800b70c:	7083      	strb	r3, [r0, #2]
 800b70e:	70c1      	strb	r1, [r0, #3]
 800b710:	1d03      	adds	r3, r0, #4
 800b712:	e7f1      	b.n	800b6f8 <__exponent+0x58>

0800b714 <_printf_float>:
 800b714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b718:	b091      	sub	sp, #68	@ 0x44
 800b71a:	460c      	mov	r4, r1
 800b71c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b720:	4616      	mov	r6, r2
 800b722:	461f      	mov	r7, r3
 800b724:	4605      	mov	r5, r0
 800b726:	f000 fce1 	bl	800c0ec <_localeconv_r>
 800b72a:	6803      	ldr	r3, [r0, #0]
 800b72c:	4618      	mov	r0, r3
 800b72e:	9308      	str	r3, [sp, #32]
 800b730:	f7f4 fd0e 	bl	8000150 <strlen>
 800b734:	2300      	movs	r3, #0
 800b736:	930e      	str	r3, [sp, #56]	@ 0x38
 800b738:	f8d8 3000 	ldr.w	r3, [r8]
 800b73c:	9009      	str	r0, [sp, #36]	@ 0x24
 800b73e:	3307      	adds	r3, #7
 800b740:	f023 0307 	bic.w	r3, r3, #7
 800b744:	f103 0208 	add.w	r2, r3, #8
 800b748:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b74c:	f8d4 b000 	ldr.w	fp, [r4]
 800b750:	f8c8 2000 	str.w	r2, [r8]
 800b754:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b758:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b75c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b75e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b762:	f04f 32ff 	mov.w	r2, #4294967295
 800b766:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b76a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b76e:	4b9c      	ldr	r3, [pc, #624]	@ (800b9e0 <_printf_float+0x2cc>)
 800b770:	f7f5 f94c 	bl	8000a0c <__aeabi_dcmpun>
 800b774:	bb70      	cbnz	r0, 800b7d4 <_printf_float+0xc0>
 800b776:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b77a:	f04f 32ff 	mov.w	r2, #4294967295
 800b77e:	4b98      	ldr	r3, [pc, #608]	@ (800b9e0 <_printf_float+0x2cc>)
 800b780:	f7f5 f926 	bl	80009d0 <__aeabi_dcmple>
 800b784:	bb30      	cbnz	r0, 800b7d4 <_printf_float+0xc0>
 800b786:	2200      	movs	r2, #0
 800b788:	2300      	movs	r3, #0
 800b78a:	4640      	mov	r0, r8
 800b78c:	4649      	mov	r1, r9
 800b78e:	f7f5 f915 	bl	80009bc <__aeabi_dcmplt>
 800b792:	b110      	cbz	r0, 800b79a <_printf_float+0x86>
 800b794:	232d      	movs	r3, #45	@ 0x2d
 800b796:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b79a:	4a92      	ldr	r2, [pc, #584]	@ (800b9e4 <_printf_float+0x2d0>)
 800b79c:	4b92      	ldr	r3, [pc, #584]	@ (800b9e8 <_printf_float+0x2d4>)
 800b79e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b7a2:	bf94      	ite	ls
 800b7a4:	4690      	movls	r8, r2
 800b7a6:	4698      	movhi	r8, r3
 800b7a8:	2303      	movs	r3, #3
 800b7aa:	f04f 0900 	mov.w	r9, #0
 800b7ae:	6123      	str	r3, [r4, #16]
 800b7b0:	f02b 0304 	bic.w	r3, fp, #4
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	4633      	mov	r3, r6
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	9700      	str	r7, [sp, #0]
 800b7be:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b7c0:	f000 f9d4 	bl	800bb6c <_printf_common>
 800b7c4:	3001      	adds	r0, #1
 800b7c6:	f040 8090 	bne.w	800b8ea <_printf_float+0x1d6>
 800b7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ce:	b011      	add	sp, #68	@ 0x44
 800b7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d4:	4642      	mov	r2, r8
 800b7d6:	464b      	mov	r3, r9
 800b7d8:	4640      	mov	r0, r8
 800b7da:	4649      	mov	r1, r9
 800b7dc:	f7f5 f916 	bl	8000a0c <__aeabi_dcmpun>
 800b7e0:	b148      	cbz	r0, 800b7f6 <_printf_float+0xe2>
 800b7e2:	464b      	mov	r3, r9
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	bfb8      	it	lt
 800b7e8:	232d      	movlt	r3, #45	@ 0x2d
 800b7ea:	4a80      	ldr	r2, [pc, #512]	@ (800b9ec <_printf_float+0x2d8>)
 800b7ec:	bfb8      	it	lt
 800b7ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b7f2:	4b7f      	ldr	r3, [pc, #508]	@ (800b9f0 <_printf_float+0x2dc>)
 800b7f4:	e7d3      	b.n	800b79e <_printf_float+0x8a>
 800b7f6:	6863      	ldr	r3, [r4, #4]
 800b7f8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b7fc:	1c5a      	adds	r2, r3, #1
 800b7fe:	d13f      	bne.n	800b880 <_printf_float+0x16c>
 800b800:	2306      	movs	r3, #6
 800b802:	6063      	str	r3, [r4, #4]
 800b804:	2200      	movs	r2, #0
 800b806:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b80a:	6023      	str	r3, [r4, #0]
 800b80c:	9206      	str	r2, [sp, #24]
 800b80e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b810:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b814:	aa0d      	add	r2, sp, #52	@ 0x34
 800b816:	9203      	str	r2, [sp, #12]
 800b818:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b81c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b820:	6863      	ldr	r3, [r4, #4]
 800b822:	4642      	mov	r2, r8
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	4628      	mov	r0, r5
 800b828:	464b      	mov	r3, r9
 800b82a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b82c:	f7ff fed4 	bl	800b5d8 <__cvt>
 800b830:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b832:	4680      	mov	r8, r0
 800b834:	2947      	cmp	r1, #71	@ 0x47
 800b836:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b838:	d128      	bne.n	800b88c <_printf_float+0x178>
 800b83a:	1cc8      	adds	r0, r1, #3
 800b83c:	db02      	blt.n	800b844 <_printf_float+0x130>
 800b83e:	6863      	ldr	r3, [r4, #4]
 800b840:	4299      	cmp	r1, r3
 800b842:	dd40      	ble.n	800b8c6 <_printf_float+0x1b2>
 800b844:	f1aa 0a02 	sub.w	sl, sl, #2
 800b848:	fa5f fa8a 	uxtb.w	sl, sl
 800b84c:	4652      	mov	r2, sl
 800b84e:	3901      	subs	r1, #1
 800b850:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b854:	910d      	str	r1, [sp, #52]	@ 0x34
 800b856:	f7ff ff23 	bl	800b6a0 <__exponent>
 800b85a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b85c:	4681      	mov	r9, r0
 800b85e:	1813      	adds	r3, r2, r0
 800b860:	2a01      	cmp	r2, #1
 800b862:	6123      	str	r3, [r4, #16]
 800b864:	dc02      	bgt.n	800b86c <_printf_float+0x158>
 800b866:	6822      	ldr	r2, [r4, #0]
 800b868:	07d2      	lsls	r2, r2, #31
 800b86a:	d501      	bpl.n	800b870 <_printf_float+0x15c>
 800b86c:	3301      	adds	r3, #1
 800b86e:	6123      	str	r3, [r4, #16]
 800b870:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b874:	2b00      	cmp	r3, #0
 800b876:	d09e      	beq.n	800b7b6 <_printf_float+0xa2>
 800b878:	232d      	movs	r3, #45	@ 0x2d
 800b87a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b87e:	e79a      	b.n	800b7b6 <_printf_float+0xa2>
 800b880:	2947      	cmp	r1, #71	@ 0x47
 800b882:	d1bf      	bne.n	800b804 <_printf_float+0xf0>
 800b884:	2b00      	cmp	r3, #0
 800b886:	d1bd      	bne.n	800b804 <_printf_float+0xf0>
 800b888:	2301      	movs	r3, #1
 800b88a:	e7ba      	b.n	800b802 <_printf_float+0xee>
 800b88c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b890:	d9dc      	bls.n	800b84c <_printf_float+0x138>
 800b892:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b896:	d118      	bne.n	800b8ca <_printf_float+0x1b6>
 800b898:	2900      	cmp	r1, #0
 800b89a:	6863      	ldr	r3, [r4, #4]
 800b89c:	dd0b      	ble.n	800b8b6 <_printf_float+0x1a2>
 800b89e:	6121      	str	r1, [r4, #16]
 800b8a0:	b913      	cbnz	r3, 800b8a8 <_printf_float+0x194>
 800b8a2:	6822      	ldr	r2, [r4, #0]
 800b8a4:	07d0      	lsls	r0, r2, #31
 800b8a6:	d502      	bpl.n	800b8ae <_printf_float+0x19a>
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	440b      	add	r3, r1
 800b8ac:	6123      	str	r3, [r4, #16]
 800b8ae:	f04f 0900 	mov.w	r9, #0
 800b8b2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b8b4:	e7dc      	b.n	800b870 <_printf_float+0x15c>
 800b8b6:	b913      	cbnz	r3, 800b8be <_printf_float+0x1aa>
 800b8b8:	6822      	ldr	r2, [r4, #0]
 800b8ba:	07d2      	lsls	r2, r2, #31
 800b8bc:	d501      	bpl.n	800b8c2 <_printf_float+0x1ae>
 800b8be:	3302      	adds	r3, #2
 800b8c0:	e7f4      	b.n	800b8ac <_printf_float+0x198>
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e7f2      	b.n	800b8ac <_printf_float+0x198>
 800b8c6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b8ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8cc:	4299      	cmp	r1, r3
 800b8ce:	db05      	blt.n	800b8dc <_printf_float+0x1c8>
 800b8d0:	6823      	ldr	r3, [r4, #0]
 800b8d2:	6121      	str	r1, [r4, #16]
 800b8d4:	07d8      	lsls	r0, r3, #31
 800b8d6:	d5ea      	bpl.n	800b8ae <_printf_float+0x19a>
 800b8d8:	1c4b      	adds	r3, r1, #1
 800b8da:	e7e7      	b.n	800b8ac <_printf_float+0x198>
 800b8dc:	2900      	cmp	r1, #0
 800b8de:	bfcc      	ite	gt
 800b8e0:	2201      	movgt	r2, #1
 800b8e2:	f1c1 0202 	rsble	r2, r1, #2
 800b8e6:	4413      	add	r3, r2
 800b8e8:	e7e0      	b.n	800b8ac <_printf_float+0x198>
 800b8ea:	6823      	ldr	r3, [r4, #0]
 800b8ec:	055a      	lsls	r2, r3, #21
 800b8ee:	d407      	bmi.n	800b900 <_printf_float+0x1ec>
 800b8f0:	6923      	ldr	r3, [r4, #16]
 800b8f2:	4642      	mov	r2, r8
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	47b8      	blx	r7
 800b8fa:	3001      	adds	r0, #1
 800b8fc:	d12b      	bne.n	800b956 <_printf_float+0x242>
 800b8fe:	e764      	b.n	800b7ca <_printf_float+0xb6>
 800b900:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b904:	f240 80dc 	bls.w	800bac0 <_printf_float+0x3ac>
 800b908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b90c:	2200      	movs	r2, #0
 800b90e:	2300      	movs	r3, #0
 800b910:	f7f5 f84a 	bl	80009a8 <__aeabi_dcmpeq>
 800b914:	2800      	cmp	r0, #0
 800b916:	d033      	beq.n	800b980 <_printf_float+0x26c>
 800b918:	2301      	movs	r3, #1
 800b91a:	4631      	mov	r1, r6
 800b91c:	4628      	mov	r0, r5
 800b91e:	4a35      	ldr	r2, [pc, #212]	@ (800b9f4 <_printf_float+0x2e0>)
 800b920:	47b8      	blx	r7
 800b922:	3001      	adds	r0, #1
 800b924:	f43f af51 	beq.w	800b7ca <_printf_float+0xb6>
 800b928:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800b92c:	4543      	cmp	r3, r8
 800b92e:	db02      	blt.n	800b936 <_printf_float+0x222>
 800b930:	6823      	ldr	r3, [r4, #0]
 800b932:	07d8      	lsls	r0, r3, #31
 800b934:	d50f      	bpl.n	800b956 <_printf_float+0x242>
 800b936:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b93a:	4631      	mov	r1, r6
 800b93c:	4628      	mov	r0, r5
 800b93e:	47b8      	blx	r7
 800b940:	3001      	adds	r0, #1
 800b942:	f43f af42 	beq.w	800b7ca <_printf_float+0xb6>
 800b946:	f04f 0900 	mov.w	r9, #0
 800b94a:	f108 38ff 	add.w	r8, r8, #4294967295
 800b94e:	f104 0a1a 	add.w	sl, r4, #26
 800b952:	45c8      	cmp	r8, r9
 800b954:	dc09      	bgt.n	800b96a <_printf_float+0x256>
 800b956:	6823      	ldr	r3, [r4, #0]
 800b958:	079b      	lsls	r3, r3, #30
 800b95a:	f100 8102 	bmi.w	800bb62 <_printf_float+0x44e>
 800b95e:	68e0      	ldr	r0, [r4, #12]
 800b960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b962:	4298      	cmp	r0, r3
 800b964:	bfb8      	it	lt
 800b966:	4618      	movlt	r0, r3
 800b968:	e731      	b.n	800b7ce <_printf_float+0xba>
 800b96a:	2301      	movs	r3, #1
 800b96c:	4652      	mov	r2, sl
 800b96e:	4631      	mov	r1, r6
 800b970:	4628      	mov	r0, r5
 800b972:	47b8      	blx	r7
 800b974:	3001      	adds	r0, #1
 800b976:	f43f af28 	beq.w	800b7ca <_printf_float+0xb6>
 800b97a:	f109 0901 	add.w	r9, r9, #1
 800b97e:	e7e8      	b.n	800b952 <_printf_float+0x23e>
 800b980:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b982:	2b00      	cmp	r3, #0
 800b984:	dc38      	bgt.n	800b9f8 <_printf_float+0x2e4>
 800b986:	2301      	movs	r3, #1
 800b988:	4631      	mov	r1, r6
 800b98a:	4628      	mov	r0, r5
 800b98c:	4a19      	ldr	r2, [pc, #100]	@ (800b9f4 <_printf_float+0x2e0>)
 800b98e:	47b8      	blx	r7
 800b990:	3001      	adds	r0, #1
 800b992:	f43f af1a 	beq.w	800b7ca <_printf_float+0xb6>
 800b996:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800b99a:	ea59 0303 	orrs.w	r3, r9, r3
 800b99e:	d102      	bne.n	800b9a6 <_printf_float+0x292>
 800b9a0:	6823      	ldr	r3, [r4, #0]
 800b9a2:	07d9      	lsls	r1, r3, #31
 800b9a4:	d5d7      	bpl.n	800b956 <_printf_float+0x242>
 800b9a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b8      	blx	r7
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	f43f af0a 	beq.w	800b7ca <_printf_float+0xb6>
 800b9b6:	f04f 0a00 	mov.w	sl, #0
 800b9ba:	f104 0b1a 	add.w	fp, r4, #26
 800b9be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9c0:	425b      	negs	r3, r3
 800b9c2:	4553      	cmp	r3, sl
 800b9c4:	dc01      	bgt.n	800b9ca <_printf_float+0x2b6>
 800b9c6:	464b      	mov	r3, r9
 800b9c8:	e793      	b.n	800b8f2 <_printf_float+0x1de>
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	465a      	mov	r2, fp
 800b9ce:	4631      	mov	r1, r6
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	47b8      	blx	r7
 800b9d4:	3001      	adds	r0, #1
 800b9d6:	f43f aef8 	beq.w	800b7ca <_printf_float+0xb6>
 800b9da:	f10a 0a01 	add.w	sl, sl, #1
 800b9de:	e7ee      	b.n	800b9be <_printf_float+0x2aa>
 800b9e0:	7fefffff 	.word	0x7fefffff
 800b9e4:	0800e908 	.word	0x0800e908
 800b9e8:	0800e90c 	.word	0x0800e90c
 800b9ec:	0800e910 	.word	0x0800e910
 800b9f0:	0800e914 	.word	0x0800e914
 800b9f4:	0800e918 	.word	0x0800e918
 800b9f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b9fa:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b9fe:	4553      	cmp	r3, sl
 800ba00:	bfa8      	it	ge
 800ba02:	4653      	movge	r3, sl
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	4699      	mov	r9, r3
 800ba08:	dc36      	bgt.n	800ba78 <_printf_float+0x364>
 800ba0a:	f04f 0b00 	mov.w	fp, #0
 800ba0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba12:	f104 021a 	add.w	r2, r4, #26
 800ba16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba18:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba1a:	eba3 0309 	sub.w	r3, r3, r9
 800ba1e:	455b      	cmp	r3, fp
 800ba20:	dc31      	bgt.n	800ba86 <_printf_float+0x372>
 800ba22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba24:	459a      	cmp	sl, r3
 800ba26:	dc3a      	bgt.n	800ba9e <_printf_float+0x38a>
 800ba28:	6823      	ldr	r3, [r4, #0]
 800ba2a:	07da      	lsls	r2, r3, #31
 800ba2c:	d437      	bmi.n	800ba9e <_printf_float+0x38a>
 800ba2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba30:	ebaa 0903 	sub.w	r9, sl, r3
 800ba34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba36:	ebaa 0303 	sub.w	r3, sl, r3
 800ba3a:	4599      	cmp	r9, r3
 800ba3c:	bfa8      	it	ge
 800ba3e:	4699      	movge	r9, r3
 800ba40:	f1b9 0f00 	cmp.w	r9, #0
 800ba44:	dc33      	bgt.n	800baae <_printf_float+0x39a>
 800ba46:	f04f 0800 	mov.w	r8, #0
 800ba4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba4e:	f104 0b1a 	add.w	fp, r4, #26
 800ba52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba54:	ebaa 0303 	sub.w	r3, sl, r3
 800ba58:	eba3 0309 	sub.w	r3, r3, r9
 800ba5c:	4543      	cmp	r3, r8
 800ba5e:	f77f af7a 	ble.w	800b956 <_printf_float+0x242>
 800ba62:	2301      	movs	r3, #1
 800ba64:	465a      	mov	r2, fp
 800ba66:	4631      	mov	r1, r6
 800ba68:	4628      	mov	r0, r5
 800ba6a:	47b8      	blx	r7
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	f43f aeac 	beq.w	800b7ca <_printf_float+0xb6>
 800ba72:	f108 0801 	add.w	r8, r8, #1
 800ba76:	e7ec      	b.n	800ba52 <_printf_float+0x33e>
 800ba78:	4642      	mov	r2, r8
 800ba7a:	4631      	mov	r1, r6
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	47b8      	blx	r7
 800ba80:	3001      	adds	r0, #1
 800ba82:	d1c2      	bne.n	800ba0a <_printf_float+0x2f6>
 800ba84:	e6a1      	b.n	800b7ca <_printf_float+0xb6>
 800ba86:	2301      	movs	r3, #1
 800ba88:	4631      	mov	r1, r6
 800ba8a:	4628      	mov	r0, r5
 800ba8c:	920a      	str	r2, [sp, #40]	@ 0x28
 800ba8e:	47b8      	blx	r7
 800ba90:	3001      	adds	r0, #1
 800ba92:	f43f ae9a 	beq.w	800b7ca <_printf_float+0xb6>
 800ba96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba98:	f10b 0b01 	add.w	fp, fp, #1
 800ba9c:	e7bb      	b.n	800ba16 <_printf_float+0x302>
 800ba9e:	4631      	mov	r1, r6
 800baa0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b8      	blx	r7
 800baa8:	3001      	adds	r0, #1
 800baaa:	d1c0      	bne.n	800ba2e <_printf_float+0x31a>
 800baac:	e68d      	b.n	800b7ca <_printf_float+0xb6>
 800baae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bab0:	464b      	mov	r3, r9
 800bab2:	4631      	mov	r1, r6
 800bab4:	4628      	mov	r0, r5
 800bab6:	4442      	add	r2, r8
 800bab8:	47b8      	blx	r7
 800baba:	3001      	adds	r0, #1
 800babc:	d1c3      	bne.n	800ba46 <_printf_float+0x332>
 800babe:	e684      	b.n	800b7ca <_printf_float+0xb6>
 800bac0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bac4:	f1ba 0f01 	cmp.w	sl, #1
 800bac8:	dc01      	bgt.n	800bace <_printf_float+0x3ba>
 800baca:	07db      	lsls	r3, r3, #31
 800bacc:	d536      	bpl.n	800bb3c <_printf_float+0x428>
 800bace:	2301      	movs	r3, #1
 800bad0:	4642      	mov	r2, r8
 800bad2:	4631      	mov	r1, r6
 800bad4:	4628      	mov	r0, r5
 800bad6:	47b8      	blx	r7
 800bad8:	3001      	adds	r0, #1
 800bada:	f43f ae76 	beq.w	800b7ca <_printf_float+0xb6>
 800bade:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bae2:	4631      	mov	r1, r6
 800bae4:	4628      	mov	r0, r5
 800bae6:	47b8      	blx	r7
 800bae8:	3001      	adds	r0, #1
 800baea:	f43f ae6e 	beq.w	800b7ca <_printf_float+0xb6>
 800baee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800baf2:	2200      	movs	r2, #0
 800baf4:	2300      	movs	r3, #0
 800baf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bafa:	f7f4 ff55 	bl	80009a8 <__aeabi_dcmpeq>
 800bafe:	b9c0      	cbnz	r0, 800bb32 <_printf_float+0x41e>
 800bb00:	4653      	mov	r3, sl
 800bb02:	f108 0201 	add.w	r2, r8, #1
 800bb06:	4631      	mov	r1, r6
 800bb08:	4628      	mov	r0, r5
 800bb0a:	47b8      	blx	r7
 800bb0c:	3001      	adds	r0, #1
 800bb0e:	d10c      	bne.n	800bb2a <_printf_float+0x416>
 800bb10:	e65b      	b.n	800b7ca <_printf_float+0xb6>
 800bb12:	2301      	movs	r3, #1
 800bb14:	465a      	mov	r2, fp
 800bb16:	4631      	mov	r1, r6
 800bb18:	4628      	mov	r0, r5
 800bb1a:	47b8      	blx	r7
 800bb1c:	3001      	adds	r0, #1
 800bb1e:	f43f ae54 	beq.w	800b7ca <_printf_float+0xb6>
 800bb22:	f108 0801 	add.w	r8, r8, #1
 800bb26:	45d0      	cmp	r8, sl
 800bb28:	dbf3      	blt.n	800bb12 <_printf_float+0x3fe>
 800bb2a:	464b      	mov	r3, r9
 800bb2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb30:	e6e0      	b.n	800b8f4 <_printf_float+0x1e0>
 800bb32:	f04f 0800 	mov.w	r8, #0
 800bb36:	f104 0b1a 	add.w	fp, r4, #26
 800bb3a:	e7f4      	b.n	800bb26 <_printf_float+0x412>
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	4642      	mov	r2, r8
 800bb40:	e7e1      	b.n	800bb06 <_printf_float+0x3f2>
 800bb42:	2301      	movs	r3, #1
 800bb44:	464a      	mov	r2, r9
 800bb46:	4631      	mov	r1, r6
 800bb48:	4628      	mov	r0, r5
 800bb4a:	47b8      	blx	r7
 800bb4c:	3001      	adds	r0, #1
 800bb4e:	f43f ae3c 	beq.w	800b7ca <_printf_float+0xb6>
 800bb52:	f108 0801 	add.w	r8, r8, #1
 800bb56:	68e3      	ldr	r3, [r4, #12]
 800bb58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bb5a:	1a5b      	subs	r3, r3, r1
 800bb5c:	4543      	cmp	r3, r8
 800bb5e:	dcf0      	bgt.n	800bb42 <_printf_float+0x42e>
 800bb60:	e6fd      	b.n	800b95e <_printf_float+0x24a>
 800bb62:	f04f 0800 	mov.w	r8, #0
 800bb66:	f104 0919 	add.w	r9, r4, #25
 800bb6a:	e7f4      	b.n	800bb56 <_printf_float+0x442>

0800bb6c <_printf_common>:
 800bb6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb70:	4616      	mov	r6, r2
 800bb72:	4698      	mov	r8, r3
 800bb74:	688a      	ldr	r2, [r1, #8]
 800bb76:	690b      	ldr	r3, [r1, #16]
 800bb78:	4607      	mov	r7, r0
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	bfb8      	it	lt
 800bb7e:	4613      	movlt	r3, r2
 800bb80:	6033      	str	r3, [r6, #0]
 800bb82:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb86:	460c      	mov	r4, r1
 800bb88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb8c:	b10a      	cbz	r2, 800bb92 <_printf_common+0x26>
 800bb8e:	3301      	adds	r3, #1
 800bb90:	6033      	str	r3, [r6, #0]
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	0699      	lsls	r1, r3, #26
 800bb96:	bf42      	ittt	mi
 800bb98:	6833      	ldrmi	r3, [r6, #0]
 800bb9a:	3302      	addmi	r3, #2
 800bb9c:	6033      	strmi	r3, [r6, #0]
 800bb9e:	6825      	ldr	r5, [r4, #0]
 800bba0:	f015 0506 	ands.w	r5, r5, #6
 800bba4:	d106      	bne.n	800bbb4 <_printf_common+0x48>
 800bba6:	f104 0a19 	add.w	sl, r4, #25
 800bbaa:	68e3      	ldr	r3, [r4, #12]
 800bbac:	6832      	ldr	r2, [r6, #0]
 800bbae:	1a9b      	subs	r3, r3, r2
 800bbb0:	42ab      	cmp	r3, r5
 800bbb2:	dc2b      	bgt.n	800bc0c <_printf_common+0xa0>
 800bbb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bbb8:	6822      	ldr	r2, [r4, #0]
 800bbba:	3b00      	subs	r3, #0
 800bbbc:	bf18      	it	ne
 800bbbe:	2301      	movne	r3, #1
 800bbc0:	0692      	lsls	r2, r2, #26
 800bbc2:	d430      	bmi.n	800bc26 <_printf_common+0xba>
 800bbc4:	4641      	mov	r1, r8
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bbcc:	47c8      	blx	r9
 800bbce:	3001      	adds	r0, #1
 800bbd0:	d023      	beq.n	800bc1a <_printf_common+0xae>
 800bbd2:	6823      	ldr	r3, [r4, #0]
 800bbd4:	6922      	ldr	r2, [r4, #16]
 800bbd6:	f003 0306 	and.w	r3, r3, #6
 800bbda:	2b04      	cmp	r3, #4
 800bbdc:	bf14      	ite	ne
 800bbde:	2500      	movne	r5, #0
 800bbe0:	6833      	ldreq	r3, [r6, #0]
 800bbe2:	f04f 0600 	mov.w	r6, #0
 800bbe6:	bf08      	it	eq
 800bbe8:	68e5      	ldreq	r5, [r4, #12]
 800bbea:	f104 041a 	add.w	r4, r4, #26
 800bbee:	bf08      	it	eq
 800bbf0:	1aed      	subeq	r5, r5, r3
 800bbf2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bbf6:	bf08      	it	eq
 800bbf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	bfc4      	itt	gt
 800bc00:	1a9b      	subgt	r3, r3, r2
 800bc02:	18ed      	addgt	r5, r5, r3
 800bc04:	42b5      	cmp	r5, r6
 800bc06:	d11a      	bne.n	800bc3e <_printf_common+0xd2>
 800bc08:	2000      	movs	r0, #0
 800bc0a:	e008      	b.n	800bc1e <_printf_common+0xb2>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	4652      	mov	r2, sl
 800bc10:	4641      	mov	r1, r8
 800bc12:	4638      	mov	r0, r7
 800bc14:	47c8      	blx	r9
 800bc16:	3001      	adds	r0, #1
 800bc18:	d103      	bne.n	800bc22 <_printf_common+0xb6>
 800bc1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc22:	3501      	adds	r5, #1
 800bc24:	e7c1      	b.n	800bbaa <_printf_common+0x3e>
 800bc26:	2030      	movs	r0, #48	@ 0x30
 800bc28:	18e1      	adds	r1, r4, r3
 800bc2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc2e:	1c5a      	adds	r2, r3, #1
 800bc30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc34:	4422      	add	r2, r4
 800bc36:	3302      	adds	r3, #2
 800bc38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc3c:	e7c2      	b.n	800bbc4 <_printf_common+0x58>
 800bc3e:	2301      	movs	r3, #1
 800bc40:	4622      	mov	r2, r4
 800bc42:	4641      	mov	r1, r8
 800bc44:	4638      	mov	r0, r7
 800bc46:	47c8      	blx	r9
 800bc48:	3001      	adds	r0, #1
 800bc4a:	d0e6      	beq.n	800bc1a <_printf_common+0xae>
 800bc4c:	3601      	adds	r6, #1
 800bc4e:	e7d9      	b.n	800bc04 <_printf_common+0x98>

0800bc50 <_printf_i>:
 800bc50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc54:	7e0f      	ldrb	r7, [r1, #24]
 800bc56:	4691      	mov	r9, r2
 800bc58:	2f78      	cmp	r7, #120	@ 0x78
 800bc5a:	4680      	mov	r8, r0
 800bc5c:	460c      	mov	r4, r1
 800bc5e:	469a      	mov	sl, r3
 800bc60:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc66:	d807      	bhi.n	800bc78 <_printf_i+0x28>
 800bc68:	2f62      	cmp	r7, #98	@ 0x62
 800bc6a:	d80a      	bhi.n	800bc82 <_printf_i+0x32>
 800bc6c:	2f00      	cmp	r7, #0
 800bc6e:	f000 80d3 	beq.w	800be18 <_printf_i+0x1c8>
 800bc72:	2f58      	cmp	r7, #88	@ 0x58
 800bc74:	f000 80ba 	beq.w	800bdec <_printf_i+0x19c>
 800bc78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc80:	e03a      	b.n	800bcf8 <_printf_i+0xa8>
 800bc82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc86:	2b15      	cmp	r3, #21
 800bc88:	d8f6      	bhi.n	800bc78 <_printf_i+0x28>
 800bc8a:	a101      	add	r1, pc, #4	@ (adr r1, 800bc90 <_printf_i+0x40>)
 800bc8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc90:	0800bce9 	.word	0x0800bce9
 800bc94:	0800bcfd 	.word	0x0800bcfd
 800bc98:	0800bc79 	.word	0x0800bc79
 800bc9c:	0800bc79 	.word	0x0800bc79
 800bca0:	0800bc79 	.word	0x0800bc79
 800bca4:	0800bc79 	.word	0x0800bc79
 800bca8:	0800bcfd 	.word	0x0800bcfd
 800bcac:	0800bc79 	.word	0x0800bc79
 800bcb0:	0800bc79 	.word	0x0800bc79
 800bcb4:	0800bc79 	.word	0x0800bc79
 800bcb8:	0800bc79 	.word	0x0800bc79
 800bcbc:	0800bdff 	.word	0x0800bdff
 800bcc0:	0800bd27 	.word	0x0800bd27
 800bcc4:	0800bdb9 	.word	0x0800bdb9
 800bcc8:	0800bc79 	.word	0x0800bc79
 800bccc:	0800bc79 	.word	0x0800bc79
 800bcd0:	0800be21 	.word	0x0800be21
 800bcd4:	0800bc79 	.word	0x0800bc79
 800bcd8:	0800bd27 	.word	0x0800bd27
 800bcdc:	0800bc79 	.word	0x0800bc79
 800bce0:	0800bc79 	.word	0x0800bc79
 800bce4:	0800bdc1 	.word	0x0800bdc1
 800bce8:	6833      	ldr	r3, [r6, #0]
 800bcea:	1d1a      	adds	r2, r3, #4
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	6032      	str	r2, [r6, #0]
 800bcf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	e09e      	b.n	800be3a <_printf_i+0x1ea>
 800bcfc:	6833      	ldr	r3, [r6, #0]
 800bcfe:	6820      	ldr	r0, [r4, #0]
 800bd00:	1d19      	adds	r1, r3, #4
 800bd02:	6031      	str	r1, [r6, #0]
 800bd04:	0606      	lsls	r6, r0, #24
 800bd06:	d501      	bpl.n	800bd0c <_printf_i+0xbc>
 800bd08:	681d      	ldr	r5, [r3, #0]
 800bd0a:	e003      	b.n	800bd14 <_printf_i+0xc4>
 800bd0c:	0645      	lsls	r5, r0, #25
 800bd0e:	d5fb      	bpl.n	800bd08 <_printf_i+0xb8>
 800bd10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd14:	2d00      	cmp	r5, #0
 800bd16:	da03      	bge.n	800bd20 <_printf_i+0xd0>
 800bd18:	232d      	movs	r3, #45	@ 0x2d
 800bd1a:	426d      	negs	r5, r5
 800bd1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd20:	230a      	movs	r3, #10
 800bd22:	4859      	ldr	r0, [pc, #356]	@ (800be88 <_printf_i+0x238>)
 800bd24:	e011      	b.n	800bd4a <_printf_i+0xfa>
 800bd26:	6821      	ldr	r1, [r4, #0]
 800bd28:	6833      	ldr	r3, [r6, #0]
 800bd2a:	0608      	lsls	r0, r1, #24
 800bd2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd30:	d402      	bmi.n	800bd38 <_printf_i+0xe8>
 800bd32:	0649      	lsls	r1, r1, #25
 800bd34:	bf48      	it	mi
 800bd36:	b2ad      	uxthmi	r5, r5
 800bd38:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd3a:	6033      	str	r3, [r6, #0]
 800bd3c:	bf14      	ite	ne
 800bd3e:	230a      	movne	r3, #10
 800bd40:	2308      	moveq	r3, #8
 800bd42:	4851      	ldr	r0, [pc, #324]	@ (800be88 <_printf_i+0x238>)
 800bd44:	2100      	movs	r1, #0
 800bd46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd4a:	6866      	ldr	r6, [r4, #4]
 800bd4c:	2e00      	cmp	r6, #0
 800bd4e:	bfa8      	it	ge
 800bd50:	6821      	ldrge	r1, [r4, #0]
 800bd52:	60a6      	str	r6, [r4, #8]
 800bd54:	bfa4      	itt	ge
 800bd56:	f021 0104 	bicge.w	r1, r1, #4
 800bd5a:	6021      	strge	r1, [r4, #0]
 800bd5c:	b90d      	cbnz	r5, 800bd62 <_printf_i+0x112>
 800bd5e:	2e00      	cmp	r6, #0
 800bd60:	d04b      	beq.n	800bdfa <_printf_i+0x1aa>
 800bd62:	4616      	mov	r6, r2
 800bd64:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd68:	fb03 5711 	mls	r7, r3, r1, r5
 800bd6c:	5dc7      	ldrb	r7, [r0, r7]
 800bd6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd72:	462f      	mov	r7, r5
 800bd74:	42bb      	cmp	r3, r7
 800bd76:	460d      	mov	r5, r1
 800bd78:	d9f4      	bls.n	800bd64 <_printf_i+0x114>
 800bd7a:	2b08      	cmp	r3, #8
 800bd7c:	d10b      	bne.n	800bd96 <_printf_i+0x146>
 800bd7e:	6823      	ldr	r3, [r4, #0]
 800bd80:	07df      	lsls	r7, r3, #31
 800bd82:	d508      	bpl.n	800bd96 <_printf_i+0x146>
 800bd84:	6923      	ldr	r3, [r4, #16]
 800bd86:	6861      	ldr	r1, [r4, #4]
 800bd88:	4299      	cmp	r1, r3
 800bd8a:	bfde      	ittt	le
 800bd8c:	2330      	movle	r3, #48	@ 0x30
 800bd8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd92:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bd96:	1b92      	subs	r2, r2, r6
 800bd98:	6122      	str	r2, [r4, #16]
 800bd9a:	464b      	mov	r3, r9
 800bd9c:	4621      	mov	r1, r4
 800bd9e:	4640      	mov	r0, r8
 800bda0:	f8cd a000 	str.w	sl, [sp]
 800bda4:	aa03      	add	r2, sp, #12
 800bda6:	f7ff fee1 	bl	800bb6c <_printf_common>
 800bdaa:	3001      	adds	r0, #1
 800bdac:	d14a      	bne.n	800be44 <_printf_i+0x1f4>
 800bdae:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb2:	b004      	add	sp, #16
 800bdb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb8:	6823      	ldr	r3, [r4, #0]
 800bdba:	f043 0320 	orr.w	r3, r3, #32
 800bdbe:	6023      	str	r3, [r4, #0]
 800bdc0:	2778      	movs	r7, #120	@ 0x78
 800bdc2:	4832      	ldr	r0, [pc, #200]	@ (800be8c <_printf_i+0x23c>)
 800bdc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bdc8:	6823      	ldr	r3, [r4, #0]
 800bdca:	6831      	ldr	r1, [r6, #0]
 800bdcc:	061f      	lsls	r7, r3, #24
 800bdce:	f851 5b04 	ldr.w	r5, [r1], #4
 800bdd2:	d402      	bmi.n	800bdda <_printf_i+0x18a>
 800bdd4:	065f      	lsls	r7, r3, #25
 800bdd6:	bf48      	it	mi
 800bdd8:	b2ad      	uxthmi	r5, r5
 800bdda:	6031      	str	r1, [r6, #0]
 800bddc:	07d9      	lsls	r1, r3, #31
 800bdde:	bf44      	itt	mi
 800bde0:	f043 0320 	orrmi.w	r3, r3, #32
 800bde4:	6023      	strmi	r3, [r4, #0]
 800bde6:	b11d      	cbz	r5, 800bdf0 <_printf_i+0x1a0>
 800bde8:	2310      	movs	r3, #16
 800bdea:	e7ab      	b.n	800bd44 <_printf_i+0xf4>
 800bdec:	4826      	ldr	r0, [pc, #152]	@ (800be88 <_printf_i+0x238>)
 800bdee:	e7e9      	b.n	800bdc4 <_printf_i+0x174>
 800bdf0:	6823      	ldr	r3, [r4, #0]
 800bdf2:	f023 0320 	bic.w	r3, r3, #32
 800bdf6:	6023      	str	r3, [r4, #0]
 800bdf8:	e7f6      	b.n	800bde8 <_printf_i+0x198>
 800bdfa:	4616      	mov	r6, r2
 800bdfc:	e7bd      	b.n	800bd7a <_printf_i+0x12a>
 800bdfe:	6833      	ldr	r3, [r6, #0]
 800be00:	6825      	ldr	r5, [r4, #0]
 800be02:	1d18      	adds	r0, r3, #4
 800be04:	6961      	ldr	r1, [r4, #20]
 800be06:	6030      	str	r0, [r6, #0]
 800be08:	062e      	lsls	r6, r5, #24
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	d501      	bpl.n	800be12 <_printf_i+0x1c2>
 800be0e:	6019      	str	r1, [r3, #0]
 800be10:	e002      	b.n	800be18 <_printf_i+0x1c8>
 800be12:	0668      	lsls	r0, r5, #25
 800be14:	d5fb      	bpl.n	800be0e <_printf_i+0x1be>
 800be16:	8019      	strh	r1, [r3, #0]
 800be18:	2300      	movs	r3, #0
 800be1a:	4616      	mov	r6, r2
 800be1c:	6123      	str	r3, [r4, #16]
 800be1e:	e7bc      	b.n	800bd9a <_printf_i+0x14a>
 800be20:	6833      	ldr	r3, [r6, #0]
 800be22:	2100      	movs	r1, #0
 800be24:	1d1a      	adds	r2, r3, #4
 800be26:	6032      	str	r2, [r6, #0]
 800be28:	681e      	ldr	r6, [r3, #0]
 800be2a:	6862      	ldr	r2, [r4, #4]
 800be2c:	4630      	mov	r0, r6
 800be2e:	f000 f9d4 	bl	800c1da <memchr>
 800be32:	b108      	cbz	r0, 800be38 <_printf_i+0x1e8>
 800be34:	1b80      	subs	r0, r0, r6
 800be36:	6060      	str	r0, [r4, #4]
 800be38:	6863      	ldr	r3, [r4, #4]
 800be3a:	6123      	str	r3, [r4, #16]
 800be3c:	2300      	movs	r3, #0
 800be3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be42:	e7aa      	b.n	800bd9a <_printf_i+0x14a>
 800be44:	4632      	mov	r2, r6
 800be46:	4649      	mov	r1, r9
 800be48:	4640      	mov	r0, r8
 800be4a:	6923      	ldr	r3, [r4, #16]
 800be4c:	47d0      	blx	sl
 800be4e:	3001      	adds	r0, #1
 800be50:	d0ad      	beq.n	800bdae <_printf_i+0x15e>
 800be52:	6823      	ldr	r3, [r4, #0]
 800be54:	079b      	lsls	r3, r3, #30
 800be56:	d413      	bmi.n	800be80 <_printf_i+0x230>
 800be58:	68e0      	ldr	r0, [r4, #12]
 800be5a:	9b03      	ldr	r3, [sp, #12]
 800be5c:	4298      	cmp	r0, r3
 800be5e:	bfb8      	it	lt
 800be60:	4618      	movlt	r0, r3
 800be62:	e7a6      	b.n	800bdb2 <_printf_i+0x162>
 800be64:	2301      	movs	r3, #1
 800be66:	4632      	mov	r2, r6
 800be68:	4649      	mov	r1, r9
 800be6a:	4640      	mov	r0, r8
 800be6c:	47d0      	blx	sl
 800be6e:	3001      	adds	r0, #1
 800be70:	d09d      	beq.n	800bdae <_printf_i+0x15e>
 800be72:	3501      	adds	r5, #1
 800be74:	68e3      	ldr	r3, [r4, #12]
 800be76:	9903      	ldr	r1, [sp, #12]
 800be78:	1a5b      	subs	r3, r3, r1
 800be7a:	42ab      	cmp	r3, r5
 800be7c:	dcf2      	bgt.n	800be64 <_printf_i+0x214>
 800be7e:	e7eb      	b.n	800be58 <_printf_i+0x208>
 800be80:	2500      	movs	r5, #0
 800be82:	f104 0619 	add.w	r6, r4, #25
 800be86:	e7f5      	b.n	800be74 <_printf_i+0x224>
 800be88:	0800e91a 	.word	0x0800e91a
 800be8c:	0800e92b 	.word	0x0800e92b

0800be90 <std>:
 800be90:	2300      	movs	r3, #0
 800be92:	b510      	push	{r4, lr}
 800be94:	4604      	mov	r4, r0
 800be96:	e9c0 3300 	strd	r3, r3, [r0]
 800be9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be9e:	6083      	str	r3, [r0, #8]
 800bea0:	8181      	strh	r1, [r0, #12]
 800bea2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bea4:	81c2      	strh	r2, [r0, #14]
 800bea6:	6183      	str	r3, [r0, #24]
 800bea8:	4619      	mov	r1, r3
 800beaa:	2208      	movs	r2, #8
 800beac:	305c      	adds	r0, #92	@ 0x5c
 800beae:	f000 f914 	bl	800c0da <memset>
 800beb2:	4b0d      	ldr	r3, [pc, #52]	@ (800bee8 <std+0x58>)
 800beb4:	6224      	str	r4, [r4, #32]
 800beb6:	6263      	str	r3, [r4, #36]	@ 0x24
 800beb8:	4b0c      	ldr	r3, [pc, #48]	@ (800beec <std+0x5c>)
 800beba:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bebc:	4b0c      	ldr	r3, [pc, #48]	@ (800bef0 <std+0x60>)
 800bebe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bec0:	4b0c      	ldr	r3, [pc, #48]	@ (800bef4 <std+0x64>)
 800bec2:	6323      	str	r3, [r4, #48]	@ 0x30
 800bec4:	4b0c      	ldr	r3, [pc, #48]	@ (800bef8 <std+0x68>)
 800bec6:	429c      	cmp	r4, r3
 800bec8:	d006      	beq.n	800bed8 <std+0x48>
 800beca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bece:	4294      	cmp	r4, r2
 800bed0:	d002      	beq.n	800bed8 <std+0x48>
 800bed2:	33d0      	adds	r3, #208	@ 0xd0
 800bed4:	429c      	cmp	r4, r3
 800bed6:	d105      	bne.n	800bee4 <std+0x54>
 800bed8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bedc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bee0:	f000 b978 	b.w	800c1d4 <__retarget_lock_init_recursive>
 800bee4:	bd10      	pop	{r4, pc}
 800bee6:	bf00      	nop
 800bee8:	0800c055 	.word	0x0800c055
 800beec:	0800c077 	.word	0x0800c077
 800bef0:	0800c0af 	.word	0x0800c0af
 800bef4:	0800c0d3 	.word	0x0800c0d3
 800bef8:	20002814 	.word	0x20002814

0800befc <stdio_exit_handler>:
 800befc:	4a02      	ldr	r2, [pc, #8]	@ (800bf08 <stdio_exit_handler+0xc>)
 800befe:	4903      	ldr	r1, [pc, #12]	@ (800bf0c <stdio_exit_handler+0x10>)
 800bf00:	4803      	ldr	r0, [pc, #12]	@ (800bf10 <stdio_exit_handler+0x14>)
 800bf02:	f000 b869 	b.w	800bfd8 <_fwalk_sglue>
 800bf06:	bf00      	nop
 800bf08:	20000024 	.word	0x20000024
 800bf0c:	0800db45 	.word	0x0800db45
 800bf10:	20000034 	.word	0x20000034

0800bf14 <cleanup_stdio>:
 800bf14:	6841      	ldr	r1, [r0, #4]
 800bf16:	4b0c      	ldr	r3, [pc, #48]	@ (800bf48 <cleanup_stdio+0x34>)
 800bf18:	b510      	push	{r4, lr}
 800bf1a:	4299      	cmp	r1, r3
 800bf1c:	4604      	mov	r4, r0
 800bf1e:	d001      	beq.n	800bf24 <cleanup_stdio+0x10>
 800bf20:	f001 fe10 	bl	800db44 <_fflush_r>
 800bf24:	68a1      	ldr	r1, [r4, #8]
 800bf26:	4b09      	ldr	r3, [pc, #36]	@ (800bf4c <cleanup_stdio+0x38>)
 800bf28:	4299      	cmp	r1, r3
 800bf2a:	d002      	beq.n	800bf32 <cleanup_stdio+0x1e>
 800bf2c:	4620      	mov	r0, r4
 800bf2e:	f001 fe09 	bl	800db44 <_fflush_r>
 800bf32:	68e1      	ldr	r1, [r4, #12]
 800bf34:	4b06      	ldr	r3, [pc, #24]	@ (800bf50 <cleanup_stdio+0x3c>)
 800bf36:	4299      	cmp	r1, r3
 800bf38:	d004      	beq.n	800bf44 <cleanup_stdio+0x30>
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf40:	f001 be00 	b.w	800db44 <_fflush_r>
 800bf44:	bd10      	pop	{r4, pc}
 800bf46:	bf00      	nop
 800bf48:	20002814 	.word	0x20002814
 800bf4c:	2000287c 	.word	0x2000287c
 800bf50:	200028e4 	.word	0x200028e4

0800bf54 <global_stdio_init.part.0>:
 800bf54:	b510      	push	{r4, lr}
 800bf56:	4b0b      	ldr	r3, [pc, #44]	@ (800bf84 <global_stdio_init.part.0+0x30>)
 800bf58:	4c0b      	ldr	r4, [pc, #44]	@ (800bf88 <global_stdio_init.part.0+0x34>)
 800bf5a:	4a0c      	ldr	r2, [pc, #48]	@ (800bf8c <global_stdio_init.part.0+0x38>)
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	601a      	str	r2, [r3, #0]
 800bf60:	2104      	movs	r1, #4
 800bf62:	2200      	movs	r2, #0
 800bf64:	f7ff ff94 	bl	800be90 <std>
 800bf68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	2109      	movs	r1, #9
 800bf70:	f7ff ff8e 	bl	800be90 <std>
 800bf74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf78:	2202      	movs	r2, #2
 800bf7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf7e:	2112      	movs	r1, #18
 800bf80:	f7ff bf86 	b.w	800be90 <std>
 800bf84:	2000294c 	.word	0x2000294c
 800bf88:	20002814 	.word	0x20002814
 800bf8c:	0800befd 	.word	0x0800befd

0800bf90 <__sfp_lock_acquire>:
 800bf90:	4801      	ldr	r0, [pc, #4]	@ (800bf98 <__sfp_lock_acquire+0x8>)
 800bf92:	f000 b920 	b.w	800c1d6 <__retarget_lock_acquire_recursive>
 800bf96:	bf00      	nop
 800bf98:	20002955 	.word	0x20002955

0800bf9c <__sfp_lock_release>:
 800bf9c:	4801      	ldr	r0, [pc, #4]	@ (800bfa4 <__sfp_lock_release+0x8>)
 800bf9e:	f000 b91b 	b.w	800c1d8 <__retarget_lock_release_recursive>
 800bfa2:	bf00      	nop
 800bfa4:	20002955 	.word	0x20002955

0800bfa8 <__sinit>:
 800bfa8:	b510      	push	{r4, lr}
 800bfaa:	4604      	mov	r4, r0
 800bfac:	f7ff fff0 	bl	800bf90 <__sfp_lock_acquire>
 800bfb0:	6a23      	ldr	r3, [r4, #32]
 800bfb2:	b11b      	cbz	r3, 800bfbc <__sinit+0x14>
 800bfb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfb8:	f7ff bff0 	b.w	800bf9c <__sfp_lock_release>
 800bfbc:	4b04      	ldr	r3, [pc, #16]	@ (800bfd0 <__sinit+0x28>)
 800bfbe:	6223      	str	r3, [r4, #32]
 800bfc0:	4b04      	ldr	r3, [pc, #16]	@ (800bfd4 <__sinit+0x2c>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1f5      	bne.n	800bfb4 <__sinit+0xc>
 800bfc8:	f7ff ffc4 	bl	800bf54 <global_stdio_init.part.0>
 800bfcc:	e7f2      	b.n	800bfb4 <__sinit+0xc>
 800bfce:	bf00      	nop
 800bfd0:	0800bf15 	.word	0x0800bf15
 800bfd4:	2000294c 	.word	0x2000294c

0800bfd8 <_fwalk_sglue>:
 800bfd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfdc:	4607      	mov	r7, r0
 800bfde:	4688      	mov	r8, r1
 800bfe0:	4614      	mov	r4, r2
 800bfe2:	2600      	movs	r6, #0
 800bfe4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bfe8:	f1b9 0901 	subs.w	r9, r9, #1
 800bfec:	d505      	bpl.n	800bffa <_fwalk_sglue+0x22>
 800bfee:	6824      	ldr	r4, [r4, #0]
 800bff0:	2c00      	cmp	r4, #0
 800bff2:	d1f7      	bne.n	800bfe4 <_fwalk_sglue+0xc>
 800bff4:	4630      	mov	r0, r6
 800bff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bffa:	89ab      	ldrh	r3, [r5, #12]
 800bffc:	2b01      	cmp	r3, #1
 800bffe:	d907      	bls.n	800c010 <_fwalk_sglue+0x38>
 800c000:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c004:	3301      	adds	r3, #1
 800c006:	d003      	beq.n	800c010 <_fwalk_sglue+0x38>
 800c008:	4629      	mov	r1, r5
 800c00a:	4638      	mov	r0, r7
 800c00c:	47c0      	blx	r8
 800c00e:	4306      	orrs	r6, r0
 800c010:	3568      	adds	r5, #104	@ 0x68
 800c012:	e7e9      	b.n	800bfe8 <_fwalk_sglue+0x10>

0800c014 <siprintf>:
 800c014:	b40e      	push	{r1, r2, r3}
 800c016:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c01a:	b500      	push	{lr}
 800c01c:	b09c      	sub	sp, #112	@ 0x70
 800c01e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c020:	9002      	str	r0, [sp, #8]
 800c022:	9006      	str	r0, [sp, #24]
 800c024:	9107      	str	r1, [sp, #28]
 800c026:	9104      	str	r1, [sp, #16]
 800c028:	4808      	ldr	r0, [pc, #32]	@ (800c04c <siprintf+0x38>)
 800c02a:	4909      	ldr	r1, [pc, #36]	@ (800c050 <siprintf+0x3c>)
 800c02c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c030:	9105      	str	r1, [sp, #20]
 800c032:	6800      	ldr	r0, [r0, #0]
 800c034:	a902      	add	r1, sp, #8
 800c036:	9301      	str	r3, [sp, #4]
 800c038:	f001 fc08 	bl	800d84c <_svfiprintf_r>
 800c03c:	2200      	movs	r2, #0
 800c03e:	9b02      	ldr	r3, [sp, #8]
 800c040:	701a      	strb	r2, [r3, #0]
 800c042:	b01c      	add	sp, #112	@ 0x70
 800c044:	f85d eb04 	ldr.w	lr, [sp], #4
 800c048:	b003      	add	sp, #12
 800c04a:	4770      	bx	lr
 800c04c:	20000030 	.word	0x20000030
 800c050:	ffff0208 	.word	0xffff0208

0800c054 <__sread>:
 800c054:	b510      	push	{r4, lr}
 800c056:	460c      	mov	r4, r1
 800c058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c05c:	f000 f86c 	bl	800c138 <_read_r>
 800c060:	2800      	cmp	r0, #0
 800c062:	bfab      	itete	ge
 800c064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c066:	89a3      	ldrhlt	r3, [r4, #12]
 800c068:	181b      	addge	r3, r3, r0
 800c06a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c06e:	bfac      	ite	ge
 800c070:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c072:	81a3      	strhlt	r3, [r4, #12]
 800c074:	bd10      	pop	{r4, pc}

0800c076 <__swrite>:
 800c076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c07a:	461f      	mov	r7, r3
 800c07c:	898b      	ldrh	r3, [r1, #12]
 800c07e:	4605      	mov	r5, r0
 800c080:	05db      	lsls	r3, r3, #23
 800c082:	460c      	mov	r4, r1
 800c084:	4616      	mov	r6, r2
 800c086:	d505      	bpl.n	800c094 <__swrite+0x1e>
 800c088:	2302      	movs	r3, #2
 800c08a:	2200      	movs	r2, #0
 800c08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c090:	f000 f840 	bl	800c114 <_lseek_r>
 800c094:	89a3      	ldrh	r3, [r4, #12]
 800c096:	4632      	mov	r2, r6
 800c098:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c09c:	81a3      	strh	r3, [r4, #12]
 800c09e:	4628      	mov	r0, r5
 800c0a0:	463b      	mov	r3, r7
 800c0a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0aa:	f000 b857 	b.w	800c15c <_write_r>

0800c0ae <__sseek>:
 800c0ae:	b510      	push	{r4, lr}
 800c0b0:	460c      	mov	r4, r1
 800c0b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0b6:	f000 f82d 	bl	800c114 <_lseek_r>
 800c0ba:	1c43      	adds	r3, r0, #1
 800c0bc:	89a3      	ldrh	r3, [r4, #12]
 800c0be:	bf15      	itete	ne
 800c0c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c0c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c0c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c0ca:	81a3      	strheq	r3, [r4, #12]
 800c0cc:	bf18      	it	ne
 800c0ce:	81a3      	strhne	r3, [r4, #12]
 800c0d0:	bd10      	pop	{r4, pc}

0800c0d2 <__sclose>:
 800c0d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0d6:	f000 b80d 	b.w	800c0f4 <_close_r>

0800c0da <memset>:
 800c0da:	4603      	mov	r3, r0
 800c0dc:	4402      	add	r2, r0
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d100      	bne.n	800c0e4 <memset+0xa>
 800c0e2:	4770      	bx	lr
 800c0e4:	f803 1b01 	strb.w	r1, [r3], #1
 800c0e8:	e7f9      	b.n	800c0de <memset+0x4>
	...

0800c0ec <_localeconv_r>:
 800c0ec:	4800      	ldr	r0, [pc, #0]	@ (800c0f0 <_localeconv_r+0x4>)
 800c0ee:	4770      	bx	lr
 800c0f0:	20000170 	.word	0x20000170

0800c0f4 <_close_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	4d05      	ldr	r5, [pc, #20]	@ (800c110 <_close_r+0x1c>)
 800c0fa:	4604      	mov	r4, r0
 800c0fc:	4608      	mov	r0, r1
 800c0fe:	602b      	str	r3, [r5, #0]
 800c100:	f7f6 fce9 	bl	8002ad6 <_close>
 800c104:	1c43      	adds	r3, r0, #1
 800c106:	d102      	bne.n	800c10e <_close_r+0x1a>
 800c108:	682b      	ldr	r3, [r5, #0]
 800c10a:	b103      	cbz	r3, 800c10e <_close_r+0x1a>
 800c10c:	6023      	str	r3, [r4, #0]
 800c10e:	bd38      	pop	{r3, r4, r5, pc}
 800c110:	20002950 	.word	0x20002950

0800c114 <_lseek_r>:
 800c114:	b538      	push	{r3, r4, r5, lr}
 800c116:	4604      	mov	r4, r0
 800c118:	4608      	mov	r0, r1
 800c11a:	4611      	mov	r1, r2
 800c11c:	2200      	movs	r2, #0
 800c11e:	4d05      	ldr	r5, [pc, #20]	@ (800c134 <_lseek_r+0x20>)
 800c120:	602a      	str	r2, [r5, #0]
 800c122:	461a      	mov	r2, r3
 800c124:	f7f6 fcfb 	bl	8002b1e <_lseek>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_lseek_r+0x1e>
 800c12c:	682b      	ldr	r3, [r5, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_lseek_r+0x1e>
 800c130:	6023      	str	r3, [r4, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	20002950 	.word	0x20002950

0800c138 <_read_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4604      	mov	r4, r0
 800c13c:	4608      	mov	r0, r1
 800c13e:	4611      	mov	r1, r2
 800c140:	2200      	movs	r2, #0
 800c142:	4d05      	ldr	r5, [pc, #20]	@ (800c158 <_read_r+0x20>)
 800c144:	602a      	str	r2, [r5, #0]
 800c146:	461a      	mov	r2, r3
 800c148:	f7f6 fc8c 	bl	8002a64 <_read>
 800c14c:	1c43      	adds	r3, r0, #1
 800c14e:	d102      	bne.n	800c156 <_read_r+0x1e>
 800c150:	682b      	ldr	r3, [r5, #0]
 800c152:	b103      	cbz	r3, 800c156 <_read_r+0x1e>
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	bd38      	pop	{r3, r4, r5, pc}
 800c158:	20002950 	.word	0x20002950

0800c15c <_write_r>:
 800c15c:	b538      	push	{r3, r4, r5, lr}
 800c15e:	4604      	mov	r4, r0
 800c160:	4608      	mov	r0, r1
 800c162:	4611      	mov	r1, r2
 800c164:	2200      	movs	r2, #0
 800c166:	4d05      	ldr	r5, [pc, #20]	@ (800c17c <_write_r+0x20>)
 800c168:	602a      	str	r2, [r5, #0]
 800c16a:	461a      	mov	r2, r3
 800c16c:	f7f6 fc97 	bl	8002a9e <_write>
 800c170:	1c43      	adds	r3, r0, #1
 800c172:	d102      	bne.n	800c17a <_write_r+0x1e>
 800c174:	682b      	ldr	r3, [r5, #0]
 800c176:	b103      	cbz	r3, 800c17a <_write_r+0x1e>
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	bd38      	pop	{r3, r4, r5, pc}
 800c17c:	20002950 	.word	0x20002950

0800c180 <__errno>:
 800c180:	4b01      	ldr	r3, [pc, #4]	@ (800c188 <__errno+0x8>)
 800c182:	6818      	ldr	r0, [r3, #0]
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	20000030 	.word	0x20000030

0800c18c <__libc_init_array>:
 800c18c:	b570      	push	{r4, r5, r6, lr}
 800c18e:	2600      	movs	r6, #0
 800c190:	4d0c      	ldr	r5, [pc, #48]	@ (800c1c4 <__libc_init_array+0x38>)
 800c192:	4c0d      	ldr	r4, [pc, #52]	@ (800c1c8 <__libc_init_array+0x3c>)
 800c194:	1b64      	subs	r4, r4, r5
 800c196:	10a4      	asrs	r4, r4, #2
 800c198:	42a6      	cmp	r6, r4
 800c19a:	d109      	bne.n	800c1b0 <__libc_init_array+0x24>
 800c19c:	f002 f86e 	bl	800e27c <_init>
 800c1a0:	2600      	movs	r6, #0
 800c1a2:	4d0a      	ldr	r5, [pc, #40]	@ (800c1cc <__libc_init_array+0x40>)
 800c1a4:	4c0a      	ldr	r4, [pc, #40]	@ (800c1d0 <__libc_init_array+0x44>)
 800c1a6:	1b64      	subs	r4, r4, r5
 800c1a8:	10a4      	asrs	r4, r4, #2
 800c1aa:	42a6      	cmp	r6, r4
 800c1ac:	d105      	bne.n	800c1ba <__libc_init_array+0x2e>
 800c1ae:	bd70      	pop	{r4, r5, r6, pc}
 800c1b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1b4:	4798      	blx	r3
 800c1b6:	3601      	adds	r6, #1
 800c1b8:	e7ee      	b.n	800c198 <__libc_init_array+0xc>
 800c1ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1be:	4798      	blx	r3
 800c1c0:	3601      	adds	r6, #1
 800c1c2:	e7f2      	b.n	800c1aa <__libc_init_array+0x1e>
 800c1c4:	0800ec80 	.word	0x0800ec80
 800c1c8:	0800ec80 	.word	0x0800ec80
 800c1cc:	0800ec80 	.word	0x0800ec80
 800c1d0:	0800ec84 	.word	0x0800ec84

0800c1d4 <__retarget_lock_init_recursive>:
 800c1d4:	4770      	bx	lr

0800c1d6 <__retarget_lock_acquire_recursive>:
 800c1d6:	4770      	bx	lr

0800c1d8 <__retarget_lock_release_recursive>:
 800c1d8:	4770      	bx	lr

0800c1da <memchr>:
 800c1da:	4603      	mov	r3, r0
 800c1dc:	b510      	push	{r4, lr}
 800c1de:	b2c9      	uxtb	r1, r1
 800c1e0:	4402      	add	r2, r0
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	d101      	bne.n	800c1ec <memchr+0x12>
 800c1e8:	2000      	movs	r0, #0
 800c1ea:	e003      	b.n	800c1f4 <memchr+0x1a>
 800c1ec:	7804      	ldrb	r4, [r0, #0]
 800c1ee:	3301      	adds	r3, #1
 800c1f0:	428c      	cmp	r4, r1
 800c1f2:	d1f6      	bne.n	800c1e2 <memchr+0x8>
 800c1f4:	bd10      	pop	{r4, pc}

0800c1f6 <quorem>:
 800c1f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fa:	6903      	ldr	r3, [r0, #16]
 800c1fc:	690c      	ldr	r4, [r1, #16]
 800c1fe:	4607      	mov	r7, r0
 800c200:	42a3      	cmp	r3, r4
 800c202:	db7e      	blt.n	800c302 <quorem+0x10c>
 800c204:	3c01      	subs	r4, #1
 800c206:	00a3      	lsls	r3, r4, #2
 800c208:	f100 0514 	add.w	r5, r0, #20
 800c20c:	f101 0814 	add.w	r8, r1, #20
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c216:	9301      	str	r3, [sp, #4]
 800c218:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c21c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c220:	3301      	adds	r3, #1
 800c222:	429a      	cmp	r2, r3
 800c224:	fbb2 f6f3 	udiv	r6, r2, r3
 800c228:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c22c:	d32e      	bcc.n	800c28c <quorem+0x96>
 800c22e:	f04f 0a00 	mov.w	sl, #0
 800c232:	46c4      	mov	ip, r8
 800c234:	46ae      	mov	lr, r5
 800c236:	46d3      	mov	fp, sl
 800c238:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c23c:	b298      	uxth	r0, r3
 800c23e:	fb06 a000 	mla	r0, r6, r0, sl
 800c242:	0c1b      	lsrs	r3, r3, #16
 800c244:	0c02      	lsrs	r2, r0, #16
 800c246:	fb06 2303 	mla	r3, r6, r3, r2
 800c24a:	f8de 2000 	ldr.w	r2, [lr]
 800c24e:	b280      	uxth	r0, r0
 800c250:	b292      	uxth	r2, r2
 800c252:	1a12      	subs	r2, r2, r0
 800c254:	445a      	add	r2, fp
 800c256:	f8de 0000 	ldr.w	r0, [lr]
 800c25a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c25e:	b29b      	uxth	r3, r3
 800c260:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c264:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c268:	b292      	uxth	r2, r2
 800c26a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c26e:	45e1      	cmp	r9, ip
 800c270:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c274:	f84e 2b04 	str.w	r2, [lr], #4
 800c278:	d2de      	bcs.n	800c238 <quorem+0x42>
 800c27a:	9b00      	ldr	r3, [sp, #0]
 800c27c:	58eb      	ldr	r3, [r5, r3]
 800c27e:	b92b      	cbnz	r3, 800c28c <quorem+0x96>
 800c280:	9b01      	ldr	r3, [sp, #4]
 800c282:	3b04      	subs	r3, #4
 800c284:	429d      	cmp	r5, r3
 800c286:	461a      	mov	r2, r3
 800c288:	d32f      	bcc.n	800c2ea <quorem+0xf4>
 800c28a:	613c      	str	r4, [r7, #16]
 800c28c:	4638      	mov	r0, r7
 800c28e:	f001 f979 	bl	800d584 <__mcmp>
 800c292:	2800      	cmp	r0, #0
 800c294:	db25      	blt.n	800c2e2 <quorem+0xec>
 800c296:	4629      	mov	r1, r5
 800c298:	2000      	movs	r0, #0
 800c29a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c29e:	f8d1 c000 	ldr.w	ip, [r1]
 800c2a2:	fa1f fe82 	uxth.w	lr, r2
 800c2a6:	fa1f f38c 	uxth.w	r3, ip
 800c2aa:	eba3 030e 	sub.w	r3, r3, lr
 800c2ae:	4403      	add	r3, r0
 800c2b0:	0c12      	lsrs	r2, r2, #16
 800c2b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c2b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2c0:	45c1      	cmp	r9, r8
 800c2c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c2c6:	f841 3b04 	str.w	r3, [r1], #4
 800c2ca:	d2e6      	bcs.n	800c29a <quorem+0xa4>
 800c2cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c2d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c2d4:	b922      	cbnz	r2, 800c2e0 <quorem+0xea>
 800c2d6:	3b04      	subs	r3, #4
 800c2d8:	429d      	cmp	r5, r3
 800c2da:	461a      	mov	r2, r3
 800c2dc:	d30b      	bcc.n	800c2f6 <quorem+0x100>
 800c2de:	613c      	str	r4, [r7, #16]
 800c2e0:	3601      	adds	r6, #1
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	b003      	add	sp, #12
 800c2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ea:	6812      	ldr	r2, [r2, #0]
 800c2ec:	3b04      	subs	r3, #4
 800c2ee:	2a00      	cmp	r2, #0
 800c2f0:	d1cb      	bne.n	800c28a <quorem+0x94>
 800c2f2:	3c01      	subs	r4, #1
 800c2f4:	e7c6      	b.n	800c284 <quorem+0x8e>
 800c2f6:	6812      	ldr	r2, [r2, #0]
 800c2f8:	3b04      	subs	r3, #4
 800c2fa:	2a00      	cmp	r2, #0
 800c2fc:	d1ef      	bne.n	800c2de <quorem+0xe8>
 800c2fe:	3c01      	subs	r4, #1
 800c300:	e7ea      	b.n	800c2d8 <quorem+0xe2>
 800c302:	2000      	movs	r0, #0
 800c304:	e7ee      	b.n	800c2e4 <quorem+0xee>
	...

0800c308 <_dtoa_r>:
 800c308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c30c:	4614      	mov	r4, r2
 800c30e:	461d      	mov	r5, r3
 800c310:	69c7      	ldr	r7, [r0, #28]
 800c312:	b097      	sub	sp, #92	@ 0x5c
 800c314:	4683      	mov	fp, r0
 800c316:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c31a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c31c:	b97f      	cbnz	r7, 800c33e <_dtoa_r+0x36>
 800c31e:	2010      	movs	r0, #16
 800c320:	f000 fe02 	bl	800cf28 <malloc>
 800c324:	4602      	mov	r2, r0
 800c326:	f8cb 001c 	str.w	r0, [fp, #28]
 800c32a:	b920      	cbnz	r0, 800c336 <_dtoa_r+0x2e>
 800c32c:	21ef      	movs	r1, #239	@ 0xef
 800c32e:	4ba8      	ldr	r3, [pc, #672]	@ (800c5d0 <_dtoa_r+0x2c8>)
 800c330:	48a8      	ldr	r0, [pc, #672]	@ (800c5d4 <_dtoa_r+0x2cc>)
 800c332:	f001 fc67 	bl	800dc04 <__assert_func>
 800c336:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c33a:	6007      	str	r7, [r0, #0]
 800c33c:	60c7      	str	r7, [r0, #12]
 800c33e:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c342:	6819      	ldr	r1, [r3, #0]
 800c344:	b159      	cbz	r1, 800c35e <_dtoa_r+0x56>
 800c346:	685a      	ldr	r2, [r3, #4]
 800c348:	2301      	movs	r3, #1
 800c34a:	4093      	lsls	r3, r2
 800c34c:	604a      	str	r2, [r1, #4]
 800c34e:	608b      	str	r3, [r1, #8]
 800c350:	4658      	mov	r0, fp
 800c352:	f000 fedf 	bl	800d114 <_Bfree>
 800c356:	2200      	movs	r2, #0
 800c358:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c35c:	601a      	str	r2, [r3, #0]
 800c35e:	1e2b      	subs	r3, r5, #0
 800c360:	bfaf      	iteee	ge
 800c362:	2300      	movge	r3, #0
 800c364:	2201      	movlt	r2, #1
 800c366:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c36a:	9303      	strlt	r3, [sp, #12]
 800c36c:	bfa8      	it	ge
 800c36e:	6033      	strge	r3, [r6, #0]
 800c370:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c374:	4b98      	ldr	r3, [pc, #608]	@ (800c5d8 <_dtoa_r+0x2d0>)
 800c376:	bfb8      	it	lt
 800c378:	6032      	strlt	r2, [r6, #0]
 800c37a:	ea33 0308 	bics.w	r3, r3, r8
 800c37e:	d112      	bne.n	800c3a6 <_dtoa_r+0x9e>
 800c380:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c384:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c386:	6013      	str	r3, [r2, #0]
 800c388:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c38c:	4323      	orrs	r3, r4
 800c38e:	f000 8550 	beq.w	800ce32 <_dtoa_r+0xb2a>
 800c392:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c394:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800c5dc <_dtoa_r+0x2d4>
 800c398:	2b00      	cmp	r3, #0
 800c39a:	f000 8552 	beq.w	800ce42 <_dtoa_r+0xb3a>
 800c39e:	f10a 0303 	add.w	r3, sl, #3
 800c3a2:	f000 bd4c 	b.w	800ce3e <_dtoa_r+0xb36>
 800c3a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3aa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c3ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	f7f4 faf7 	bl	80009a8 <__aeabi_dcmpeq>
 800c3ba:	4607      	mov	r7, r0
 800c3bc:	b158      	cbz	r0, 800c3d6 <_dtoa_r+0xce>
 800c3be:	2301      	movs	r3, #1
 800c3c0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c3c2:	6013      	str	r3, [r2, #0]
 800c3c4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c3c6:	b113      	cbz	r3, 800c3ce <_dtoa_r+0xc6>
 800c3c8:	4b85      	ldr	r3, [pc, #532]	@ (800c5e0 <_dtoa_r+0x2d8>)
 800c3ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c3cc:	6013      	str	r3, [r2, #0]
 800c3ce:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800c5e4 <_dtoa_r+0x2dc>
 800c3d2:	f000 bd36 	b.w	800ce42 <_dtoa_r+0xb3a>
 800c3d6:	ab14      	add	r3, sp, #80	@ 0x50
 800c3d8:	9301      	str	r3, [sp, #4]
 800c3da:	ab15      	add	r3, sp, #84	@ 0x54
 800c3dc:	9300      	str	r3, [sp, #0]
 800c3de:	4658      	mov	r0, fp
 800c3e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c3e4:	f001 f97e 	bl	800d6e4 <__d2b>
 800c3e8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c3ec:	4681      	mov	r9, r0
 800c3ee:	2e00      	cmp	r6, #0
 800c3f0:	d077      	beq.n	800c4e2 <_dtoa_r+0x1da>
 800c3f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c3f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3f8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c3fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c400:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c404:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c408:	9712      	str	r7, [sp, #72]	@ 0x48
 800c40a:	4619      	mov	r1, r3
 800c40c:	2200      	movs	r2, #0
 800c40e:	4b76      	ldr	r3, [pc, #472]	@ (800c5e8 <_dtoa_r+0x2e0>)
 800c410:	f7f3 feaa 	bl	8000168 <__aeabi_dsub>
 800c414:	a368      	add	r3, pc, #416	@ (adr r3, 800c5b8 <_dtoa_r+0x2b0>)
 800c416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41a:	f7f4 f85d 	bl	80004d8 <__aeabi_dmul>
 800c41e:	a368      	add	r3, pc, #416	@ (adr r3, 800c5c0 <_dtoa_r+0x2b8>)
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	f7f3 fea2 	bl	800016c <__adddf3>
 800c428:	4604      	mov	r4, r0
 800c42a:	4630      	mov	r0, r6
 800c42c:	460d      	mov	r5, r1
 800c42e:	f7f3 ffe9 	bl	8000404 <__aeabi_i2d>
 800c432:	a365      	add	r3, pc, #404	@ (adr r3, 800c5c8 <_dtoa_r+0x2c0>)
 800c434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c438:	f7f4 f84e 	bl	80004d8 <__aeabi_dmul>
 800c43c:	4602      	mov	r2, r0
 800c43e:	460b      	mov	r3, r1
 800c440:	4620      	mov	r0, r4
 800c442:	4629      	mov	r1, r5
 800c444:	f7f3 fe92 	bl	800016c <__adddf3>
 800c448:	4604      	mov	r4, r0
 800c44a:	460d      	mov	r5, r1
 800c44c:	f7f4 faf4 	bl	8000a38 <__aeabi_d2iz>
 800c450:	2200      	movs	r2, #0
 800c452:	4607      	mov	r7, r0
 800c454:	2300      	movs	r3, #0
 800c456:	4620      	mov	r0, r4
 800c458:	4629      	mov	r1, r5
 800c45a:	f7f4 faaf 	bl	80009bc <__aeabi_dcmplt>
 800c45e:	b140      	cbz	r0, 800c472 <_dtoa_r+0x16a>
 800c460:	4638      	mov	r0, r7
 800c462:	f7f3 ffcf 	bl	8000404 <__aeabi_i2d>
 800c466:	4622      	mov	r2, r4
 800c468:	462b      	mov	r3, r5
 800c46a:	f7f4 fa9d 	bl	80009a8 <__aeabi_dcmpeq>
 800c46e:	b900      	cbnz	r0, 800c472 <_dtoa_r+0x16a>
 800c470:	3f01      	subs	r7, #1
 800c472:	2f16      	cmp	r7, #22
 800c474:	d853      	bhi.n	800c51e <_dtoa_r+0x216>
 800c476:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c47a:	4b5c      	ldr	r3, [pc, #368]	@ (800c5ec <_dtoa_r+0x2e4>)
 800c47c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c484:	f7f4 fa9a 	bl	80009bc <__aeabi_dcmplt>
 800c488:	2800      	cmp	r0, #0
 800c48a:	d04a      	beq.n	800c522 <_dtoa_r+0x21a>
 800c48c:	2300      	movs	r3, #0
 800c48e:	3f01      	subs	r7, #1
 800c490:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c492:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c494:	1b9b      	subs	r3, r3, r6
 800c496:	1e5a      	subs	r2, r3, #1
 800c498:	bf46      	itte	mi
 800c49a:	f1c3 0801 	rsbmi	r8, r3, #1
 800c49e:	2300      	movmi	r3, #0
 800c4a0:	f04f 0800 	movpl.w	r8, #0
 800c4a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4a6:	bf48      	it	mi
 800c4a8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c4aa:	2f00      	cmp	r7, #0
 800c4ac:	db3b      	blt.n	800c526 <_dtoa_r+0x21e>
 800c4ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b0:	970e      	str	r7, [sp, #56]	@ 0x38
 800c4b2:	443b      	add	r3, r7
 800c4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c4bc:	2b09      	cmp	r3, #9
 800c4be:	d866      	bhi.n	800c58e <_dtoa_r+0x286>
 800c4c0:	2b05      	cmp	r3, #5
 800c4c2:	bfc4      	itt	gt
 800c4c4:	3b04      	subgt	r3, #4
 800c4c6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c4c8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c4ca:	bfc8      	it	gt
 800c4cc:	2400      	movgt	r4, #0
 800c4ce:	f1a3 0302 	sub.w	r3, r3, #2
 800c4d2:	bfd8      	it	le
 800c4d4:	2401      	movle	r4, #1
 800c4d6:	2b03      	cmp	r3, #3
 800c4d8:	d864      	bhi.n	800c5a4 <_dtoa_r+0x29c>
 800c4da:	e8df f003 	tbb	[pc, r3]
 800c4de:	382b      	.short	0x382b
 800c4e0:	5636      	.short	0x5636
 800c4e2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c4e6:	441e      	add	r6, r3
 800c4e8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c4ec:	2b20      	cmp	r3, #32
 800c4ee:	bfc1      	itttt	gt
 800c4f0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c4f4:	fa08 f803 	lslgt.w	r8, r8, r3
 800c4f8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c4fc:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c500:	bfd6      	itet	le
 800c502:	f1c3 0320 	rsble	r3, r3, #32
 800c506:	ea48 0003 	orrgt.w	r0, r8, r3
 800c50a:	fa04 f003 	lslle.w	r0, r4, r3
 800c50e:	f7f3 ff69 	bl	80003e4 <__aeabi_ui2d>
 800c512:	2201      	movs	r2, #1
 800c514:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c518:	3e01      	subs	r6, #1
 800c51a:	9212      	str	r2, [sp, #72]	@ 0x48
 800c51c:	e775      	b.n	800c40a <_dtoa_r+0x102>
 800c51e:	2301      	movs	r3, #1
 800c520:	e7b6      	b.n	800c490 <_dtoa_r+0x188>
 800c522:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c524:	e7b5      	b.n	800c492 <_dtoa_r+0x18a>
 800c526:	427b      	negs	r3, r7
 800c528:	930a      	str	r3, [sp, #40]	@ 0x28
 800c52a:	2300      	movs	r3, #0
 800c52c:	eba8 0807 	sub.w	r8, r8, r7
 800c530:	930e      	str	r3, [sp, #56]	@ 0x38
 800c532:	e7c2      	b.n	800c4ba <_dtoa_r+0x1b2>
 800c534:	2300      	movs	r3, #0
 800c536:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c538:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	dc35      	bgt.n	800c5aa <_dtoa_r+0x2a2>
 800c53e:	2301      	movs	r3, #1
 800c540:	461a      	mov	r2, r3
 800c542:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c546:	9221      	str	r2, [sp, #132]	@ 0x84
 800c548:	e00b      	b.n	800c562 <_dtoa_r+0x25a>
 800c54a:	2301      	movs	r3, #1
 800c54c:	e7f3      	b.n	800c536 <_dtoa_r+0x22e>
 800c54e:	2300      	movs	r3, #0
 800c550:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c552:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c554:	18fb      	adds	r3, r7, r3
 800c556:	9308      	str	r3, [sp, #32]
 800c558:	3301      	adds	r3, #1
 800c55a:	2b01      	cmp	r3, #1
 800c55c:	9307      	str	r3, [sp, #28]
 800c55e:	bfb8      	it	lt
 800c560:	2301      	movlt	r3, #1
 800c562:	2100      	movs	r1, #0
 800c564:	2204      	movs	r2, #4
 800c566:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c56a:	f102 0514 	add.w	r5, r2, #20
 800c56e:	429d      	cmp	r5, r3
 800c570:	d91f      	bls.n	800c5b2 <_dtoa_r+0x2aa>
 800c572:	6041      	str	r1, [r0, #4]
 800c574:	4658      	mov	r0, fp
 800c576:	f000 fd8d 	bl	800d094 <_Balloc>
 800c57a:	4682      	mov	sl, r0
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d139      	bne.n	800c5f4 <_dtoa_r+0x2ec>
 800c580:	4602      	mov	r2, r0
 800c582:	f240 11af 	movw	r1, #431	@ 0x1af
 800c586:	4b1a      	ldr	r3, [pc, #104]	@ (800c5f0 <_dtoa_r+0x2e8>)
 800c588:	e6d2      	b.n	800c330 <_dtoa_r+0x28>
 800c58a:	2301      	movs	r3, #1
 800c58c:	e7e0      	b.n	800c550 <_dtoa_r+0x248>
 800c58e:	2401      	movs	r4, #1
 800c590:	2300      	movs	r3, #0
 800c592:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c594:	9320      	str	r3, [sp, #128]	@ 0x80
 800c596:	f04f 33ff 	mov.w	r3, #4294967295
 800c59a:	2200      	movs	r2, #0
 800c59c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c5a0:	2312      	movs	r3, #18
 800c5a2:	e7d0      	b.n	800c546 <_dtoa_r+0x23e>
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5a8:	e7f5      	b.n	800c596 <_dtoa_r+0x28e>
 800c5aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c5b0:	e7d7      	b.n	800c562 <_dtoa_r+0x25a>
 800c5b2:	3101      	adds	r1, #1
 800c5b4:	0052      	lsls	r2, r2, #1
 800c5b6:	e7d8      	b.n	800c56a <_dtoa_r+0x262>
 800c5b8:	636f4361 	.word	0x636f4361
 800c5bc:	3fd287a7 	.word	0x3fd287a7
 800c5c0:	8b60c8b3 	.word	0x8b60c8b3
 800c5c4:	3fc68a28 	.word	0x3fc68a28
 800c5c8:	509f79fb 	.word	0x509f79fb
 800c5cc:	3fd34413 	.word	0x3fd34413
 800c5d0:	0800e949 	.word	0x0800e949
 800c5d4:	0800e960 	.word	0x0800e960
 800c5d8:	7ff00000 	.word	0x7ff00000
 800c5dc:	0800e945 	.word	0x0800e945
 800c5e0:	0800e919 	.word	0x0800e919
 800c5e4:	0800e918 	.word	0x0800e918
 800c5e8:	3ff80000 	.word	0x3ff80000
 800c5ec:	0800ea58 	.word	0x0800ea58
 800c5f0:	0800e9b8 	.word	0x0800e9b8
 800c5f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c5f8:	6018      	str	r0, [r3, #0]
 800c5fa:	9b07      	ldr	r3, [sp, #28]
 800c5fc:	2b0e      	cmp	r3, #14
 800c5fe:	f200 80a4 	bhi.w	800c74a <_dtoa_r+0x442>
 800c602:	2c00      	cmp	r4, #0
 800c604:	f000 80a1 	beq.w	800c74a <_dtoa_r+0x442>
 800c608:	2f00      	cmp	r7, #0
 800c60a:	dd33      	ble.n	800c674 <_dtoa_r+0x36c>
 800c60c:	4b86      	ldr	r3, [pc, #536]	@ (800c828 <_dtoa_r+0x520>)
 800c60e:	f007 020f 	and.w	r2, r7, #15
 800c612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c616:	05f8      	lsls	r0, r7, #23
 800c618:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c61c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c620:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c624:	d516      	bpl.n	800c654 <_dtoa_r+0x34c>
 800c626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c62a:	4b80      	ldr	r3, [pc, #512]	@ (800c82c <_dtoa_r+0x524>)
 800c62c:	2603      	movs	r6, #3
 800c62e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c632:	f7f4 f87b 	bl	800072c <__aeabi_ddiv>
 800c636:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c63a:	f004 040f 	and.w	r4, r4, #15
 800c63e:	4d7b      	ldr	r5, [pc, #492]	@ (800c82c <_dtoa_r+0x524>)
 800c640:	b954      	cbnz	r4, 800c658 <_dtoa_r+0x350>
 800c642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c64a:	f7f4 f86f 	bl	800072c <__aeabi_ddiv>
 800c64e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c652:	e028      	b.n	800c6a6 <_dtoa_r+0x39e>
 800c654:	2602      	movs	r6, #2
 800c656:	e7f2      	b.n	800c63e <_dtoa_r+0x336>
 800c658:	07e1      	lsls	r1, r4, #31
 800c65a:	d508      	bpl.n	800c66e <_dtoa_r+0x366>
 800c65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c660:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c664:	f7f3 ff38 	bl	80004d8 <__aeabi_dmul>
 800c668:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c66c:	3601      	adds	r6, #1
 800c66e:	1064      	asrs	r4, r4, #1
 800c670:	3508      	adds	r5, #8
 800c672:	e7e5      	b.n	800c640 <_dtoa_r+0x338>
 800c674:	f000 80d2 	beq.w	800c81c <_dtoa_r+0x514>
 800c678:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c67c:	427c      	negs	r4, r7
 800c67e:	4b6a      	ldr	r3, [pc, #424]	@ (800c828 <_dtoa_r+0x520>)
 800c680:	f004 020f 	and.w	r2, r4, #15
 800c684:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	f7f3 ff24 	bl	80004d8 <__aeabi_dmul>
 800c690:	2602      	movs	r6, #2
 800c692:	2300      	movs	r3, #0
 800c694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c698:	4d64      	ldr	r5, [pc, #400]	@ (800c82c <_dtoa_r+0x524>)
 800c69a:	1124      	asrs	r4, r4, #4
 800c69c:	2c00      	cmp	r4, #0
 800c69e:	f040 80b2 	bne.w	800c806 <_dtoa_r+0x4fe>
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d1d3      	bne.n	800c64e <_dtoa_r+0x346>
 800c6a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c6aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	f000 80b7 	beq.w	800c820 <_dtoa_r+0x518>
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	4629      	mov	r1, r5
 800c6b8:	4b5d      	ldr	r3, [pc, #372]	@ (800c830 <_dtoa_r+0x528>)
 800c6ba:	f7f4 f97f 	bl	80009bc <__aeabi_dcmplt>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	f000 80ae 	beq.w	800c820 <_dtoa_r+0x518>
 800c6c4:	9b07      	ldr	r3, [sp, #28]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f000 80aa 	beq.w	800c820 <_dtoa_r+0x518>
 800c6cc:	9b08      	ldr	r3, [sp, #32]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	dd37      	ble.n	800c742 <_dtoa_r+0x43a>
 800c6d2:	1e7b      	subs	r3, r7, #1
 800c6d4:	4620      	mov	r0, r4
 800c6d6:	9304      	str	r3, [sp, #16]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	4629      	mov	r1, r5
 800c6dc:	4b55      	ldr	r3, [pc, #340]	@ (800c834 <_dtoa_r+0x52c>)
 800c6de:	f7f3 fefb 	bl	80004d8 <__aeabi_dmul>
 800c6e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6e6:	9c08      	ldr	r4, [sp, #32]
 800c6e8:	3601      	adds	r6, #1
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7f3 fe8a 	bl	8000404 <__aeabi_i2d>
 800c6f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6f4:	f7f3 fef0 	bl	80004d8 <__aeabi_dmul>
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	4b4f      	ldr	r3, [pc, #316]	@ (800c838 <_dtoa_r+0x530>)
 800c6fc:	f7f3 fd36 	bl	800016c <__adddf3>
 800c700:	4605      	mov	r5, r0
 800c702:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c706:	2c00      	cmp	r4, #0
 800c708:	f040 809a 	bne.w	800c840 <_dtoa_r+0x538>
 800c70c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c710:	2200      	movs	r2, #0
 800c712:	4b4a      	ldr	r3, [pc, #296]	@ (800c83c <_dtoa_r+0x534>)
 800c714:	f7f3 fd28 	bl	8000168 <__aeabi_dsub>
 800c718:	4602      	mov	r2, r0
 800c71a:	460b      	mov	r3, r1
 800c71c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c720:	462a      	mov	r2, r5
 800c722:	4633      	mov	r3, r6
 800c724:	f7f4 f968 	bl	80009f8 <__aeabi_dcmpgt>
 800c728:	2800      	cmp	r0, #0
 800c72a:	f040 828e 	bne.w	800cc4a <_dtoa_r+0x942>
 800c72e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c732:	462a      	mov	r2, r5
 800c734:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c738:	f7f4 f940 	bl	80009bc <__aeabi_dcmplt>
 800c73c:	2800      	cmp	r0, #0
 800c73e:	f040 8127 	bne.w	800c990 <_dtoa_r+0x688>
 800c742:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c746:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c74a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	f2c0 8163 	blt.w	800ca18 <_dtoa_r+0x710>
 800c752:	2f0e      	cmp	r7, #14
 800c754:	f300 8160 	bgt.w	800ca18 <_dtoa_r+0x710>
 800c758:	4b33      	ldr	r3, [pc, #204]	@ (800c828 <_dtoa_r+0x520>)
 800c75a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c75e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c762:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c766:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c768:	2b00      	cmp	r3, #0
 800c76a:	da03      	bge.n	800c774 <_dtoa_r+0x46c>
 800c76c:	9b07      	ldr	r3, [sp, #28]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	f340 8100 	ble.w	800c974 <_dtoa_r+0x66c>
 800c774:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c778:	4656      	mov	r6, sl
 800c77a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c77e:	4620      	mov	r0, r4
 800c780:	4629      	mov	r1, r5
 800c782:	f7f3 ffd3 	bl	800072c <__aeabi_ddiv>
 800c786:	f7f4 f957 	bl	8000a38 <__aeabi_d2iz>
 800c78a:	4680      	mov	r8, r0
 800c78c:	f7f3 fe3a 	bl	8000404 <__aeabi_i2d>
 800c790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c794:	f7f3 fea0 	bl	80004d8 <__aeabi_dmul>
 800c798:	4602      	mov	r2, r0
 800c79a:	460b      	mov	r3, r1
 800c79c:	4620      	mov	r0, r4
 800c79e:	4629      	mov	r1, r5
 800c7a0:	f7f3 fce2 	bl	8000168 <__aeabi_dsub>
 800c7a4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c7a8:	9d07      	ldr	r5, [sp, #28]
 800c7aa:	f806 4b01 	strb.w	r4, [r6], #1
 800c7ae:	eba6 040a 	sub.w	r4, r6, sl
 800c7b2:	42a5      	cmp	r5, r4
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	f040 8116 	bne.w	800c9e8 <_dtoa_r+0x6e0>
 800c7bc:	f7f3 fcd6 	bl	800016c <__adddf3>
 800c7c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	460d      	mov	r5, r1
 800c7c8:	f7f4 f916 	bl	80009f8 <__aeabi_dcmpgt>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	f040 80f8 	bne.w	800c9c2 <_dtoa_r+0x6ba>
 800c7d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	4629      	mov	r1, r5
 800c7da:	f7f4 f8e5 	bl	80009a8 <__aeabi_dcmpeq>
 800c7de:	b118      	cbz	r0, 800c7e8 <_dtoa_r+0x4e0>
 800c7e0:	f018 0f01 	tst.w	r8, #1
 800c7e4:	f040 80ed 	bne.w	800c9c2 <_dtoa_r+0x6ba>
 800c7e8:	4649      	mov	r1, r9
 800c7ea:	4658      	mov	r0, fp
 800c7ec:	f000 fc92 	bl	800d114 <_Bfree>
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	7033      	strb	r3, [r6, #0]
 800c7f4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c7f6:	3701      	adds	r7, #1
 800c7f8:	601f      	str	r7, [r3, #0]
 800c7fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f000 8320 	beq.w	800ce42 <_dtoa_r+0xb3a>
 800c802:	601e      	str	r6, [r3, #0]
 800c804:	e31d      	b.n	800ce42 <_dtoa_r+0xb3a>
 800c806:	07e2      	lsls	r2, r4, #31
 800c808:	d505      	bpl.n	800c816 <_dtoa_r+0x50e>
 800c80a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c80e:	f7f3 fe63 	bl	80004d8 <__aeabi_dmul>
 800c812:	2301      	movs	r3, #1
 800c814:	3601      	adds	r6, #1
 800c816:	1064      	asrs	r4, r4, #1
 800c818:	3508      	adds	r5, #8
 800c81a:	e73f      	b.n	800c69c <_dtoa_r+0x394>
 800c81c:	2602      	movs	r6, #2
 800c81e:	e742      	b.n	800c6a6 <_dtoa_r+0x39e>
 800c820:	9c07      	ldr	r4, [sp, #28]
 800c822:	9704      	str	r7, [sp, #16]
 800c824:	e761      	b.n	800c6ea <_dtoa_r+0x3e2>
 800c826:	bf00      	nop
 800c828:	0800ea58 	.word	0x0800ea58
 800c82c:	0800ea30 	.word	0x0800ea30
 800c830:	3ff00000 	.word	0x3ff00000
 800c834:	40240000 	.word	0x40240000
 800c838:	401c0000 	.word	0x401c0000
 800c83c:	40140000 	.word	0x40140000
 800c840:	4b70      	ldr	r3, [pc, #448]	@ (800ca04 <_dtoa_r+0x6fc>)
 800c842:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c844:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c848:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c84c:	4454      	add	r4, sl
 800c84e:	2900      	cmp	r1, #0
 800c850:	d045      	beq.n	800c8de <_dtoa_r+0x5d6>
 800c852:	2000      	movs	r0, #0
 800c854:	496c      	ldr	r1, [pc, #432]	@ (800ca08 <_dtoa_r+0x700>)
 800c856:	f7f3 ff69 	bl	800072c <__aeabi_ddiv>
 800c85a:	4633      	mov	r3, r6
 800c85c:	462a      	mov	r2, r5
 800c85e:	f7f3 fc83 	bl	8000168 <__aeabi_dsub>
 800c862:	4656      	mov	r6, sl
 800c864:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c868:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c86c:	f7f4 f8e4 	bl	8000a38 <__aeabi_d2iz>
 800c870:	4605      	mov	r5, r0
 800c872:	f7f3 fdc7 	bl	8000404 <__aeabi_i2d>
 800c876:	4602      	mov	r2, r0
 800c878:	460b      	mov	r3, r1
 800c87a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c87e:	f7f3 fc73 	bl	8000168 <__aeabi_dsub>
 800c882:	4602      	mov	r2, r0
 800c884:	460b      	mov	r3, r1
 800c886:	3530      	adds	r5, #48	@ 0x30
 800c888:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c88c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c890:	f806 5b01 	strb.w	r5, [r6], #1
 800c894:	f7f4 f892 	bl	80009bc <__aeabi_dcmplt>
 800c898:	2800      	cmp	r0, #0
 800c89a:	d163      	bne.n	800c964 <_dtoa_r+0x65c>
 800c89c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	495a      	ldr	r1, [pc, #360]	@ (800ca0c <_dtoa_r+0x704>)
 800c8a4:	f7f3 fc60 	bl	8000168 <__aeabi_dsub>
 800c8a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c8ac:	f7f4 f886 	bl	80009bc <__aeabi_dcmplt>
 800c8b0:	2800      	cmp	r0, #0
 800c8b2:	f040 8087 	bne.w	800c9c4 <_dtoa_r+0x6bc>
 800c8b6:	42a6      	cmp	r6, r4
 800c8b8:	f43f af43 	beq.w	800c742 <_dtoa_r+0x43a>
 800c8bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	4b53      	ldr	r3, [pc, #332]	@ (800ca10 <_dtoa_r+0x708>)
 800c8c4:	f7f3 fe08 	bl	80004d8 <__aeabi_dmul>
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c8ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8d2:	4b4f      	ldr	r3, [pc, #316]	@ (800ca10 <_dtoa_r+0x708>)
 800c8d4:	f7f3 fe00 	bl	80004d8 <__aeabi_dmul>
 800c8d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8dc:	e7c4      	b.n	800c868 <_dtoa_r+0x560>
 800c8de:	4631      	mov	r1, r6
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	f7f3 fdf9 	bl	80004d8 <__aeabi_dmul>
 800c8e6:	4656      	mov	r6, sl
 800c8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c8ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8f2:	f7f4 f8a1 	bl	8000a38 <__aeabi_d2iz>
 800c8f6:	4605      	mov	r5, r0
 800c8f8:	f7f3 fd84 	bl	8000404 <__aeabi_i2d>
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	460b      	mov	r3, r1
 800c900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c904:	f7f3 fc30 	bl	8000168 <__aeabi_dsub>
 800c908:	4602      	mov	r2, r0
 800c90a:	460b      	mov	r3, r1
 800c90c:	3530      	adds	r5, #48	@ 0x30
 800c90e:	f806 5b01 	strb.w	r5, [r6], #1
 800c912:	42a6      	cmp	r6, r4
 800c914:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c918:	f04f 0200 	mov.w	r2, #0
 800c91c:	d124      	bne.n	800c968 <_dtoa_r+0x660>
 800c91e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c922:	4b39      	ldr	r3, [pc, #228]	@ (800ca08 <_dtoa_r+0x700>)
 800c924:	f7f3 fc22 	bl	800016c <__adddf3>
 800c928:	4602      	mov	r2, r0
 800c92a:	460b      	mov	r3, r1
 800c92c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c930:	f7f4 f862 	bl	80009f8 <__aeabi_dcmpgt>
 800c934:	2800      	cmp	r0, #0
 800c936:	d145      	bne.n	800c9c4 <_dtoa_r+0x6bc>
 800c938:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c93c:	2000      	movs	r0, #0
 800c93e:	4932      	ldr	r1, [pc, #200]	@ (800ca08 <_dtoa_r+0x700>)
 800c940:	f7f3 fc12 	bl	8000168 <__aeabi_dsub>
 800c944:	4602      	mov	r2, r0
 800c946:	460b      	mov	r3, r1
 800c948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c94c:	f7f4 f836 	bl	80009bc <__aeabi_dcmplt>
 800c950:	2800      	cmp	r0, #0
 800c952:	f43f aef6 	beq.w	800c742 <_dtoa_r+0x43a>
 800c956:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c958:	1e73      	subs	r3, r6, #1
 800c95a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c95c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c960:	2b30      	cmp	r3, #48	@ 0x30
 800c962:	d0f8      	beq.n	800c956 <_dtoa_r+0x64e>
 800c964:	9f04      	ldr	r7, [sp, #16]
 800c966:	e73f      	b.n	800c7e8 <_dtoa_r+0x4e0>
 800c968:	4b29      	ldr	r3, [pc, #164]	@ (800ca10 <_dtoa_r+0x708>)
 800c96a:	f7f3 fdb5 	bl	80004d8 <__aeabi_dmul>
 800c96e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c972:	e7bc      	b.n	800c8ee <_dtoa_r+0x5e6>
 800c974:	d10c      	bne.n	800c990 <_dtoa_r+0x688>
 800c976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c97a:	2200      	movs	r2, #0
 800c97c:	4b25      	ldr	r3, [pc, #148]	@ (800ca14 <_dtoa_r+0x70c>)
 800c97e:	f7f3 fdab 	bl	80004d8 <__aeabi_dmul>
 800c982:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c986:	f7f4 f82d 	bl	80009e4 <__aeabi_dcmpge>
 800c98a:	2800      	cmp	r0, #0
 800c98c:	f000 815b 	beq.w	800cc46 <_dtoa_r+0x93e>
 800c990:	2400      	movs	r4, #0
 800c992:	4625      	mov	r5, r4
 800c994:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c996:	4656      	mov	r6, sl
 800c998:	43db      	mvns	r3, r3
 800c99a:	9304      	str	r3, [sp, #16]
 800c99c:	2700      	movs	r7, #0
 800c99e:	4621      	mov	r1, r4
 800c9a0:	4658      	mov	r0, fp
 800c9a2:	f000 fbb7 	bl	800d114 <_Bfree>
 800c9a6:	2d00      	cmp	r5, #0
 800c9a8:	d0dc      	beq.n	800c964 <_dtoa_r+0x65c>
 800c9aa:	b12f      	cbz	r7, 800c9b8 <_dtoa_r+0x6b0>
 800c9ac:	42af      	cmp	r7, r5
 800c9ae:	d003      	beq.n	800c9b8 <_dtoa_r+0x6b0>
 800c9b0:	4639      	mov	r1, r7
 800c9b2:	4658      	mov	r0, fp
 800c9b4:	f000 fbae 	bl	800d114 <_Bfree>
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	4658      	mov	r0, fp
 800c9bc:	f000 fbaa 	bl	800d114 <_Bfree>
 800c9c0:	e7d0      	b.n	800c964 <_dtoa_r+0x65c>
 800c9c2:	9704      	str	r7, [sp, #16]
 800c9c4:	4633      	mov	r3, r6
 800c9c6:	461e      	mov	r6, r3
 800c9c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9cc:	2a39      	cmp	r2, #57	@ 0x39
 800c9ce:	d107      	bne.n	800c9e0 <_dtoa_r+0x6d8>
 800c9d0:	459a      	cmp	sl, r3
 800c9d2:	d1f8      	bne.n	800c9c6 <_dtoa_r+0x6be>
 800c9d4:	9a04      	ldr	r2, [sp, #16]
 800c9d6:	3201      	adds	r2, #1
 800c9d8:	9204      	str	r2, [sp, #16]
 800c9da:	2230      	movs	r2, #48	@ 0x30
 800c9dc:	f88a 2000 	strb.w	r2, [sl]
 800c9e0:	781a      	ldrb	r2, [r3, #0]
 800c9e2:	3201      	adds	r2, #1
 800c9e4:	701a      	strb	r2, [r3, #0]
 800c9e6:	e7bd      	b.n	800c964 <_dtoa_r+0x65c>
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	4b09      	ldr	r3, [pc, #36]	@ (800ca10 <_dtoa_r+0x708>)
 800c9ec:	f7f3 fd74 	bl	80004d8 <__aeabi_dmul>
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	4604      	mov	r4, r0
 800c9f6:	460d      	mov	r5, r1
 800c9f8:	f7f3 ffd6 	bl	80009a8 <__aeabi_dcmpeq>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	f43f aebc 	beq.w	800c77a <_dtoa_r+0x472>
 800ca02:	e6f1      	b.n	800c7e8 <_dtoa_r+0x4e0>
 800ca04:	0800ea58 	.word	0x0800ea58
 800ca08:	3fe00000 	.word	0x3fe00000
 800ca0c:	3ff00000 	.word	0x3ff00000
 800ca10:	40240000 	.word	0x40240000
 800ca14:	40140000 	.word	0x40140000
 800ca18:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ca1a:	2a00      	cmp	r2, #0
 800ca1c:	f000 80db 	beq.w	800cbd6 <_dtoa_r+0x8ce>
 800ca20:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ca22:	2a01      	cmp	r2, #1
 800ca24:	f300 80bf 	bgt.w	800cba6 <_dtoa_r+0x89e>
 800ca28:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ca2a:	2a00      	cmp	r2, #0
 800ca2c:	f000 80b7 	beq.w	800cb9e <_dtoa_r+0x896>
 800ca30:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ca34:	4646      	mov	r6, r8
 800ca36:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ca38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca3a:	2101      	movs	r1, #1
 800ca3c:	441a      	add	r2, r3
 800ca3e:	4658      	mov	r0, fp
 800ca40:	4498      	add	r8, r3
 800ca42:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca44:	f000 fc1a 	bl	800d27c <__i2b>
 800ca48:	4605      	mov	r5, r0
 800ca4a:	b15e      	cbz	r6, 800ca64 <_dtoa_r+0x75c>
 800ca4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	dd08      	ble.n	800ca64 <_dtoa_r+0x75c>
 800ca52:	42b3      	cmp	r3, r6
 800ca54:	bfa8      	it	ge
 800ca56:	4633      	movge	r3, r6
 800ca58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca5a:	eba8 0803 	sub.w	r8, r8, r3
 800ca5e:	1af6      	subs	r6, r6, r3
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca66:	b1f3      	cbz	r3, 800caa6 <_dtoa_r+0x79e>
 800ca68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	f000 80b7 	beq.w	800cbde <_dtoa_r+0x8d6>
 800ca70:	b18c      	cbz	r4, 800ca96 <_dtoa_r+0x78e>
 800ca72:	4629      	mov	r1, r5
 800ca74:	4622      	mov	r2, r4
 800ca76:	4658      	mov	r0, fp
 800ca78:	f000 fcbe 	bl	800d3f8 <__pow5mult>
 800ca7c:	464a      	mov	r2, r9
 800ca7e:	4601      	mov	r1, r0
 800ca80:	4605      	mov	r5, r0
 800ca82:	4658      	mov	r0, fp
 800ca84:	f000 fc10 	bl	800d2a8 <__multiply>
 800ca88:	4649      	mov	r1, r9
 800ca8a:	9004      	str	r0, [sp, #16]
 800ca8c:	4658      	mov	r0, fp
 800ca8e:	f000 fb41 	bl	800d114 <_Bfree>
 800ca92:	9b04      	ldr	r3, [sp, #16]
 800ca94:	4699      	mov	r9, r3
 800ca96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca98:	1b1a      	subs	r2, r3, r4
 800ca9a:	d004      	beq.n	800caa6 <_dtoa_r+0x79e>
 800ca9c:	4649      	mov	r1, r9
 800ca9e:	4658      	mov	r0, fp
 800caa0:	f000 fcaa 	bl	800d3f8 <__pow5mult>
 800caa4:	4681      	mov	r9, r0
 800caa6:	2101      	movs	r1, #1
 800caa8:	4658      	mov	r0, fp
 800caaa:	f000 fbe7 	bl	800d27c <__i2b>
 800caae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cab0:	4604      	mov	r4, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	f000 81c9 	beq.w	800ce4a <_dtoa_r+0xb42>
 800cab8:	461a      	mov	r2, r3
 800caba:	4601      	mov	r1, r0
 800cabc:	4658      	mov	r0, fp
 800cabe:	f000 fc9b 	bl	800d3f8 <__pow5mult>
 800cac2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cac4:	4604      	mov	r4, r0
 800cac6:	2b01      	cmp	r3, #1
 800cac8:	f300 808f 	bgt.w	800cbea <_dtoa_r+0x8e2>
 800cacc:	9b02      	ldr	r3, [sp, #8]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	f040 8087 	bne.w	800cbe2 <_dtoa_r+0x8da>
 800cad4:	9b03      	ldr	r3, [sp, #12]
 800cad6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cada:	2b00      	cmp	r3, #0
 800cadc:	f040 8083 	bne.w	800cbe6 <_dtoa_r+0x8de>
 800cae0:	9b03      	ldr	r3, [sp, #12]
 800cae2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cae6:	0d1b      	lsrs	r3, r3, #20
 800cae8:	051b      	lsls	r3, r3, #20
 800caea:	b12b      	cbz	r3, 800caf8 <_dtoa_r+0x7f0>
 800caec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caee:	f108 0801 	add.w	r8, r8, #1
 800caf2:	3301      	adds	r3, #1
 800caf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800caf6:	2301      	movs	r3, #1
 800caf8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cafa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	f000 81aa 	beq.w	800ce56 <_dtoa_r+0xb4e>
 800cb02:	6923      	ldr	r3, [r4, #16]
 800cb04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb08:	6918      	ldr	r0, [r3, #16]
 800cb0a:	f000 fb6b 	bl	800d1e4 <__hi0bits>
 800cb0e:	f1c0 0020 	rsb	r0, r0, #32
 800cb12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb14:	4418      	add	r0, r3
 800cb16:	f010 001f 	ands.w	r0, r0, #31
 800cb1a:	d071      	beq.n	800cc00 <_dtoa_r+0x8f8>
 800cb1c:	f1c0 0320 	rsb	r3, r0, #32
 800cb20:	2b04      	cmp	r3, #4
 800cb22:	dd65      	ble.n	800cbf0 <_dtoa_r+0x8e8>
 800cb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb26:	f1c0 001c 	rsb	r0, r0, #28
 800cb2a:	4403      	add	r3, r0
 800cb2c:	4480      	add	r8, r0
 800cb2e:	4406      	add	r6, r0
 800cb30:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb32:	f1b8 0f00 	cmp.w	r8, #0
 800cb36:	dd05      	ble.n	800cb44 <_dtoa_r+0x83c>
 800cb38:	4649      	mov	r1, r9
 800cb3a:	4642      	mov	r2, r8
 800cb3c:	4658      	mov	r0, fp
 800cb3e:	f000 fcb5 	bl	800d4ac <__lshift>
 800cb42:	4681      	mov	r9, r0
 800cb44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	dd05      	ble.n	800cb56 <_dtoa_r+0x84e>
 800cb4a:	4621      	mov	r1, r4
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	4658      	mov	r0, fp
 800cb50:	f000 fcac 	bl	800d4ac <__lshift>
 800cb54:	4604      	mov	r4, r0
 800cb56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d053      	beq.n	800cc04 <_dtoa_r+0x8fc>
 800cb5c:	4621      	mov	r1, r4
 800cb5e:	4648      	mov	r0, r9
 800cb60:	f000 fd10 	bl	800d584 <__mcmp>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	da4d      	bge.n	800cc04 <_dtoa_r+0x8fc>
 800cb68:	1e7b      	subs	r3, r7, #1
 800cb6a:	4649      	mov	r1, r9
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	220a      	movs	r2, #10
 800cb70:	2300      	movs	r3, #0
 800cb72:	4658      	mov	r0, fp
 800cb74:	f000 faf0 	bl	800d158 <__multadd>
 800cb78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb7a:	4681      	mov	r9, r0
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	f000 816c 	beq.w	800ce5a <_dtoa_r+0xb52>
 800cb82:	2300      	movs	r3, #0
 800cb84:	4629      	mov	r1, r5
 800cb86:	220a      	movs	r2, #10
 800cb88:	4658      	mov	r0, fp
 800cb8a:	f000 fae5 	bl	800d158 <__multadd>
 800cb8e:	9b08      	ldr	r3, [sp, #32]
 800cb90:	4605      	mov	r5, r0
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	dc61      	bgt.n	800cc5a <_dtoa_r+0x952>
 800cb96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cb98:	2b02      	cmp	r3, #2
 800cb9a:	dc3b      	bgt.n	800cc14 <_dtoa_r+0x90c>
 800cb9c:	e05d      	b.n	800cc5a <_dtoa_r+0x952>
 800cb9e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cba0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cba4:	e746      	b.n	800ca34 <_dtoa_r+0x72c>
 800cba6:	9b07      	ldr	r3, [sp, #28]
 800cba8:	1e5c      	subs	r4, r3, #1
 800cbaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbac:	42a3      	cmp	r3, r4
 800cbae:	bfbf      	itttt	lt
 800cbb0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800cbb2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800cbb4:	1ae3      	sublt	r3, r4, r3
 800cbb6:	18d2      	addlt	r2, r2, r3
 800cbb8:	bfa8      	it	ge
 800cbba:	1b1c      	subge	r4, r3, r4
 800cbbc:	9b07      	ldr	r3, [sp, #28]
 800cbbe:	bfbe      	ittt	lt
 800cbc0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800cbc2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800cbc4:	2400      	movlt	r4, #0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	bfb5      	itete	lt
 800cbca:	eba8 0603 	sublt.w	r6, r8, r3
 800cbce:	4646      	movge	r6, r8
 800cbd0:	2300      	movlt	r3, #0
 800cbd2:	9b07      	ldrge	r3, [sp, #28]
 800cbd4:	e730      	b.n	800ca38 <_dtoa_r+0x730>
 800cbd6:	4646      	mov	r6, r8
 800cbd8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cbda:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cbdc:	e735      	b.n	800ca4a <_dtoa_r+0x742>
 800cbde:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbe0:	e75c      	b.n	800ca9c <_dtoa_r+0x794>
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	e788      	b.n	800caf8 <_dtoa_r+0x7f0>
 800cbe6:	9b02      	ldr	r3, [sp, #8]
 800cbe8:	e786      	b.n	800caf8 <_dtoa_r+0x7f0>
 800cbea:	2300      	movs	r3, #0
 800cbec:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbee:	e788      	b.n	800cb02 <_dtoa_r+0x7fa>
 800cbf0:	d09f      	beq.n	800cb32 <_dtoa_r+0x82a>
 800cbf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbf4:	331c      	adds	r3, #28
 800cbf6:	441a      	add	r2, r3
 800cbf8:	4498      	add	r8, r3
 800cbfa:	441e      	add	r6, r3
 800cbfc:	9209      	str	r2, [sp, #36]	@ 0x24
 800cbfe:	e798      	b.n	800cb32 <_dtoa_r+0x82a>
 800cc00:	4603      	mov	r3, r0
 800cc02:	e7f6      	b.n	800cbf2 <_dtoa_r+0x8ea>
 800cc04:	9b07      	ldr	r3, [sp, #28]
 800cc06:	9704      	str	r7, [sp, #16]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	dc20      	bgt.n	800cc4e <_dtoa_r+0x946>
 800cc0c:	9308      	str	r3, [sp, #32]
 800cc0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cc10:	2b02      	cmp	r3, #2
 800cc12:	dd1e      	ble.n	800cc52 <_dtoa_r+0x94a>
 800cc14:	9b08      	ldr	r3, [sp, #32]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	f47f aebc 	bne.w	800c994 <_dtoa_r+0x68c>
 800cc1c:	4621      	mov	r1, r4
 800cc1e:	2205      	movs	r2, #5
 800cc20:	4658      	mov	r0, fp
 800cc22:	f000 fa99 	bl	800d158 <__multadd>
 800cc26:	4601      	mov	r1, r0
 800cc28:	4604      	mov	r4, r0
 800cc2a:	4648      	mov	r0, r9
 800cc2c:	f000 fcaa 	bl	800d584 <__mcmp>
 800cc30:	2800      	cmp	r0, #0
 800cc32:	f77f aeaf 	ble.w	800c994 <_dtoa_r+0x68c>
 800cc36:	2331      	movs	r3, #49	@ 0x31
 800cc38:	4656      	mov	r6, sl
 800cc3a:	f806 3b01 	strb.w	r3, [r6], #1
 800cc3e:	9b04      	ldr	r3, [sp, #16]
 800cc40:	3301      	adds	r3, #1
 800cc42:	9304      	str	r3, [sp, #16]
 800cc44:	e6aa      	b.n	800c99c <_dtoa_r+0x694>
 800cc46:	9c07      	ldr	r4, [sp, #28]
 800cc48:	9704      	str	r7, [sp, #16]
 800cc4a:	4625      	mov	r5, r4
 800cc4c:	e7f3      	b.n	800cc36 <_dtoa_r+0x92e>
 800cc4e:	9b07      	ldr	r3, [sp, #28]
 800cc50:	9308      	str	r3, [sp, #32]
 800cc52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f000 8104 	beq.w	800ce62 <_dtoa_r+0xb5a>
 800cc5a:	2e00      	cmp	r6, #0
 800cc5c:	dd05      	ble.n	800cc6a <_dtoa_r+0x962>
 800cc5e:	4629      	mov	r1, r5
 800cc60:	4632      	mov	r2, r6
 800cc62:	4658      	mov	r0, fp
 800cc64:	f000 fc22 	bl	800d4ac <__lshift>
 800cc68:	4605      	mov	r5, r0
 800cc6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d05a      	beq.n	800cd26 <_dtoa_r+0xa1e>
 800cc70:	4658      	mov	r0, fp
 800cc72:	6869      	ldr	r1, [r5, #4]
 800cc74:	f000 fa0e 	bl	800d094 <_Balloc>
 800cc78:	4606      	mov	r6, r0
 800cc7a:	b928      	cbnz	r0, 800cc88 <_dtoa_r+0x980>
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cc82:	4b83      	ldr	r3, [pc, #524]	@ (800ce90 <_dtoa_r+0xb88>)
 800cc84:	f7ff bb54 	b.w	800c330 <_dtoa_r+0x28>
 800cc88:	692a      	ldr	r2, [r5, #16]
 800cc8a:	f105 010c 	add.w	r1, r5, #12
 800cc8e:	3202      	adds	r2, #2
 800cc90:	0092      	lsls	r2, r2, #2
 800cc92:	300c      	adds	r0, #12
 800cc94:	f000 ffa8 	bl	800dbe8 <memcpy>
 800cc98:	2201      	movs	r2, #1
 800cc9a:	4631      	mov	r1, r6
 800cc9c:	4658      	mov	r0, fp
 800cc9e:	f000 fc05 	bl	800d4ac <__lshift>
 800cca2:	462f      	mov	r7, r5
 800cca4:	4605      	mov	r5, r0
 800cca6:	f10a 0301 	add.w	r3, sl, #1
 800ccaa:	9307      	str	r3, [sp, #28]
 800ccac:	9b08      	ldr	r3, [sp, #32]
 800ccae:	4453      	add	r3, sl
 800ccb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccb2:	9b02      	ldr	r3, [sp, #8]
 800ccb4:	f003 0301 	and.w	r3, r3, #1
 800ccb8:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccba:	9b07      	ldr	r3, [sp, #28]
 800ccbc:	4621      	mov	r1, r4
 800ccbe:	3b01      	subs	r3, #1
 800ccc0:	4648      	mov	r0, r9
 800ccc2:	9302      	str	r3, [sp, #8]
 800ccc4:	f7ff fa97 	bl	800c1f6 <quorem>
 800ccc8:	4639      	mov	r1, r7
 800ccca:	9008      	str	r0, [sp, #32]
 800cccc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ccd0:	4648      	mov	r0, r9
 800ccd2:	f000 fc57 	bl	800d584 <__mcmp>
 800ccd6:	462a      	mov	r2, r5
 800ccd8:	9009      	str	r0, [sp, #36]	@ 0x24
 800ccda:	4621      	mov	r1, r4
 800ccdc:	4658      	mov	r0, fp
 800ccde:	f000 fc6d 	bl	800d5bc <__mdiff>
 800cce2:	68c2      	ldr	r2, [r0, #12]
 800cce4:	4606      	mov	r6, r0
 800cce6:	bb02      	cbnz	r2, 800cd2a <_dtoa_r+0xa22>
 800cce8:	4601      	mov	r1, r0
 800ccea:	4648      	mov	r0, r9
 800ccec:	f000 fc4a 	bl	800d584 <__mcmp>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	4658      	mov	r0, fp
 800ccf6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ccf8:	f000 fa0c 	bl	800d114 <_Bfree>
 800ccfc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ccfe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cd00:	9e07      	ldr	r6, [sp, #28]
 800cd02:	ea43 0102 	orr.w	r1, r3, r2
 800cd06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd08:	4319      	orrs	r1, r3
 800cd0a:	d110      	bne.n	800cd2e <_dtoa_r+0xa26>
 800cd0c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cd10:	d029      	beq.n	800cd66 <_dtoa_r+0xa5e>
 800cd12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	dd02      	ble.n	800cd1e <_dtoa_r+0xa16>
 800cd18:	9b08      	ldr	r3, [sp, #32]
 800cd1a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cd1e:	9b02      	ldr	r3, [sp, #8]
 800cd20:	f883 8000 	strb.w	r8, [r3]
 800cd24:	e63b      	b.n	800c99e <_dtoa_r+0x696>
 800cd26:	4628      	mov	r0, r5
 800cd28:	e7bb      	b.n	800cca2 <_dtoa_r+0x99a>
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	e7e1      	b.n	800ccf2 <_dtoa_r+0x9ea>
 800cd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	db04      	blt.n	800cd3e <_dtoa_r+0xa36>
 800cd34:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800cd36:	430b      	orrs	r3, r1
 800cd38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd3a:	430b      	orrs	r3, r1
 800cd3c:	d120      	bne.n	800cd80 <_dtoa_r+0xa78>
 800cd3e:	2a00      	cmp	r2, #0
 800cd40:	dded      	ble.n	800cd1e <_dtoa_r+0xa16>
 800cd42:	4649      	mov	r1, r9
 800cd44:	2201      	movs	r2, #1
 800cd46:	4658      	mov	r0, fp
 800cd48:	f000 fbb0 	bl	800d4ac <__lshift>
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	4681      	mov	r9, r0
 800cd50:	f000 fc18 	bl	800d584 <__mcmp>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	dc03      	bgt.n	800cd60 <_dtoa_r+0xa58>
 800cd58:	d1e1      	bne.n	800cd1e <_dtoa_r+0xa16>
 800cd5a:	f018 0f01 	tst.w	r8, #1
 800cd5e:	d0de      	beq.n	800cd1e <_dtoa_r+0xa16>
 800cd60:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cd64:	d1d8      	bne.n	800cd18 <_dtoa_r+0xa10>
 800cd66:	2339      	movs	r3, #57	@ 0x39
 800cd68:	9a02      	ldr	r2, [sp, #8]
 800cd6a:	7013      	strb	r3, [r2, #0]
 800cd6c:	4633      	mov	r3, r6
 800cd6e:	461e      	mov	r6, r3
 800cd70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cd74:	3b01      	subs	r3, #1
 800cd76:	2a39      	cmp	r2, #57	@ 0x39
 800cd78:	d052      	beq.n	800ce20 <_dtoa_r+0xb18>
 800cd7a:	3201      	adds	r2, #1
 800cd7c:	701a      	strb	r2, [r3, #0]
 800cd7e:	e60e      	b.n	800c99e <_dtoa_r+0x696>
 800cd80:	2a00      	cmp	r2, #0
 800cd82:	dd07      	ble.n	800cd94 <_dtoa_r+0xa8c>
 800cd84:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cd88:	d0ed      	beq.n	800cd66 <_dtoa_r+0xa5e>
 800cd8a:	9a02      	ldr	r2, [sp, #8]
 800cd8c:	f108 0301 	add.w	r3, r8, #1
 800cd90:	7013      	strb	r3, [r2, #0]
 800cd92:	e604      	b.n	800c99e <_dtoa_r+0x696>
 800cd94:	9b07      	ldr	r3, [sp, #28]
 800cd96:	9a07      	ldr	r2, [sp, #28]
 800cd98:	f803 8c01 	strb.w	r8, [r3, #-1]
 800cd9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d028      	beq.n	800cdf4 <_dtoa_r+0xaec>
 800cda2:	4649      	mov	r1, r9
 800cda4:	2300      	movs	r3, #0
 800cda6:	220a      	movs	r2, #10
 800cda8:	4658      	mov	r0, fp
 800cdaa:	f000 f9d5 	bl	800d158 <__multadd>
 800cdae:	42af      	cmp	r7, r5
 800cdb0:	4681      	mov	r9, r0
 800cdb2:	f04f 0300 	mov.w	r3, #0
 800cdb6:	f04f 020a 	mov.w	r2, #10
 800cdba:	4639      	mov	r1, r7
 800cdbc:	4658      	mov	r0, fp
 800cdbe:	d107      	bne.n	800cdd0 <_dtoa_r+0xac8>
 800cdc0:	f000 f9ca 	bl	800d158 <__multadd>
 800cdc4:	4607      	mov	r7, r0
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	9b07      	ldr	r3, [sp, #28]
 800cdca:	3301      	adds	r3, #1
 800cdcc:	9307      	str	r3, [sp, #28]
 800cdce:	e774      	b.n	800ccba <_dtoa_r+0x9b2>
 800cdd0:	f000 f9c2 	bl	800d158 <__multadd>
 800cdd4:	4629      	mov	r1, r5
 800cdd6:	4607      	mov	r7, r0
 800cdd8:	2300      	movs	r3, #0
 800cdda:	220a      	movs	r2, #10
 800cddc:	4658      	mov	r0, fp
 800cdde:	f000 f9bb 	bl	800d158 <__multadd>
 800cde2:	4605      	mov	r5, r0
 800cde4:	e7f0      	b.n	800cdc8 <_dtoa_r+0xac0>
 800cde6:	9b08      	ldr	r3, [sp, #32]
 800cde8:	2700      	movs	r7, #0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	bfcc      	ite	gt
 800cdee:	461e      	movgt	r6, r3
 800cdf0:	2601      	movle	r6, #1
 800cdf2:	4456      	add	r6, sl
 800cdf4:	4649      	mov	r1, r9
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	4658      	mov	r0, fp
 800cdfa:	f000 fb57 	bl	800d4ac <__lshift>
 800cdfe:	4621      	mov	r1, r4
 800ce00:	4681      	mov	r9, r0
 800ce02:	f000 fbbf 	bl	800d584 <__mcmp>
 800ce06:	2800      	cmp	r0, #0
 800ce08:	dcb0      	bgt.n	800cd6c <_dtoa_r+0xa64>
 800ce0a:	d102      	bne.n	800ce12 <_dtoa_r+0xb0a>
 800ce0c:	f018 0f01 	tst.w	r8, #1
 800ce10:	d1ac      	bne.n	800cd6c <_dtoa_r+0xa64>
 800ce12:	4633      	mov	r3, r6
 800ce14:	461e      	mov	r6, r3
 800ce16:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce1a:	2a30      	cmp	r2, #48	@ 0x30
 800ce1c:	d0fa      	beq.n	800ce14 <_dtoa_r+0xb0c>
 800ce1e:	e5be      	b.n	800c99e <_dtoa_r+0x696>
 800ce20:	459a      	cmp	sl, r3
 800ce22:	d1a4      	bne.n	800cd6e <_dtoa_r+0xa66>
 800ce24:	9b04      	ldr	r3, [sp, #16]
 800ce26:	3301      	adds	r3, #1
 800ce28:	9304      	str	r3, [sp, #16]
 800ce2a:	2331      	movs	r3, #49	@ 0x31
 800ce2c:	f88a 3000 	strb.w	r3, [sl]
 800ce30:	e5b5      	b.n	800c99e <_dtoa_r+0x696>
 800ce32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ce34:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ce94 <_dtoa_r+0xb8c>
 800ce38:	b11b      	cbz	r3, 800ce42 <_dtoa_r+0xb3a>
 800ce3a:	f10a 0308 	add.w	r3, sl, #8
 800ce3e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ce40:	6013      	str	r3, [r2, #0]
 800ce42:	4650      	mov	r0, sl
 800ce44:	b017      	add	sp, #92	@ 0x5c
 800ce46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce4a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	f77f ae3d 	ble.w	800cacc <_dtoa_r+0x7c4>
 800ce52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce54:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce56:	2001      	movs	r0, #1
 800ce58:	e65b      	b.n	800cb12 <_dtoa_r+0x80a>
 800ce5a:	9b08      	ldr	r3, [sp, #32]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	f77f aed6 	ble.w	800cc0e <_dtoa_r+0x906>
 800ce62:	4656      	mov	r6, sl
 800ce64:	4621      	mov	r1, r4
 800ce66:	4648      	mov	r0, r9
 800ce68:	f7ff f9c5 	bl	800c1f6 <quorem>
 800ce6c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ce70:	9b08      	ldr	r3, [sp, #32]
 800ce72:	f806 8b01 	strb.w	r8, [r6], #1
 800ce76:	eba6 020a 	sub.w	r2, r6, sl
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	ddb3      	ble.n	800cde6 <_dtoa_r+0xade>
 800ce7e:	4649      	mov	r1, r9
 800ce80:	2300      	movs	r3, #0
 800ce82:	220a      	movs	r2, #10
 800ce84:	4658      	mov	r0, fp
 800ce86:	f000 f967 	bl	800d158 <__multadd>
 800ce8a:	4681      	mov	r9, r0
 800ce8c:	e7ea      	b.n	800ce64 <_dtoa_r+0xb5c>
 800ce8e:	bf00      	nop
 800ce90:	0800e9b8 	.word	0x0800e9b8
 800ce94:	0800e93c 	.word	0x0800e93c

0800ce98 <_free_r>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	4605      	mov	r5, r0
 800ce9c:	2900      	cmp	r1, #0
 800ce9e:	d040      	beq.n	800cf22 <_free_r+0x8a>
 800cea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea4:	1f0c      	subs	r4, r1, #4
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	bfb8      	it	lt
 800ceaa:	18e4      	addlt	r4, r4, r3
 800ceac:	f000 f8e6 	bl	800d07c <__malloc_lock>
 800ceb0:	4a1c      	ldr	r2, [pc, #112]	@ (800cf24 <_free_r+0x8c>)
 800ceb2:	6813      	ldr	r3, [r2, #0]
 800ceb4:	b933      	cbnz	r3, 800cec4 <_free_r+0x2c>
 800ceb6:	6063      	str	r3, [r4, #4]
 800ceb8:	6014      	str	r4, [r2, #0]
 800ceba:	4628      	mov	r0, r5
 800cebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cec0:	f000 b8e2 	b.w	800d088 <__malloc_unlock>
 800cec4:	42a3      	cmp	r3, r4
 800cec6:	d908      	bls.n	800ceda <_free_r+0x42>
 800cec8:	6820      	ldr	r0, [r4, #0]
 800ceca:	1821      	adds	r1, r4, r0
 800cecc:	428b      	cmp	r3, r1
 800cece:	bf01      	itttt	eq
 800ced0:	6819      	ldreq	r1, [r3, #0]
 800ced2:	685b      	ldreq	r3, [r3, #4]
 800ced4:	1809      	addeq	r1, r1, r0
 800ced6:	6021      	streq	r1, [r4, #0]
 800ced8:	e7ed      	b.n	800ceb6 <_free_r+0x1e>
 800ceda:	461a      	mov	r2, r3
 800cedc:	685b      	ldr	r3, [r3, #4]
 800cede:	b10b      	cbz	r3, 800cee4 <_free_r+0x4c>
 800cee0:	42a3      	cmp	r3, r4
 800cee2:	d9fa      	bls.n	800ceda <_free_r+0x42>
 800cee4:	6811      	ldr	r1, [r2, #0]
 800cee6:	1850      	adds	r0, r2, r1
 800cee8:	42a0      	cmp	r0, r4
 800ceea:	d10b      	bne.n	800cf04 <_free_r+0x6c>
 800ceec:	6820      	ldr	r0, [r4, #0]
 800ceee:	4401      	add	r1, r0
 800cef0:	1850      	adds	r0, r2, r1
 800cef2:	4283      	cmp	r3, r0
 800cef4:	6011      	str	r1, [r2, #0]
 800cef6:	d1e0      	bne.n	800ceba <_free_r+0x22>
 800cef8:	6818      	ldr	r0, [r3, #0]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	4408      	add	r0, r1
 800cefe:	6010      	str	r0, [r2, #0]
 800cf00:	6053      	str	r3, [r2, #4]
 800cf02:	e7da      	b.n	800ceba <_free_r+0x22>
 800cf04:	d902      	bls.n	800cf0c <_free_r+0x74>
 800cf06:	230c      	movs	r3, #12
 800cf08:	602b      	str	r3, [r5, #0]
 800cf0a:	e7d6      	b.n	800ceba <_free_r+0x22>
 800cf0c:	6820      	ldr	r0, [r4, #0]
 800cf0e:	1821      	adds	r1, r4, r0
 800cf10:	428b      	cmp	r3, r1
 800cf12:	bf01      	itttt	eq
 800cf14:	6819      	ldreq	r1, [r3, #0]
 800cf16:	685b      	ldreq	r3, [r3, #4]
 800cf18:	1809      	addeq	r1, r1, r0
 800cf1a:	6021      	streq	r1, [r4, #0]
 800cf1c:	6063      	str	r3, [r4, #4]
 800cf1e:	6054      	str	r4, [r2, #4]
 800cf20:	e7cb      	b.n	800ceba <_free_r+0x22>
 800cf22:	bd38      	pop	{r3, r4, r5, pc}
 800cf24:	2000295c 	.word	0x2000295c

0800cf28 <malloc>:
 800cf28:	4b02      	ldr	r3, [pc, #8]	@ (800cf34 <malloc+0xc>)
 800cf2a:	4601      	mov	r1, r0
 800cf2c:	6818      	ldr	r0, [r3, #0]
 800cf2e:	f000 b825 	b.w	800cf7c <_malloc_r>
 800cf32:	bf00      	nop
 800cf34:	20000030 	.word	0x20000030

0800cf38 <sbrk_aligned>:
 800cf38:	b570      	push	{r4, r5, r6, lr}
 800cf3a:	4e0f      	ldr	r6, [pc, #60]	@ (800cf78 <sbrk_aligned+0x40>)
 800cf3c:	460c      	mov	r4, r1
 800cf3e:	6831      	ldr	r1, [r6, #0]
 800cf40:	4605      	mov	r5, r0
 800cf42:	b911      	cbnz	r1, 800cf4a <sbrk_aligned+0x12>
 800cf44:	f000 fe40 	bl	800dbc8 <_sbrk_r>
 800cf48:	6030      	str	r0, [r6, #0]
 800cf4a:	4621      	mov	r1, r4
 800cf4c:	4628      	mov	r0, r5
 800cf4e:	f000 fe3b 	bl	800dbc8 <_sbrk_r>
 800cf52:	1c43      	adds	r3, r0, #1
 800cf54:	d103      	bne.n	800cf5e <sbrk_aligned+0x26>
 800cf56:	f04f 34ff 	mov.w	r4, #4294967295
 800cf5a:	4620      	mov	r0, r4
 800cf5c:	bd70      	pop	{r4, r5, r6, pc}
 800cf5e:	1cc4      	adds	r4, r0, #3
 800cf60:	f024 0403 	bic.w	r4, r4, #3
 800cf64:	42a0      	cmp	r0, r4
 800cf66:	d0f8      	beq.n	800cf5a <sbrk_aligned+0x22>
 800cf68:	1a21      	subs	r1, r4, r0
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	f000 fe2c 	bl	800dbc8 <_sbrk_r>
 800cf70:	3001      	adds	r0, #1
 800cf72:	d1f2      	bne.n	800cf5a <sbrk_aligned+0x22>
 800cf74:	e7ef      	b.n	800cf56 <sbrk_aligned+0x1e>
 800cf76:	bf00      	nop
 800cf78:	20002958 	.word	0x20002958

0800cf7c <_malloc_r>:
 800cf7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf80:	1ccd      	adds	r5, r1, #3
 800cf82:	f025 0503 	bic.w	r5, r5, #3
 800cf86:	3508      	adds	r5, #8
 800cf88:	2d0c      	cmp	r5, #12
 800cf8a:	bf38      	it	cc
 800cf8c:	250c      	movcc	r5, #12
 800cf8e:	2d00      	cmp	r5, #0
 800cf90:	4606      	mov	r6, r0
 800cf92:	db01      	blt.n	800cf98 <_malloc_r+0x1c>
 800cf94:	42a9      	cmp	r1, r5
 800cf96:	d904      	bls.n	800cfa2 <_malloc_r+0x26>
 800cf98:	230c      	movs	r3, #12
 800cf9a:	6033      	str	r3, [r6, #0]
 800cf9c:	2000      	movs	r0, #0
 800cf9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d078 <_malloc_r+0xfc>
 800cfa6:	f000 f869 	bl	800d07c <__malloc_lock>
 800cfaa:	f8d8 3000 	ldr.w	r3, [r8]
 800cfae:	461c      	mov	r4, r3
 800cfb0:	bb44      	cbnz	r4, 800d004 <_malloc_r+0x88>
 800cfb2:	4629      	mov	r1, r5
 800cfb4:	4630      	mov	r0, r6
 800cfb6:	f7ff ffbf 	bl	800cf38 <sbrk_aligned>
 800cfba:	1c43      	adds	r3, r0, #1
 800cfbc:	4604      	mov	r4, r0
 800cfbe:	d158      	bne.n	800d072 <_malloc_r+0xf6>
 800cfc0:	f8d8 4000 	ldr.w	r4, [r8]
 800cfc4:	4627      	mov	r7, r4
 800cfc6:	2f00      	cmp	r7, #0
 800cfc8:	d143      	bne.n	800d052 <_malloc_r+0xd6>
 800cfca:	2c00      	cmp	r4, #0
 800cfcc:	d04b      	beq.n	800d066 <_malloc_r+0xea>
 800cfce:	6823      	ldr	r3, [r4, #0]
 800cfd0:	4639      	mov	r1, r7
 800cfd2:	4630      	mov	r0, r6
 800cfd4:	eb04 0903 	add.w	r9, r4, r3
 800cfd8:	f000 fdf6 	bl	800dbc8 <_sbrk_r>
 800cfdc:	4581      	cmp	r9, r0
 800cfde:	d142      	bne.n	800d066 <_malloc_r+0xea>
 800cfe0:	6821      	ldr	r1, [r4, #0]
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	1a6d      	subs	r5, r5, r1
 800cfe6:	4629      	mov	r1, r5
 800cfe8:	f7ff ffa6 	bl	800cf38 <sbrk_aligned>
 800cfec:	3001      	adds	r0, #1
 800cfee:	d03a      	beq.n	800d066 <_malloc_r+0xea>
 800cff0:	6823      	ldr	r3, [r4, #0]
 800cff2:	442b      	add	r3, r5
 800cff4:	6023      	str	r3, [r4, #0]
 800cff6:	f8d8 3000 	ldr.w	r3, [r8]
 800cffa:	685a      	ldr	r2, [r3, #4]
 800cffc:	bb62      	cbnz	r2, 800d058 <_malloc_r+0xdc>
 800cffe:	f8c8 7000 	str.w	r7, [r8]
 800d002:	e00f      	b.n	800d024 <_malloc_r+0xa8>
 800d004:	6822      	ldr	r2, [r4, #0]
 800d006:	1b52      	subs	r2, r2, r5
 800d008:	d420      	bmi.n	800d04c <_malloc_r+0xd0>
 800d00a:	2a0b      	cmp	r2, #11
 800d00c:	d917      	bls.n	800d03e <_malloc_r+0xc2>
 800d00e:	1961      	adds	r1, r4, r5
 800d010:	42a3      	cmp	r3, r4
 800d012:	6025      	str	r5, [r4, #0]
 800d014:	bf18      	it	ne
 800d016:	6059      	strne	r1, [r3, #4]
 800d018:	6863      	ldr	r3, [r4, #4]
 800d01a:	bf08      	it	eq
 800d01c:	f8c8 1000 	streq.w	r1, [r8]
 800d020:	5162      	str	r2, [r4, r5]
 800d022:	604b      	str	r3, [r1, #4]
 800d024:	4630      	mov	r0, r6
 800d026:	f000 f82f 	bl	800d088 <__malloc_unlock>
 800d02a:	f104 000b 	add.w	r0, r4, #11
 800d02e:	1d23      	adds	r3, r4, #4
 800d030:	f020 0007 	bic.w	r0, r0, #7
 800d034:	1ac2      	subs	r2, r0, r3
 800d036:	bf1c      	itt	ne
 800d038:	1a1b      	subne	r3, r3, r0
 800d03a:	50a3      	strne	r3, [r4, r2]
 800d03c:	e7af      	b.n	800cf9e <_malloc_r+0x22>
 800d03e:	6862      	ldr	r2, [r4, #4]
 800d040:	42a3      	cmp	r3, r4
 800d042:	bf0c      	ite	eq
 800d044:	f8c8 2000 	streq.w	r2, [r8]
 800d048:	605a      	strne	r2, [r3, #4]
 800d04a:	e7eb      	b.n	800d024 <_malloc_r+0xa8>
 800d04c:	4623      	mov	r3, r4
 800d04e:	6864      	ldr	r4, [r4, #4]
 800d050:	e7ae      	b.n	800cfb0 <_malloc_r+0x34>
 800d052:	463c      	mov	r4, r7
 800d054:	687f      	ldr	r7, [r7, #4]
 800d056:	e7b6      	b.n	800cfc6 <_malloc_r+0x4a>
 800d058:	461a      	mov	r2, r3
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	42a3      	cmp	r3, r4
 800d05e:	d1fb      	bne.n	800d058 <_malloc_r+0xdc>
 800d060:	2300      	movs	r3, #0
 800d062:	6053      	str	r3, [r2, #4]
 800d064:	e7de      	b.n	800d024 <_malloc_r+0xa8>
 800d066:	230c      	movs	r3, #12
 800d068:	4630      	mov	r0, r6
 800d06a:	6033      	str	r3, [r6, #0]
 800d06c:	f000 f80c 	bl	800d088 <__malloc_unlock>
 800d070:	e794      	b.n	800cf9c <_malloc_r+0x20>
 800d072:	6005      	str	r5, [r0, #0]
 800d074:	e7d6      	b.n	800d024 <_malloc_r+0xa8>
 800d076:	bf00      	nop
 800d078:	2000295c 	.word	0x2000295c

0800d07c <__malloc_lock>:
 800d07c:	4801      	ldr	r0, [pc, #4]	@ (800d084 <__malloc_lock+0x8>)
 800d07e:	f7ff b8aa 	b.w	800c1d6 <__retarget_lock_acquire_recursive>
 800d082:	bf00      	nop
 800d084:	20002954 	.word	0x20002954

0800d088 <__malloc_unlock>:
 800d088:	4801      	ldr	r0, [pc, #4]	@ (800d090 <__malloc_unlock+0x8>)
 800d08a:	f7ff b8a5 	b.w	800c1d8 <__retarget_lock_release_recursive>
 800d08e:	bf00      	nop
 800d090:	20002954 	.word	0x20002954

0800d094 <_Balloc>:
 800d094:	b570      	push	{r4, r5, r6, lr}
 800d096:	69c6      	ldr	r6, [r0, #28]
 800d098:	4604      	mov	r4, r0
 800d09a:	460d      	mov	r5, r1
 800d09c:	b976      	cbnz	r6, 800d0bc <_Balloc+0x28>
 800d09e:	2010      	movs	r0, #16
 800d0a0:	f7ff ff42 	bl	800cf28 <malloc>
 800d0a4:	4602      	mov	r2, r0
 800d0a6:	61e0      	str	r0, [r4, #28]
 800d0a8:	b920      	cbnz	r0, 800d0b4 <_Balloc+0x20>
 800d0aa:	216b      	movs	r1, #107	@ 0x6b
 800d0ac:	4b17      	ldr	r3, [pc, #92]	@ (800d10c <_Balloc+0x78>)
 800d0ae:	4818      	ldr	r0, [pc, #96]	@ (800d110 <_Balloc+0x7c>)
 800d0b0:	f000 fda8 	bl	800dc04 <__assert_func>
 800d0b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0b8:	6006      	str	r6, [r0, #0]
 800d0ba:	60c6      	str	r6, [r0, #12]
 800d0bc:	69e6      	ldr	r6, [r4, #28]
 800d0be:	68f3      	ldr	r3, [r6, #12]
 800d0c0:	b183      	cbz	r3, 800d0e4 <_Balloc+0x50>
 800d0c2:	69e3      	ldr	r3, [r4, #28]
 800d0c4:	68db      	ldr	r3, [r3, #12]
 800d0c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d0ca:	b9b8      	cbnz	r0, 800d0fc <_Balloc+0x68>
 800d0cc:	2101      	movs	r1, #1
 800d0ce:	fa01 f605 	lsl.w	r6, r1, r5
 800d0d2:	1d72      	adds	r2, r6, #5
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	0092      	lsls	r2, r2, #2
 800d0d8:	f000 fdb2 	bl	800dc40 <_calloc_r>
 800d0dc:	b160      	cbz	r0, 800d0f8 <_Balloc+0x64>
 800d0de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d0e2:	e00e      	b.n	800d102 <_Balloc+0x6e>
 800d0e4:	2221      	movs	r2, #33	@ 0x21
 800d0e6:	2104      	movs	r1, #4
 800d0e8:	4620      	mov	r0, r4
 800d0ea:	f000 fda9 	bl	800dc40 <_calloc_r>
 800d0ee:	69e3      	ldr	r3, [r4, #28]
 800d0f0:	60f0      	str	r0, [r6, #12]
 800d0f2:	68db      	ldr	r3, [r3, #12]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d1e4      	bne.n	800d0c2 <_Balloc+0x2e>
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	bd70      	pop	{r4, r5, r6, pc}
 800d0fc:	6802      	ldr	r2, [r0, #0]
 800d0fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d102:	2300      	movs	r3, #0
 800d104:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d108:	e7f7      	b.n	800d0fa <_Balloc+0x66>
 800d10a:	bf00      	nop
 800d10c:	0800e949 	.word	0x0800e949
 800d110:	0800e9c9 	.word	0x0800e9c9

0800d114 <_Bfree>:
 800d114:	b570      	push	{r4, r5, r6, lr}
 800d116:	69c6      	ldr	r6, [r0, #28]
 800d118:	4605      	mov	r5, r0
 800d11a:	460c      	mov	r4, r1
 800d11c:	b976      	cbnz	r6, 800d13c <_Bfree+0x28>
 800d11e:	2010      	movs	r0, #16
 800d120:	f7ff ff02 	bl	800cf28 <malloc>
 800d124:	4602      	mov	r2, r0
 800d126:	61e8      	str	r0, [r5, #28]
 800d128:	b920      	cbnz	r0, 800d134 <_Bfree+0x20>
 800d12a:	218f      	movs	r1, #143	@ 0x8f
 800d12c:	4b08      	ldr	r3, [pc, #32]	@ (800d150 <_Bfree+0x3c>)
 800d12e:	4809      	ldr	r0, [pc, #36]	@ (800d154 <_Bfree+0x40>)
 800d130:	f000 fd68 	bl	800dc04 <__assert_func>
 800d134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d138:	6006      	str	r6, [r0, #0]
 800d13a:	60c6      	str	r6, [r0, #12]
 800d13c:	b13c      	cbz	r4, 800d14e <_Bfree+0x3a>
 800d13e:	69eb      	ldr	r3, [r5, #28]
 800d140:	6862      	ldr	r2, [r4, #4]
 800d142:	68db      	ldr	r3, [r3, #12]
 800d144:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d148:	6021      	str	r1, [r4, #0]
 800d14a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d14e:	bd70      	pop	{r4, r5, r6, pc}
 800d150:	0800e949 	.word	0x0800e949
 800d154:	0800e9c9 	.word	0x0800e9c9

0800d158 <__multadd>:
 800d158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d15c:	4607      	mov	r7, r0
 800d15e:	460c      	mov	r4, r1
 800d160:	461e      	mov	r6, r3
 800d162:	2000      	movs	r0, #0
 800d164:	690d      	ldr	r5, [r1, #16]
 800d166:	f101 0c14 	add.w	ip, r1, #20
 800d16a:	f8dc 3000 	ldr.w	r3, [ip]
 800d16e:	3001      	adds	r0, #1
 800d170:	b299      	uxth	r1, r3
 800d172:	fb02 6101 	mla	r1, r2, r1, r6
 800d176:	0c1e      	lsrs	r6, r3, #16
 800d178:	0c0b      	lsrs	r3, r1, #16
 800d17a:	fb02 3306 	mla	r3, r2, r6, r3
 800d17e:	b289      	uxth	r1, r1
 800d180:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d184:	4285      	cmp	r5, r0
 800d186:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d18a:	f84c 1b04 	str.w	r1, [ip], #4
 800d18e:	dcec      	bgt.n	800d16a <__multadd+0x12>
 800d190:	b30e      	cbz	r6, 800d1d6 <__multadd+0x7e>
 800d192:	68a3      	ldr	r3, [r4, #8]
 800d194:	42ab      	cmp	r3, r5
 800d196:	dc19      	bgt.n	800d1cc <__multadd+0x74>
 800d198:	6861      	ldr	r1, [r4, #4]
 800d19a:	4638      	mov	r0, r7
 800d19c:	3101      	adds	r1, #1
 800d19e:	f7ff ff79 	bl	800d094 <_Balloc>
 800d1a2:	4680      	mov	r8, r0
 800d1a4:	b928      	cbnz	r0, 800d1b2 <__multadd+0x5a>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	21ba      	movs	r1, #186	@ 0xba
 800d1aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d1dc <__multadd+0x84>)
 800d1ac:	480c      	ldr	r0, [pc, #48]	@ (800d1e0 <__multadd+0x88>)
 800d1ae:	f000 fd29 	bl	800dc04 <__assert_func>
 800d1b2:	6922      	ldr	r2, [r4, #16]
 800d1b4:	f104 010c 	add.w	r1, r4, #12
 800d1b8:	3202      	adds	r2, #2
 800d1ba:	0092      	lsls	r2, r2, #2
 800d1bc:	300c      	adds	r0, #12
 800d1be:	f000 fd13 	bl	800dbe8 <memcpy>
 800d1c2:	4621      	mov	r1, r4
 800d1c4:	4638      	mov	r0, r7
 800d1c6:	f7ff ffa5 	bl	800d114 <_Bfree>
 800d1ca:	4644      	mov	r4, r8
 800d1cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d1d0:	3501      	adds	r5, #1
 800d1d2:	615e      	str	r6, [r3, #20]
 800d1d4:	6125      	str	r5, [r4, #16]
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1dc:	0800e9b8 	.word	0x0800e9b8
 800d1e0:	0800e9c9 	.word	0x0800e9c9

0800d1e4 <__hi0bits>:
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d1ea:	bf3a      	itte	cc
 800d1ec:	0403      	lslcc	r3, r0, #16
 800d1ee:	2010      	movcc	r0, #16
 800d1f0:	2000      	movcs	r0, #0
 800d1f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d1f6:	bf3c      	itt	cc
 800d1f8:	021b      	lslcc	r3, r3, #8
 800d1fa:	3008      	addcc	r0, #8
 800d1fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d200:	bf3c      	itt	cc
 800d202:	011b      	lslcc	r3, r3, #4
 800d204:	3004      	addcc	r0, #4
 800d206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d20a:	bf3c      	itt	cc
 800d20c:	009b      	lslcc	r3, r3, #2
 800d20e:	3002      	addcc	r0, #2
 800d210:	2b00      	cmp	r3, #0
 800d212:	db05      	blt.n	800d220 <__hi0bits+0x3c>
 800d214:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d218:	f100 0001 	add.w	r0, r0, #1
 800d21c:	bf08      	it	eq
 800d21e:	2020      	moveq	r0, #32
 800d220:	4770      	bx	lr

0800d222 <__lo0bits>:
 800d222:	6803      	ldr	r3, [r0, #0]
 800d224:	4602      	mov	r2, r0
 800d226:	f013 0007 	ands.w	r0, r3, #7
 800d22a:	d00b      	beq.n	800d244 <__lo0bits+0x22>
 800d22c:	07d9      	lsls	r1, r3, #31
 800d22e:	d421      	bmi.n	800d274 <__lo0bits+0x52>
 800d230:	0798      	lsls	r0, r3, #30
 800d232:	bf49      	itett	mi
 800d234:	085b      	lsrmi	r3, r3, #1
 800d236:	089b      	lsrpl	r3, r3, #2
 800d238:	2001      	movmi	r0, #1
 800d23a:	6013      	strmi	r3, [r2, #0]
 800d23c:	bf5c      	itt	pl
 800d23e:	2002      	movpl	r0, #2
 800d240:	6013      	strpl	r3, [r2, #0]
 800d242:	4770      	bx	lr
 800d244:	b299      	uxth	r1, r3
 800d246:	b909      	cbnz	r1, 800d24c <__lo0bits+0x2a>
 800d248:	2010      	movs	r0, #16
 800d24a:	0c1b      	lsrs	r3, r3, #16
 800d24c:	b2d9      	uxtb	r1, r3
 800d24e:	b909      	cbnz	r1, 800d254 <__lo0bits+0x32>
 800d250:	3008      	adds	r0, #8
 800d252:	0a1b      	lsrs	r3, r3, #8
 800d254:	0719      	lsls	r1, r3, #28
 800d256:	bf04      	itt	eq
 800d258:	091b      	lsreq	r3, r3, #4
 800d25a:	3004      	addeq	r0, #4
 800d25c:	0799      	lsls	r1, r3, #30
 800d25e:	bf04      	itt	eq
 800d260:	089b      	lsreq	r3, r3, #2
 800d262:	3002      	addeq	r0, #2
 800d264:	07d9      	lsls	r1, r3, #31
 800d266:	d403      	bmi.n	800d270 <__lo0bits+0x4e>
 800d268:	085b      	lsrs	r3, r3, #1
 800d26a:	f100 0001 	add.w	r0, r0, #1
 800d26e:	d003      	beq.n	800d278 <__lo0bits+0x56>
 800d270:	6013      	str	r3, [r2, #0]
 800d272:	4770      	bx	lr
 800d274:	2000      	movs	r0, #0
 800d276:	4770      	bx	lr
 800d278:	2020      	movs	r0, #32
 800d27a:	4770      	bx	lr

0800d27c <__i2b>:
 800d27c:	b510      	push	{r4, lr}
 800d27e:	460c      	mov	r4, r1
 800d280:	2101      	movs	r1, #1
 800d282:	f7ff ff07 	bl	800d094 <_Balloc>
 800d286:	4602      	mov	r2, r0
 800d288:	b928      	cbnz	r0, 800d296 <__i2b+0x1a>
 800d28a:	f240 1145 	movw	r1, #325	@ 0x145
 800d28e:	4b04      	ldr	r3, [pc, #16]	@ (800d2a0 <__i2b+0x24>)
 800d290:	4804      	ldr	r0, [pc, #16]	@ (800d2a4 <__i2b+0x28>)
 800d292:	f000 fcb7 	bl	800dc04 <__assert_func>
 800d296:	2301      	movs	r3, #1
 800d298:	6144      	str	r4, [r0, #20]
 800d29a:	6103      	str	r3, [r0, #16]
 800d29c:	bd10      	pop	{r4, pc}
 800d29e:	bf00      	nop
 800d2a0:	0800e9b8 	.word	0x0800e9b8
 800d2a4:	0800e9c9 	.word	0x0800e9c9

0800d2a8 <__multiply>:
 800d2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ac:	4614      	mov	r4, r2
 800d2ae:	690a      	ldr	r2, [r1, #16]
 800d2b0:	6923      	ldr	r3, [r4, #16]
 800d2b2:	460f      	mov	r7, r1
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	bfa2      	ittt	ge
 800d2b8:	4623      	movge	r3, r4
 800d2ba:	460c      	movge	r4, r1
 800d2bc:	461f      	movge	r7, r3
 800d2be:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d2c2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d2c6:	68a3      	ldr	r3, [r4, #8]
 800d2c8:	6861      	ldr	r1, [r4, #4]
 800d2ca:	eb0a 0609 	add.w	r6, sl, r9
 800d2ce:	42b3      	cmp	r3, r6
 800d2d0:	b085      	sub	sp, #20
 800d2d2:	bfb8      	it	lt
 800d2d4:	3101      	addlt	r1, #1
 800d2d6:	f7ff fedd 	bl	800d094 <_Balloc>
 800d2da:	b930      	cbnz	r0, 800d2ea <__multiply+0x42>
 800d2dc:	4602      	mov	r2, r0
 800d2de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d2e2:	4b43      	ldr	r3, [pc, #268]	@ (800d3f0 <__multiply+0x148>)
 800d2e4:	4843      	ldr	r0, [pc, #268]	@ (800d3f4 <__multiply+0x14c>)
 800d2e6:	f000 fc8d 	bl	800dc04 <__assert_func>
 800d2ea:	f100 0514 	add.w	r5, r0, #20
 800d2ee:	462b      	mov	r3, r5
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d2f6:	4543      	cmp	r3, r8
 800d2f8:	d321      	bcc.n	800d33e <__multiply+0x96>
 800d2fa:	f107 0114 	add.w	r1, r7, #20
 800d2fe:	f104 0214 	add.w	r2, r4, #20
 800d302:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d306:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d30a:	9302      	str	r3, [sp, #8]
 800d30c:	1b13      	subs	r3, r2, r4
 800d30e:	3b15      	subs	r3, #21
 800d310:	f023 0303 	bic.w	r3, r3, #3
 800d314:	3304      	adds	r3, #4
 800d316:	f104 0715 	add.w	r7, r4, #21
 800d31a:	42ba      	cmp	r2, r7
 800d31c:	bf38      	it	cc
 800d31e:	2304      	movcc	r3, #4
 800d320:	9301      	str	r3, [sp, #4]
 800d322:	9b02      	ldr	r3, [sp, #8]
 800d324:	9103      	str	r1, [sp, #12]
 800d326:	428b      	cmp	r3, r1
 800d328:	d80c      	bhi.n	800d344 <__multiply+0x9c>
 800d32a:	2e00      	cmp	r6, #0
 800d32c:	dd03      	ble.n	800d336 <__multiply+0x8e>
 800d32e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d332:	2b00      	cmp	r3, #0
 800d334:	d05a      	beq.n	800d3ec <__multiply+0x144>
 800d336:	6106      	str	r6, [r0, #16]
 800d338:	b005      	add	sp, #20
 800d33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d33e:	f843 2b04 	str.w	r2, [r3], #4
 800d342:	e7d8      	b.n	800d2f6 <__multiply+0x4e>
 800d344:	f8b1 a000 	ldrh.w	sl, [r1]
 800d348:	f1ba 0f00 	cmp.w	sl, #0
 800d34c:	d023      	beq.n	800d396 <__multiply+0xee>
 800d34e:	46a9      	mov	r9, r5
 800d350:	f04f 0c00 	mov.w	ip, #0
 800d354:	f104 0e14 	add.w	lr, r4, #20
 800d358:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d35c:	f8d9 3000 	ldr.w	r3, [r9]
 800d360:	fa1f fb87 	uxth.w	fp, r7
 800d364:	b29b      	uxth	r3, r3
 800d366:	fb0a 330b 	mla	r3, sl, fp, r3
 800d36a:	4463      	add	r3, ip
 800d36c:	f8d9 c000 	ldr.w	ip, [r9]
 800d370:	0c3f      	lsrs	r7, r7, #16
 800d372:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d376:	fb0a c707 	mla	r7, sl, r7, ip
 800d37a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d37e:	b29b      	uxth	r3, r3
 800d380:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d384:	4572      	cmp	r2, lr
 800d386:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d38a:	f849 3b04 	str.w	r3, [r9], #4
 800d38e:	d8e3      	bhi.n	800d358 <__multiply+0xb0>
 800d390:	9b01      	ldr	r3, [sp, #4]
 800d392:	f845 c003 	str.w	ip, [r5, r3]
 800d396:	9b03      	ldr	r3, [sp, #12]
 800d398:	3104      	adds	r1, #4
 800d39a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d39e:	f1b9 0f00 	cmp.w	r9, #0
 800d3a2:	d021      	beq.n	800d3e8 <__multiply+0x140>
 800d3a4:	46ae      	mov	lr, r5
 800d3a6:	f04f 0a00 	mov.w	sl, #0
 800d3aa:	682b      	ldr	r3, [r5, #0]
 800d3ac:	f104 0c14 	add.w	ip, r4, #20
 800d3b0:	f8bc b000 	ldrh.w	fp, [ip]
 800d3b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d3b8:	b29b      	uxth	r3, r3
 800d3ba:	fb09 770b 	mla	r7, r9, fp, r7
 800d3be:	4457      	add	r7, sl
 800d3c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d3c4:	f84e 3b04 	str.w	r3, [lr], #4
 800d3c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d3cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d3d0:	f8be 3000 	ldrh.w	r3, [lr]
 800d3d4:	4562      	cmp	r2, ip
 800d3d6:	fb09 330a 	mla	r3, r9, sl, r3
 800d3da:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d3de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d3e2:	d8e5      	bhi.n	800d3b0 <__multiply+0x108>
 800d3e4:	9f01      	ldr	r7, [sp, #4]
 800d3e6:	51eb      	str	r3, [r5, r7]
 800d3e8:	3504      	adds	r5, #4
 800d3ea:	e79a      	b.n	800d322 <__multiply+0x7a>
 800d3ec:	3e01      	subs	r6, #1
 800d3ee:	e79c      	b.n	800d32a <__multiply+0x82>
 800d3f0:	0800e9b8 	.word	0x0800e9b8
 800d3f4:	0800e9c9 	.word	0x0800e9c9

0800d3f8 <__pow5mult>:
 800d3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3fc:	4615      	mov	r5, r2
 800d3fe:	f012 0203 	ands.w	r2, r2, #3
 800d402:	4607      	mov	r7, r0
 800d404:	460e      	mov	r6, r1
 800d406:	d007      	beq.n	800d418 <__pow5mult+0x20>
 800d408:	4c25      	ldr	r4, [pc, #148]	@ (800d4a0 <__pow5mult+0xa8>)
 800d40a:	3a01      	subs	r2, #1
 800d40c:	2300      	movs	r3, #0
 800d40e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d412:	f7ff fea1 	bl	800d158 <__multadd>
 800d416:	4606      	mov	r6, r0
 800d418:	10ad      	asrs	r5, r5, #2
 800d41a:	d03d      	beq.n	800d498 <__pow5mult+0xa0>
 800d41c:	69fc      	ldr	r4, [r7, #28]
 800d41e:	b97c      	cbnz	r4, 800d440 <__pow5mult+0x48>
 800d420:	2010      	movs	r0, #16
 800d422:	f7ff fd81 	bl	800cf28 <malloc>
 800d426:	4602      	mov	r2, r0
 800d428:	61f8      	str	r0, [r7, #28]
 800d42a:	b928      	cbnz	r0, 800d438 <__pow5mult+0x40>
 800d42c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d430:	4b1c      	ldr	r3, [pc, #112]	@ (800d4a4 <__pow5mult+0xac>)
 800d432:	481d      	ldr	r0, [pc, #116]	@ (800d4a8 <__pow5mult+0xb0>)
 800d434:	f000 fbe6 	bl	800dc04 <__assert_func>
 800d438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d43c:	6004      	str	r4, [r0, #0]
 800d43e:	60c4      	str	r4, [r0, #12]
 800d440:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d448:	b94c      	cbnz	r4, 800d45e <__pow5mult+0x66>
 800d44a:	f240 2171 	movw	r1, #625	@ 0x271
 800d44e:	4638      	mov	r0, r7
 800d450:	f7ff ff14 	bl	800d27c <__i2b>
 800d454:	2300      	movs	r3, #0
 800d456:	4604      	mov	r4, r0
 800d458:	f8c8 0008 	str.w	r0, [r8, #8]
 800d45c:	6003      	str	r3, [r0, #0]
 800d45e:	f04f 0900 	mov.w	r9, #0
 800d462:	07eb      	lsls	r3, r5, #31
 800d464:	d50a      	bpl.n	800d47c <__pow5mult+0x84>
 800d466:	4631      	mov	r1, r6
 800d468:	4622      	mov	r2, r4
 800d46a:	4638      	mov	r0, r7
 800d46c:	f7ff ff1c 	bl	800d2a8 <__multiply>
 800d470:	4680      	mov	r8, r0
 800d472:	4631      	mov	r1, r6
 800d474:	4638      	mov	r0, r7
 800d476:	f7ff fe4d 	bl	800d114 <_Bfree>
 800d47a:	4646      	mov	r6, r8
 800d47c:	106d      	asrs	r5, r5, #1
 800d47e:	d00b      	beq.n	800d498 <__pow5mult+0xa0>
 800d480:	6820      	ldr	r0, [r4, #0]
 800d482:	b938      	cbnz	r0, 800d494 <__pow5mult+0x9c>
 800d484:	4622      	mov	r2, r4
 800d486:	4621      	mov	r1, r4
 800d488:	4638      	mov	r0, r7
 800d48a:	f7ff ff0d 	bl	800d2a8 <__multiply>
 800d48e:	6020      	str	r0, [r4, #0]
 800d490:	f8c0 9000 	str.w	r9, [r0]
 800d494:	4604      	mov	r4, r0
 800d496:	e7e4      	b.n	800d462 <__pow5mult+0x6a>
 800d498:	4630      	mov	r0, r6
 800d49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d49e:	bf00      	nop
 800d4a0:	0800ea24 	.word	0x0800ea24
 800d4a4:	0800e949 	.word	0x0800e949
 800d4a8:	0800e9c9 	.word	0x0800e9c9

0800d4ac <__lshift>:
 800d4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4b0:	460c      	mov	r4, r1
 800d4b2:	4607      	mov	r7, r0
 800d4b4:	4691      	mov	r9, r2
 800d4b6:	6923      	ldr	r3, [r4, #16]
 800d4b8:	6849      	ldr	r1, [r1, #4]
 800d4ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4be:	68a3      	ldr	r3, [r4, #8]
 800d4c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4c4:	f108 0601 	add.w	r6, r8, #1
 800d4c8:	42b3      	cmp	r3, r6
 800d4ca:	db0b      	blt.n	800d4e4 <__lshift+0x38>
 800d4cc:	4638      	mov	r0, r7
 800d4ce:	f7ff fde1 	bl	800d094 <_Balloc>
 800d4d2:	4605      	mov	r5, r0
 800d4d4:	b948      	cbnz	r0, 800d4ea <__lshift+0x3e>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d4dc:	4b27      	ldr	r3, [pc, #156]	@ (800d57c <__lshift+0xd0>)
 800d4de:	4828      	ldr	r0, [pc, #160]	@ (800d580 <__lshift+0xd4>)
 800d4e0:	f000 fb90 	bl	800dc04 <__assert_func>
 800d4e4:	3101      	adds	r1, #1
 800d4e6:	005b      	lsls	r3, r3, #1
 800d4e8:	e7ee      	b.n	800d4c8 <__lshift+0x1c>
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	f100 0114 	add.w	r1, r0, #20
 800d4f0:	f100 0210 	add.w	r2, r0, #16
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	4553      	cmp	r3, sl
 800d4f8:	db33      	blt.n	800d562 <__lshift+0xb6>
 800d4fa:	6920      	ldr	r0, [r4, #16]
 800d4fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d500:	f104 0314 	add.w	r3, r4, #20
 800d504:	f019 091f 	ands.w	r9, r9, #31
 800d508:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d50c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d510:	d02b      	beq.n	800d56a <__lshift+0xbe>
 800d512:	468a      	mov	sl, r1
 800d514:	2200      	movs	r2, #0
 800d516:	f1c9 0e20 	rsb	lr, r9, #32
 800d51a:	6818      	ldr	r0, [r3, #0]
 800d51c:	fa00 f009 	lsl.w	r0, r0, r9
 800d520:	4310      	orrs	r0, r2
 800d522:	f84a 0b04 	str.w	r0, [sl], #4
 800d526:	f853 2b04 	ldr.w	r2, [r3], #4
 800d52a:	459c      	cmp	ip, r3
 800d52c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d530:	d8f3      	bhi.n	800d51a <__lshift+0x6e>
 800d532:	ebac 0304 	sub.w	r3, ip, r4
 800d536:	3b15      	subs	r3, #21
 800d538:	f023 0303 	bic.w	r3, r3, #3
 800d53c:	3304      	adds	r3, #4
 800d53e:	f104 0015 	add.w	r0, r4, #21
 800d542:	4584      	cmp	ip, r0
 800d544:	bf38      	it	cc
 800d546:	2304      	movcc	r3, #4
 800d548:	50ca      	str	r2, [r1, r3]
 800d54a:	b10a      	cbz	r2, 800d550 <__lshift+0xa4>
 800d54c:	f108 0602 	add.w	r6, r8, #2
 800d550:	3e01      	subs	r6, #1
 800d552:	4638      	mov	r0, r7
 800d554:	4621      	mov	r1, r4
 800d556:	612e      	str	r6, [r5, #16]
 800d558:	f7ff fddc 	bl	800d114 <_Bfree>
 800d55c:	4628      	mov	r0, r5
 800d55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d562:	f842 0f04 	str.w	r0, [r2, #4]!
 800d566:	3301      	adds	r3, #1
 800d568:	e7c5      	b.n	800d4f6 <__lshift+0x4a>
 800d56a:	3904      	subs	r1, #4
 800d56c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d570:	459c      	cmp	ip, r3
 800d572:	f841 2f04 	str.w	r2, [r1, #4]!
 800d576:	d8f9      	bhi.n	800d56c <__lshift+0xc0>
 800d578:	e7ea      	b.n	800d550 <__lshift+0xa4>
 800d57a:	bf00      	nop
 800d57c:	0800e9b8 	.word	0x0800e9b8
 800d580:	0800e9c9 	.word	0x0800e9c9

0800d584 <__mcmp>:
 800d584:	4603      	mov	r3, r0
 800d586:	690a      	ldr	r2, [r1, #16]
 800d588:	6900      	ldr	r0, [r0, #16]
 800d58a:	b530      	push	{r4, r5, lr}
 800d58c:	1a80      	subs	r0, r0, r2
 800d58e:	d10e      	bne.n	800d5ae <__mcmp+0x2a>
 800d590:	3314      	adds	r3, #20
 800d592:	3114      	adds	r1, #20
 800d594:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d598:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d59c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d5a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d5a4:	4295      	cmp	r5, r2
 800d5a6:	d003      	beq.n	800d5b0 <__mcmp+0x2c>
 800d5a8:	d205      	bcs.n	800d5b6 <__mcmp+0x32>
 800d5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ae:	bd30      	pop	{r4, r5, pc}
 800d5b0:	42a3      	cmp	r3, r4
 800d5b2:	d3f3      	bcc.n	800d59c <__mcmp+0x18>
 800d5b4:	e7fb      	b.n	800d5ae <__mcmp+0x2a>
 800d5b6:	2001      	movs	r0, #1
 800d5b8:	e7f9      	b.n	800d5ae <__mcmp+0x2a>
	...

0800d5bc <__mdiff>:
 800d5bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c0:	4689      	mov	r9, r1
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	4611      	mov	r1, r2
 800d5c6:	4648      	mov	r0, r9
 800d5c8:	4614      	mov	r4, r2
 800d5ca:	f7ff ffdb 	bl	800d584 <__mcmp>
 800d5ce:	1e05      	subs	r5, r0, #0
 800d5d0:	d112      	bne.n	800d5f8 <__mdiff+0x3c>
 800d5d2:	4629      	mov	r1, r5
 800d5d4:	4630      	mov	r0, r6
 800d5d6:	f7ff fd5d 	bl	800d094 <_Balloc>
 800d5da:	4602      	mov	r2, r0
 800d5dc:	b928      	cbnz	r0, 800d5ea <__mdiff+0x2e>
 800d5de:	f240 2137 	movw	r1, #567	@ 0x237
 800d5e2:	4b3e      	ldr	r3, [pc, #248]	@ (800d6dc <__mdiff+0x120>)
 800d5e4:	483e      	ldr	r0, [pc, #248]	@ (800d6e0 <__mdiff+0x124>)
 800d5e6:	f000 fb0d 	bl	800dc04 <__assert_func>
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d5f0:	4610      	mov	r0, r2
 800d5f2:	b003      	add	sp, #12
 800d5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5f8:	bfbc      	itt	lt
 800d5fa:	464b      	movlt	r3, r9
 800d5fc:	46a1      	movlt	r9, r4
 800d5fe:	4630      	mov	r0, r6
 800d600:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d604:	bfba      	itte	lt
 800d606:	461c      	movlt	r4, r3
 800d608:	2501      	movlt	r5, #1
 800d60a:	2500      	movge	r5, #0
 800d60c:	f7ff fd42 	bl	800d094 <_Balloc>
 800d610:	4602      	mov	r2, r0
 800d612:	b918      	cbnz	r0, 800d61c <__mdiff+0x60>
 800d614:	f240 2145 	movw	r1, #581	@ 0x245
 800d618:	4b30      	ldr	r3, [pc, #192]	@ (800d6dc <__mdiff+0x120>)
 800d61a:	e7e3      	b.n	800d5e4 <__mdiff+0x28>
 800d61c:	f100 0b14 	add.w	fp, r0, #20
 800d620:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d624:	f109 0310 	add.w	r3, r9, #16
 800d628:	60c5      	str	r5, [r0, #12]
 800d62a:	f04f 0c00 	mov.w	ip, #0
 800d62e:	f109 0514 	add.w	r5, r9, #20
 800d632:	46d9      	mov	r9, fp
 800d634:	6926      	ldr	r6, [r4, #16]
 800d636:	f104 0e14 	add.w	lr, r4, #20
 800d63a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d63e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d642:	9301      	str	r3, [sp, #4]
 800d644:	9b01      	ldr	r3, [sp, #4]
 800d646:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d64a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d64e:	b281      	uxth	r1, r0
 800d650:	9301      	str	r3, [sp, #4]
 800d652:	fa1f f38a 	uxth.w	r3, sl
 800d656:	1a5b      	subs	r3, r3, r1
 800d658:	0c00      	lsrs	r0, r0, #16
 800d65a:	4463      	add	r3, ip
 800d65c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d660:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d664:	b29b      	uxth	r3, r3
 800d666:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d66a:	4576      	cmp	r6, lr
 800d66c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d670:	f849 3b04 	str.w	r3, [r9], #4
 800d674:	d8e6      	bhi.n	800d644 <__mdiff+0x88>
 800d676:	1b33      	subs	r3, r6, r4
 800d678:	3b15      	subs	r3, #21
 800d67a:	f023 0303 	bic.w	r3, r3, #3
 800d67e:	3415      	adds	r4, #21
 800d680:	3304      	adds	r3, #4
 800d682:	42a6      	cmp	r6, r4
 800d684:	bf38      	it	cc
 800d686:	2304      	movcc	r3, #4
 800d688:	441d      	add	r5, r3
 800d68a:	445b      	add	r3, fp
 800d68c:	461e      	mov	r6, r3
 800d68e:	462c      	mov	r4, r5
 800d690:	4544      	cmp	r4, r8
 800d692:	d30e      	bcc.n	800d6b2 <__mdiff+0xf6>
 800d694:	f108 0103 	add.w	r1, r8, #3
 800d698:	1b49      	subs	r1, r1, r5
 800d69a:	f021 0103 	bic.w	r1, r1, #3
 800d69e:	3d03      	subs	r5, #3
 800d6a0:	45a8      	cmp	r8, r5
 800d6a2:	bf38      	it	cc
 800d6a4:	2100      	movcc	r1, #0
 800d6a6:	440b      	add	r3, r1
 800d6a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d6ac:	b199      	cbz	r1, 800d6d6 <__mdiff+0x11a>
 800d6ae:	6117      	str	r7, [r2, #16]
 800d6b0:	e79e      	b.n	800d5f0 <__mdiff+0x34>
 800d6b2:	46e6      	mov	lr, ip
 800d6b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d6b8:	fa1f fc81 	uxth.w	ip, r1
 800d6bc:	44f4      	add	ip, lr
 800d6be:	0c08      	lsrs	r0, r1, #16
 800d6c0:	4471      	add	r1, lr
 800d6c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d6c6:	b289      	uxth	r1, r1
 800d6c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d6cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d6d0:	f846 1b04 	str.w	r1, [r6], #4
 800d6d4:	e7dc      	b.n	800d690 <__mdiff+0xd4>
 800d6d6:	3f01      	subs	r7, #1
 800d6d8:	e7e6      	b.n	800d6a8 <__mdiff+0xec>
 800d6da:	bf00      	nop
 800d6dc:	0800e9b8 	.word	0x0800e9b8
 800d6e0:	0800e9c9 	.word	0x0800e9c9

0800d6e4 <__d2b>:
 800d6e4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d6e8:	2101      	movs	r1, #1
 800d6ea:	4690      	mov	r8, r2
 800d6ec:	4699      	mov	r9, r3
 800d6ee:	9e08      	ldr	r6, [sp, #32]
 800d6f0:	f7ff fcd0 	bl	800d094 <_Balloc>
 800d6f4:	4604      	mov	r4, r0
 800d6f6:	b930      	cbnz	r0, 800d706 <__d2b+0x22>
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	f240 310f 	movw	r1, #783	@ 0x30f
 800d6fe:	4b23      	ldr	r3, [pc, #140]	@ (800d78c <__d2b+0xa8>)
 800d700:	4823      	ldr	r0, [pc, #140]	@ (800d790 <__d2b+0xac>)
 800d702:	f000 fa7f 	bl	800dc04 <__assert_func>
 800d706:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d70a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d70e:	b10d      	cbz	r5, 800d714 <__d2b+0x30>
 800d710:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d714:	9301      	str	r3, [sp, #4]
 800d716:	f1b8 0300 	subs.w	r3, r8, #0
 800d71a:	d024      	beq.n	800d766 <__d2b+0x82>
 800d71c:	4668      	mov	r0, sp
 800d71e:	9300      	str	r3, [sp, #0]
 800d720:	f7ff fd7f 	bl	800d222 <__lo0bits>
 800d724:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d728:	b1d8      	cbz	r0, 800d762 <__d2b+0x7e>
 800d72a:	f1c0 0320 	rsb	r3, r0, #32
 800d72e:	fa02 f303 	lsl.w	r3, r2, r3
 800d732:	430b      	orrs	r3, r1
 800d734:	40c2      	lsrs	r2, r0
 800d736:	6163      	str	r3, [r4, #20]
 800d738:	9201      	str	r2, [sp, #4]
 800d73a:	9b01      	ldr	r3, [sp, #4]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	bf0c      	ite	eq
 800d740:	2201      	moveq	r2, #1
 800d742:	2202      	movne	r2, #2
 800d744:	61a3      	str	r3, [r4, #24]
 800d746:	6122      	str	r2, [r4, #16]
 800d748:	b1ad      	cbz	r5, 800d776 <__d2b+0x92>
 800d74a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d74e:	4405      	add	r5, r0
 800d750:	6035      	str	r5, [r6, #0]
 800d752:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d758:	6018      	str	r0, [r3, #0]
 800d75a:	4620      	mov	r0, r4
 800d75c:	b002      	add	sp, #8
 800d75e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d762:	6161      	str	r1, [r4, #20]
 800d764:	e7e9      	b.n	800d73a <__d2b+0x56>
 800d766:	a801      	add	r0, sp, #4
 800d768:	f7ff fd5b 	bl	800d222 <__lo0bits>
 800d76c:	9b01      	ldr	r3, [sp, #4]
 800d76e:	2201      	movs	r2, #1
 800d770:	6163      	str	r3, [r4, #20]
 800d772:	3020      	adds	r0, #32
 800d774:	e7e7      	b.n	800d746 <__d2b+0x62>
 800d776:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d77a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d77e:	6030      	str	r0, [r6, #0]
 800d780:	6918      	ldr	r0, [r3, #16]
 800d782:	f7ff fd2f 	bl	800d1e4 <__hi0bits>
 800d786:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d78a:	e7e4      	b.n	800d756 <__d2b+0x72>
 800d78c:	0800e9b8 	.word	0x0800e9b8
 800d790:	0800e9c9 	.word	0x0800e9c9

0800d794 <__ssputs_r>:
 800d794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d798:	461f      	mov	r7, r3
 800d79a:	688e      	ldr	r6, [r1, #8]
 800d79c:	4682      	mov	sl, r0
 800d79e:	42be      	cmp	r6, r7
 800d7a0:	460c      	mov	r4, r1
 800d7a2:	4690      	mov	r8, r2
 800d7a4:	680b      	ldr	r3, [r1, #0]
 800d7a6:	d82d      	bhi.n	800d804 <__ssputs_r+0x70>
 800d7a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d7b0:	d026      	beq.n	800d800 <__ssputs_r+0x6c>
 800d7b2:	6965      	ldr	r5, [r4, #20]
 800d7b4:	6909      	ldr	r1, [r1, #16]
 800d7b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d7ba:	eba3 0901 	sub.w	r9, r3, r1
 800d7be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d7c2:	1c7b      	adds	r3, r7, #1
 800d7c4:	444b      	add	r3, r9
 800d7c6:	106d      	asrs	r5, r5, #1
 800d7c8:	429d      	cmp	r5, r3
 800d7ca:	bf38      	it	cc
 800d7cc:	461d      	movcc	r5, r3
 800d7ce:	0553      	lsls	r3, r2, #21
 800d7d0:	d527      	bpl.n	800d822 <__ssputs_r+0x8e>
 800d7d2:	4629      	mov	r1, r5
 800d7d4:	f7ff fbd2 	bl	800cf7c <_malloc_r>
 800d7d8:	4606      	mov	r6, r0
 800d7da:	b360      	cbz	r0, 800d836 <__ssputs_r+0xa2>
 800d7dc:	464a      	mov	r2, r9
 800d7de:	6921      	ldr	r1, [r4, #16]
 800d7e0:	f000 fa02 	bl	800dbe8 <memcpy>
 800d7e4:	89a3      	ldrh	r3, [r4, #12]
 800d7e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ee:	81a3      	strh	r3, [r4, #12]
 800d7f0:	6126      	str	r6, [r4, #16]
 800d7f2:	444e      	add	r6, r9
 800d7f4:	6026      	str	r6, [r4, #0]
 800d7f6:	463e      	mov	r6, r7
 800d7f8:	6165      	str	r5, [r4, #20]
 800d7fa:	eba5 0509 	sub.w	r5, r5, r9
 800d7fe:	60a5      	str	r5, [r4, #8]
 800d800:	42be      	cmp	r6, r7
 800d802:	d900      	bls.n	800d806 <__ssputs_r+0x72>
 800d804:	463e      	mov	r6, r7
 800d806:	4632      	mov	r2, r6
 800d808:	4641      	mov	r1, r8
 800d80a:	6820      	ldr	r0, [r4, #0]
 800d80c:	f000 f9c2 	bl	800db94 <memmove>
 800d810:	2000      	movs	r0, #0
 800d812:	68a3      	ldr	r3, [r4, #8]
 800d814:	1b9b      	subs	r3, r3, r6
 800d816:	60a3      	str	r3, [r4, #8]
 800d818:	6823      	ldr	r3, [r4, #0]
 800d81a:	4433      	add	r3, r6
 800d81c:	6023      	str	r3, [r4, #0]
 800d81e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d822:	462a      	mov	r2, r5
 800d824:	f000 fa32 	bl	800dc8c <_realloc_r>
 800d828:	4606      	mov	r6, r0
 800d82a:	2800      	cmp	r0, #0
 800d82c:	d1e0      	bne.n	800d7f0 <__ssputs_r+0x5c>
 800d82e:	4650      	mov	r0, sl
 800d830:	6921      	ldr	r1, [r4, #16]
 800d832:	f7ff fb31 	bl	800ce98 <_free_r>
 800d836:	230c      	movs	r3, #12
 800d838:	f8ca 3000 	str.w	r3, [sl]
 800d83c:	89a3      	ldrh	r3, [r4, #12]
 800d83e:	f04f 30ff 	mov.w	r0, #4294967295
 800d842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d846:	81a3      	strh	r3, [r4, #12]
 800d848:	e7e9      	b.n	800d81e <__ssputs_r+0x8a>
	...

0800d84c <_svfiprintf_r>:
 800d84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d850:	4698      	mov	r8, r3
 800d852:	898b      	ldrh	r3, [r1, #12]
 800d854:	4607      	mov	r7, r0
 800d856:	061b      	lsls	r3, r3, #24
 800d858:	460d      	mov	r5, r1
 800d85a:	4614      	mov	r4, r2
 800d85c:	b09d      	sub	sp, #116	@ 0x74
 800d85e:	d510      	bpl.n	800d882 <_svfiprintf_r+0x36>
 800d860:	690b      	ldr	r3, [r1, #16]
 800d862:	b973      	cbnz	r3, 800d882 <_svfiprintf_r+0x36>
 800d864:	2140      	movs	r1, #64	@ 0x40
 800d866:	f7ff fb89 	bl	800cf7c <_malloc_r>
 800d86a:	6028      	str	r0, [r5, #0]
 800d86c:	6128      	str	r0, [r5, #16]
 800d86e:	b930      	cbnz	r0, 800d87e <_svfiprintf_r+0x32>
 800d870:	230c      	movs	r3, #12
 800d872:	603b      	str	r3, [r7, #0]
 800d874:	f04f 30ff 	mov.w	r0, #4294967295
 800d878:	b01d      	add	sp, #116	@ 0x74
 800d87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d87e:	2340      	movs	r3, #64	@ 0x40
 800d880:	616b      	str	r3, [r5, #20]
 800d882:	2300      	movs	r3, #0
 800d884:	9309      	str	r3, [sp, #36]	@ 0x24
 800d886:	2320      	movs	r3, #32
 800d888:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d88c:	2330      	movs	r3, #48	@ 0x30
 800d88e:	f04f 0901 	mov.w	r9, #1
 800d892:	f8cd 800c 	str.w	r8, [sp, #12]
 800d896:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800da30 <_svfiprintf_r+0x1e4>
 800d89a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d89e:	4623      	mov	r3, r4
 800d8a0:	469a      	mov	sl, r3
 800d8a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8a6:	b10a      	cbz	r2, 800d8ac <_svfiprintf_r+0x60>
 800d8a8:	2a25      	cmp	r2, #37	@ 0x25
 800d8aa:	d1f9      	bne.n	800d8a0 <_svfiprintf_r+0x54>
 800d8ac:	ebba 0b04 	subs.w	fp, sl, r4
 800d8b0:	d00b      	beq.n	800d8ca <_svfiprintf_r+0x7e>
 800d8b2:	465b      	mov	r3, fp
 800d8b4:	4622      	mov	r2, r4
 800d8b6:	4629      	mov	r1, r5
 800d8b8:	4638      	mov	r0, r7
 800d8ba:	f7ff ff6b 	bl	800d794 <__ssputs_r>
 800d8be:	3001      	adds	r0, #1
 800d8c0:	f000 80a7 	beq.w	800da12 <_svfiprintf_r+0x1c6>
 800d8c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8c6:	445a      	add	r2, fp
 800d8c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d8ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f000 809f 	beq.w	800da12 <_svfiprintf_r+0x1c6>
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d8da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8de:	f10a 0a01 	add.w	sl, sl, #1
 800d8e2:	9304      	str	r3, [sp, #16]
 800d8e4:	9307      	str	r3, [sp, #28]
 800d8e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8ec:	4654      	mov	r4, sl
 800d8ee:	2205      	movs	r2, #5
 800d8f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8f4:	484e      	ldr	r0, [pc, #312]	@ (800da30 <_svfiprintf_r+0x1e4>)
 800d8f6:	f7fe fc70 	bl	800c1da <memchr>
 800d8fa:	9a04      	ldr	r2, [sp, #16]
 800d8fc:	b9d8      	cbnz	r0, 800d936 <_svfiprintf_r+0xea>
 800d8fe:	06d0      	lsls	r0, r2, #27
 800d900:	bf44      	itt	mi
 800d902:	2320      	movmi	r3, #32
 800d904:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d908:	0711      	lsls	r1, r2, #28
 800d90a:	bf44      	itt	mi
 800d90c:	232b      	movmi	r3, #43	@ 0x2b
 800d90e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d912:	f89a 3000 	ldrb.w	r3, [sl]
 800d916:	2b2a      	cmp	r3, #42	@ 0x2a
 800d918:	d015      	beq.n	800d946 <_svfiprintf_r+0xfa>
 800d91a:	4654      	mov	r4, sl
 800d91c:	2000      	movs	r0, #0
 800d91e:	f04f 0c0a 	mov.w	ip, #10
 800d922:	9a07      	ldr	r2, [sp, #28]
 800d924:	4621      	mov	r1, r4
 800d926:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d92a:	3b30      	subs	r3, #48	@ 0x30
 800d92c:	2b09      	cmp	r3, #9
 800d92e:	d94b      	bls.n	800d9c8 <_svfiprintf_r+0x17c>
 800d930:	b1b0      	cbz	r0, 800d960 <_svfiprintf_r+0x114>
 800d932:	9207      	str	r2, [sp, #28]
 800d934:	e014      	b.n	800d960 <_svfiprintf_r+0x114>
 800d936:	eba0 0308 	sub.w	r3, r0, r8
 800d93a:	fa09 f303 	lsl.w	r3, r9, r3
 800d93e:	4313      	orrs	r3, r2
 800d940:	46a2      	mov	sl, r4
 800d942:	9304      	str	r3, [sp, #16]
 800d944:	e7d2      	b.n	800d8ec <_svfiprintf_r+0xa0>
 800d946:	9b03      	ldr	r3, [sp, #12]
 800d948:	1d19      	adds	r1, r3, #4
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	9103      	str	r1, [sp, #12]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	bfbb      	ittet	lt
 800d952:	425b      	neglt	r3, r3
 800d954:	f042 0202 	orrlt.w	r2, r2, #2
 800d958:	9307      	strge	r3, [sp, #28]
 800d95a:	9307      	strlt	r3, [sp, #28]
 800d95c:	bfb8      	it	lt
 800d95e:	9204      	strlt	r2, [sp, #16]
 800d960:	7823      	ldrb	r3, [r4, #0]
 800d962:	2b2e      	cmp	r3, #46	@ 0x2e
 800d964:	d10a      	bne.n	800d97c <_svfiprintf_r+0x130>
 800d966:	7863      	ldrb	r3, [r4, #1]
 800d968:	2b2a      	cmp	r3, #42	@ 0x2a
 800d96a:	d132      	bne.n	800d9d2 <_svfiprintf_r+0x186>
 800d96c:	9b03      	ldr	r3, [sp, #12]
 800d96e:	3402      	adds	r4, #2
 800d970:	1d1a      	adds	r2, r3, #4
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	9203      	str	r2, [sp, #12]
 800d976:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d97a:	9305      	str	r3, [sp, #20]
 800d97c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800da34 <_svfiprintf_r+0x1e8>
 800d980:	2203      	movs	r2, #3
 800d982:	4650      	mov	r0, sl
 800d984:	7821      	ldrb	r1, [r4, #0]
 800d986:	f7fe fc28 	bl	800c1da <memchr>
 800d98a:	b138      	cbz	r0, 800d99c <_svfiprintf_r+0x150>
 800d98c:	2240      	movs	r2, #64	@ 0x40
 800d98e:	9b04      	ldr	r3, [sp, #16]
 800d990:	eba0 000a 	sub.w	r0, r0, sl
 800d994:	4082      	lsls	r2, r0
 800d996:	4313      	orrs	r3, r2
 800d998:	3401      	adds	r4, #1
 800d99a:	9304      	str	r3, [sp, #16]
 800d99c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9a0:	2206      	movs	r2, #6
 800d9a2:	4825      	ldr	r0, [pc, #148]	@ (800da38 <_svfiprintf_r+0x1ec>)
 800d9a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d9a8:	f7fe fc17 	bl	800c1da <memchr>
 800d9ac:	2800      	cmp	r0, #0
 800d9ae:	d036      	beq.n	800da1e <_svfiprintf_r+0x1d2>
 800d9b0:	4b22      	ldr	r3, [pc, #136]	@ (800da3c <_svfiprintf_r+0x1f0>)
 800d9b2:	bb1b      	cbnz	r3, 800d9fc <_svfiprintf_r+0x1b0>
 800d9b4:	9b03      	ldr	r3, [sp, #12]
 800d9b6:	3307      	adds	r3, #7
 800d9b8:	f023 0307 	bic.w	r3, r3, #7
 800d9bc:	3308      	adds	r3, #8
 800d9be:	9303      	str	r3, [sp, #12]
 800d9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9c2:	4433      	add	r3, r6
 800d9c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9c6:	e76a      	b.n	800d89e <_svfiprintf_r+0x52>
 800d9c8:	460c      	mov	r4, r1
 800d9ca:	2001      	movs	r0, #1
 800d9cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9d0:	e7a8      	b.n	800d924 <_svfiprintf_r+0xd8>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	f04f 0c0a 	mov.w	ip, #10
 800d9d8:	4619      	mov	r1, r3
 800d9da:	3401      	adds	r4, #1
 800d9dc:	9305      	str	r3, [sp, #20]
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9e4:	3a30      	subs	r2, #48	@ 0x30
 800d9e6:	2a09      	cmp	r2, #9
 800d9e8:	d903      	bls.n	800d9f2 <_svfiprintf_r+0x1a6>
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d0c6      	beq.n	800d97c <_svfiprintf_r+0x130>
 800d9ee:	9105      	str	r1, [sp, #20]
 800d9f0:	e7c4      	b.n	800d97c <_svfiprintf_r+0x130>
 800d9f2:	4604      	mov	r4, r0
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9fa:	e7f0      	b.n	800d9de <_svfiprintf_r+0x192>
 800d9fc:	ab03      	add	r3, sp, #12
 800d9fe:	9300      	str	r3, [sp, #0]
 800da00:	462a      	mov	r2, r5
 800da02:	4638      	mov	r0, r7
 800da04:	4b0e      	ldr	r3, [pc, #56]	@ (800da40 <_svfiprintf_r+0x1f4>)
 800da06:	a904      	add	r1, sp, #16
 800da08:	f7fd fe84 	bl	800b714 <_printf_float>
 800da0c:	1c42      	adds	r2, r0, #1
 800da0e:	4606      	mov	r6, r0
 800da10:	d1d6      	bne.n	800d9c0 <_svfiprintf_r+0x174>
 800da12:	89ab      	ldrh	r3, [r5, #12]
 800da14:	065b      	lsls	r3, r3, #25
 800da16:	f53f af2d 	bmi.w	800d874 <_svfiprintf_r+0x28>
 800da1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800da1c:	e72c      	b.n	800d878 <_svfiprintf_r+0x2c>
 800da1e:	ab03      	add	r3, sp, #12
 800da20:	9300      	str	r3, [sp, #0]
 800da22:	462a      	mov	r2, r5
 800da24:	4638      	mov	r0, r7
 800da26:	4b06      	ldr	r3, [pc, #24]	@ (800da40 <_svfiprintf_r+0x1f4>)
 800da28:	a904      	add	r1, sp, #16
 800da2a:	f7fe f911 	bl	800bc50 <_printf_i>
 800da2e:	e7ed      	b.n	800da0c <_svfiprintf_r+0x1c0>
 800da30:	0800eb20 	.word	0x0800eb20
 800da34:	0800eb26 	.word	0x0800eb26
 800da38:	0800eb2a 	.word	0x0800eb2a
 800da3c:	0800b715 	.word	0x0800b715
 800da40:	0800d795 	.word	0x0800d795

0800da44 <__sflush_r>:
 800da44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da4a:	0716      	lsls	r6, r2, #28
 800da4c:	4605      	mov	r5, r0
 800da4e:	460c      	mov	r4, r1
 800da50:	d454      	bmi.n	800dafc <__sflush_r+0xb8>
 800da52:	684b      	ldr	r3, [r1, #4]
 800da54:	2b00      	cmp	r3, #0
 800da56:	dc02      	bgt.n	800da5e <__sflush_r+0x1a>
 800da58:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	dd48      	ble.n	800daf0 <__sflush_r+0xac>
 800da5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da60:	2e00      	cmp	r6, #0
 800da62:	d045      	beq.n	800daf0 <__sflush_r+0xac>
 800da64:	2300      	movs	r3, #0
 800da66:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da6a:	682f      	ldr	r7, [r5, #0]
 800da6c:	6a21      	ldr	r1, [r4, #32]
 800da6e:	602b      	str	r3, [r5, #0]
 800da70:	d030      	beq.n	800dad4 <__sflush_r+0x90>
 800da72:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da74:	89a3      	ldrh	r3, [r4, #12]
 800da76:	0759      	lsls	r1, r3, #29
 800da78:	d505      	bpl.n	800da86 <__sflush_r+0x42>
 800da7a:	6863      	ldr	r3, [r4, #4]
 800da7c:	1ad2      	subs	r2, r2, r3
 800da7e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da80:	b10b      	cbz	r3, 800da86 <__sflush_r+0x42>
 800da82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da84:	1ad2      	subs	r2, r2, r3
 800da86:	2300      	movs	r3, #0
 800da88:	4628      	mov	r0, r5
 800da8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da8c:	6a21      	ldr	r1, [r4, #32]
 800da8e:	47b0      	blx	r6
 800da90:	1c43      	adds	r3, r0, #1
 800da92:	89a3      	ldrh	r3, [r4, #12]
 800da94:	d106      	bne.n	800daa4 <__sflush_r+0x60>
 800da96:	6829      	ldr	r1, [r5, #0]
 800da98:	291d      	cmp	r1, #29
 800da9a:	d82b      	bhi.n	800daf4 <__sflush_r+0xb0>
 800da9c:	4a28      	ldr	r2, [pc, #160]	@ (800db40 <__sflush_r+0xfc>)
 800da9e:	410a      	asrs	r2, r1
 800daa0:	07d6      	lsls	r6, r2, #31
 800daa2:	d427      	bmi.n	800daf4 <__sflush_r+0xb0>
 800daa4:	2200      	movs	r2, #0
 800daa6:	6062      	str	r2, [r4, #4]
 800daa8:	6922      	ldr	r2, [r4, #16]
 800daaa:	04d9      	lsls	r1, r3, #19
 800daac:	6022      	str	r2, [r4, #0]
 800daae:	d504      	bpl.n	800daba <__sflush_r+0x76>
 800dab0:	1c42      	adds	r2, r0, #1
 800dab2:	d101      	bne.n	800dab8 <__sflush_r+0x74>
 800dab4:	682b      	ldr	r3, [r5, #0]
 800dab6:	b903      	cbnz	r3, 800daba <__sflush_r+0x76>
 800dab8:	6560      	str	r0, [r4, #84]	@ 0x54
 800daba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dabc:	602f      	str	r7, [r5, #0]
 800dabe:	b1b9      	cbz	r1, 800daf0 <__sflush_r+0xac>
 800dac0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dac4:	4299      	cmp	r1, r3
 800dac6:	d002      	beq.n	800dace <__sflush_r+0x8a>
 800dac8:	4628      	mov	r0, r5
 800daca:	f7ff f9e5 	bl	800ce98 <_free_r>
 800dace:	2300      	movs	r3, #0
 800dad0:	6363      	str	r3, [r4, #52]	@ 0x34
 800dad2:	e00d      	b.n	800daf0 <__sflush_r+0xac>
 800dad4:	2301      	movs	r3, #1
 800dad6:	4628      	mov	r0, r5
 800dad8:	47b0      	blx	r6
 800dada:	4602      	mov	r2, r0
 800dadc:	1c50      	adds	r0, r2, #1
 800dade:	d1c9      	bne.n	800da74 <__sflush_r+0x30>
 800dae0:	682b      	ldr	r3, [r5, #0]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d0c6      	beq.n	800da74 <__sflush_r+0x30>
 800dae6:	2b1d      	cmp	r3, #29
 800dae8:	d001      	beq.n	800daee <__sflush_r+0xaa>
 800daea:	2b16      	cmp	r3, #22
 800daec:	d11d      	bne.n	800db2a <__sflush_r+0xe6>
 800daee:	602f      	str	r7, [r5, #0]
 800daf0:	2000      	movs	r0, #0
 800daf2:	e021      	b.n	800db38 <__sflush_r+0xf4>
 800daf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daf8:	b21b      	sxth	r3, r3
 800dafa:	e01a      	b.n	800db32 <__sflush_r+0xee>
 800dafc:	690f      	ldr	r7, [r1, #16]
 800dafe:	2f00      	cmp	r7, #0
 800db00:	d0f6      	beq.n	800daf0 <__sflush_r+0xac>
 800db02:	0793      	lsls	r3, r2, #30
 800db04:	bf18      	it	ne
 800db06:	2300      	movne	r3, #0
 800db08:	680e      	ldr	r6, [r1, #0]
 800db0a:	bf08      	it	eq
 800db0c:	694b      	ldreq	r3, [r1, #20]
 800db0e:	1bf6      	subs	r6, r6, r7
 800db10:	600f      	str	r7, [r1, #0]
 800db12:	608b      	str	r3, [r1, #8]
 800db14:	2e00      	cmp	r6, #0
 800db16:	ddeb      	ble.n	800daf0 <__sflush_r+0xac>
 800db18:	4633      	mov	r3, r6
 800db1a:	463a      	mov	r2, r7
 800db1c:	4628      	mov	r0, r5
 800db1e:	6a21      	ldr	r1, [r4, #32]
 800db20:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800db24:	47e0      	blx	ip
 800db26:	2800      	cmp	r0, #0
 800db28:	dc07      	bgt.n	800db3a <__sflush_r+0xf6>
 800db2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db32:	f04f 30ff 	mov.w	r0, #4294967295
 800db36:	81a3      	strh	r3, [r4, #12]
 800db38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db3a:	4407      	add	r7, r0
 800db3c:	1a36      	subs	r6, r6, r0
 800db3e:	e7e9      	b.n	800db14 <__sflush_r+0xd0>
 800db40:	dfbffffe 	.word	0xdfbffffe

0800db44 <_fflush_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	690b      	ldr	r3, [r1, #16]
 800db48:	4605      	mov	r5, r0
 800db4a:	460c      	mov	r4, r1
 800db4c:	b913      	cbnz	r3, 800db54 <_fflush_r+0x10>
 800db4e:	2500      	movs	r5, #0
 800db50:	4628      	mov	r0, r5
 800db52:	bd38      	pop	{r3, r4, r5, pc}
 800db54:	b118      	cbz	r0, 800db5e <_fflush_r+0x1a>
 800db56:	6a03      	ldr	r3, [r0, #32]
 800db58:	b90b      	cbnz	r3, 800db5e <_fflush_r+0x1a>
 800db5a:	f7fe fa25 	bl	800bfa8 <__sinit>
 800db5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d0f3      	beq.n	800db4e <_fflush_r+0xa>
 800db66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db68:	07d0      	lsls	r0, r2, #31
 800db6a:	d404      	bmi.n	800db76 <_fflush_r+0x32>
 800db6c:	0599      	lsls	r1, r3, #22
 800db6e:	d402      	bmi.n	800db76 <_fflush_r+0x32>
 800db70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db72:	f7fe fb30 	bl	800c1d6 <__retarget_lock_acquire_recursive>
 800db76:	4628      	mov	r0, r5
 800db78:	4621      	mov	r1, r4
 800db7a:	f7ff ff63 	bl	800da44 <__sflush_r>
 800db7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db80:	4605      	mov	r5, r0
 800db82:	07da      	lsls	r2, r3, #31
 800db84:	d4e4      	bmi.n	800db50 <_fflush_r+0xc>
 800db86:	89a3      	ldrh	r3, [r4, #12]
 800db88:	059b      	lsls	r3, r3, #22
 800db8a:	d4e1      	bmi.n	800db50 <_fflush_r+0xc>
 800db8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db8e:	f7fe fb23 	bl	800c1d8 <__retarget_lock_release_recursive>
 800db92:	e7dd      	b.n	800db50 <_fflush_r+0xc>

0800db94 <memmove>:
 800db94:	4288      	cmp	r0, r1
 800db96:	b510      	push	{r4, lr}
 800db98:	eb01 0402 	add.w	r4, r1, r2
 800db9c:	d902      	bls.n	800dba4 <memmove+0x10>
 800db9e:	4284      	cmp	r4, r0
 800dba0:	4623      	mov	r3, r4
 800dba2:	d807      	bhi.n	800dbb4 <memmove+0x20>
 800dba4:	1e43      	subs	r3, r0, #1
 800dba6:	42a1      	cmp	r1, r4
 800dba8:	d008      	beq.n	800dbbc <memmove+0x28>
 800dbaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dbae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dbb2:	e7f8      	b.n	800dba6 <memmove+0x12>
 800dbb4:	4601      	mov	r1, r0
 800dbb6:	4402      	add	r2, r0
 800dbb8:	428a      	cmp	r2, r1
 800dbba:	d100      	bne.n	800dbbe <memmove+0x2a>
 800dbbc:	bd10      	pop	{r4, pc}
 800dbbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dbc6:	e7f7      	b.n	800dbb8 <memmove+0x24>

0800dbc8 <_sbrk_r>:
 800dbc8:	b538      	push	{r3, r4, r5, lr}
 800dbca:	2300      	movs	r3, #0
 800dbcc:	4d05      	ldr	r5, [pc, #20]	@ (800dbe4 <_sbrk_r+0x1c>)
 800dbce:	4604      	mov	r4, r0
 800dbd0:	4608      	mov	r0, r1
 800dbd2:	602b      	str	r3, [r5, #0]
 800dbd4:	f7f4 ffb0 	bl	8002b38 <_sbrk>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d102      	bne.n	800dbe2 <_sbrk_r+0x1a>
 800dbdc:	682b      	ldr	r3, [r5, #0]
 800dbde:	b103      	cbz	r3, 800dbe2 <_sbrk_r+0x1a>
 800dbe0:	6023      	str	r3, [r4, #0]
 800dbe2:	bd38      	pop	{r3, r4, r5, pc}
 800dbe4:	20002950 	.word	0x20002950

0800dbe8 <memcpy>:
 800dbe8:	440a      	add	r2, r1
 800dbea:	4291      	cmp	r1, r2
 800dbec:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbf0:	d100      	bne.n	800dbf4 <memcpy+0xc>
 800dbf2:	4770      	bx	lr
 800dbf4:	b510      	push	{r4, lr}
 800dbf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbfa:	4291      	cmp	r1, r2
 800dbfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc00:	d1f9      	bne.n	800dbf6 <memcpy+0xe>
 800dc02:	bd10      	pop	{r4, pc}

0800dc04 <__assert_func>:
 800dc04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc06:	4614      	mov	r4, r2
 800dc08:	461a      	mov	r2, r3
 800dc0a:	4b09      	ldr	r3, [pc, #36]	@ (800dc30 <__assert_func+0x2c>)
 800dc0c:	4605      	mov	r5, r0
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	68d8      	ldr	r0, [r3, #12]
 800dc12:	b954      	cbnz	r4, 800dc2a <__assert_func+0x26>
 800dc14:	4b07      	ldr	r3, [pc, #28]	@ (800dc34 <__assert_func+0x30>)
 800dc16:	461c      	mov	r4, r3
 800dc18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc1c:	9100      	str	r1, [sp, #0]
 800dc1e:	462b      	mov	r3, r5
 800dc20:	4905      	ldr	r1, [pc, #20]	@ (800dc38 <__assert_func+0x34>)
 800dc22:	f000 f86f 	bl	800dd04 <fiprintf>
 800dc26:	f000 f87f 	bl	800dd28 <abort>
 800dc2a:	4b04      	ldr	r3, [pc, #16]	@ (800dc3c <__assert_func+0x38>)
 800dc2c:	e7f4      	b.n	800dc18 <__assert_func+0x14>
 800dc2e:	bf00      	nop
 800dc30:	20000030 	.word	0x20000030
 800dc34:	0800eb76 	.word	0x0800eb76
 800dc38:	0800eb48 	.word	0x0800eb48
 800dc3c:	0800eb3b 	.word	0x0800eb3b

0800dc40 <_calloc_r>:
 800dc40:	b570      	push	{r4, r5, r6, lr}
 800dc42:	fba1 5402 	umull	r5, r4, r1, r2
 800dc46:	b93c      	cbnz	r4, 800dc58 <_calloc_r+0x18>
 800dc48:	4629      	mov	r1, r5
 800dc4a:	f7ff f997 	bl	800cf7c <_malloc_r>
 800dc4e:	4606      	mov	r6, r0
 800dc50:	b928      	cbnz	r0, 800dc5e <_calloc_r+0x1e>
 800dc52:	2600      	movs	r6, #0
 800dc54:	4630      	mov	r0, r6
 800dc56:	bd70      	pop	{r4, r5, r6, pc}
 800dc58:	220c      	movs	r2, #12
 800dc5a:	6002      	str	r2, [r0, #0]
 800dc5c:	e7f9      	b.n	800dc52 <_calloc_r+0x12>
 800dc5e:	462a      	mov	r2, r5
 800dc60:	4621      	mov	r1, r4
 800dc62:	f7fe fa3a 	bl	800c0da <memset>
 800dc66:	e7f5      	b.n	800dc54 <_calloc_r+0x14>

0800dc68 <__ascii_mbtowc>:
 800dc68:	b082      	sub	sp, #8
 800dc6a:	b901      	cbnz	r1, 800dc6e <__ascii_mbtowc+0x6>
 800dc6c:	a901      	add	r1, sp, #4
 800dc6e:	b142      	cbz	r2, 800dc82 <__ascii_mbtowc+0x1a>
 800dc70:	b14b      	cbz	r3, 800dc86 <__ascii_mbtowc+0x1e>
 800dc72:	7813      	ldrb	r3, [r2, #0]
 800dc74:	600b      	str	r3, [r1, #0]
 800dc76:	7812      	ldrb	r2, [r2, #0]
 800dc78:	1e10      	subs	r0, r2, #0
 800dc7a:	bf18      	it	ne
 800dc7c:	2001      	movne	r0, #1
 800dc7e:	b002      	add	sp, #8
 800dc80:	4770      	bx	lr
 800dc82:	4610      	mov	r0, r2
 800dc84:	e7fb      	b.n	800dc7e <__ascii_mbtowc+0x16>
 800dc86:	f06f 0001 	mvn.w	r0, #1
 800dc8a:	e7f8      	b.n	800dc7e <__ascii_mbtowc+0x16>

0800dc8c <_realloc_r>:
 800dc8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc90:	4680      	mov	r8, r0
 800dc92:	4615      	mov	r5, r2
 800dc94:	460c      	mov	r4, r1
 800dc96:	b921      	cbnz	r1, 800dca2 <_realloc_r+0x16>
 800dc98:	4611      	mov	r1, r2
 800dc9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc9e:	f7ff b96d 	b.w	800cf7c <_malloc_r>
 800dca2:	b92a      	cbnz	r2, 800dcb0 <_realloc_r+0x24>
 800dca4:	f7ff f8f8 	bl	800ce98 <_free_r>
 800dca8:	2400      	movs	r4, #0
 800dcaa:	4620      	mov	r0, r4
 800dcac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcb0:	f000 f841 	bl	800dd36 <_malloc_usable_size_r>
 800dcb4:	4285      	cmp	r5, r0
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	d802      	bhi.n	800dcc0 <_realloc_r+0x34>
 800dcba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dcbe:	d8f4      	bhi.n	800dcaa <_realloc_r+0x1e>
 800dcc0:	4629      	mov	r1, r5
 800dcc2:	4640      	mov	r0, r8
 800dcc4:	f7ff f95a 	bl	800cf7c <_malloc_r>
 800dcc8:	4607      	mov	r7, r0
 800dcca:	2800      	cmp	r0, #0
 800dccc:	d0ec      	beq.n	800dca8 <_realloc_r+0x1c>
 800dcce:	42b5      	cmp	r5, r6
 800dcd0:	462a      	mov	r2, r5
 800dcd2:	4621      	mov	r1, r4
 800dcd4:	bf28      	it	cs
 800dcd6:	4632      	movcs	r2, r6
 800dcd8:	f7ff ff86 	bl	800dbe8 <memcpy>
 800dcdc:	4621      	mov	r1, r4
 800dcde:	4640      	mov	r0, r8
 800dce0:	f7ff f8da 	bl	800ce98 <_free_r>
 800dce4:	463c      	mov	r4, r7
 800dce6:	e7e0      	b.n	800dcaa <_realloc_r+0x1e>

0800dce8 <__ascii_wctomb>:
 800dce8:	4603      	mov	r3, r0
 800dcea:	4608      	mov	r0, r1
 800dcec:	b141      	cbz	r1, 800dd00 <__ascii_wctomb+0x18>
 800dcee:	2aff      	cmp	r2, #255	@ 0xff
 800dcf0:	d904      	bls.n	800dcfc <__ascii_wctomb+0x14>
 800dcf2:	228a      	movs	r2, #138	@ 0x8a
 800dcf4:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf8:	601a      	str	r2, [r3, #0]
 800dcfa:	4770      	bx	lr
 800dcfc:	2001      	movs	r0, #1
 800dcfe:	700a      	strb	r2, [r1, #0]
 800dd00:	4770      	bx	lr
	...

0800dd04 <fiprintf>:
 800dd04:	b40e      	push	{r1, r2, r3}
 800dd06:	b503      	push	{r0, r1, lr}
 800dd08:	4601      	mov	r1, r0
 800dd0a:	ab03      	add	r3, sp, #12
 800dd0c:	4805      	ldr	r0, [pc, #20]	@ (800dd24 <fiprintf+0x20>)
 800dd0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd12:	6800      	ldr	r0, [r0, #0]
 800dd14:	9301      	str	r3, [sp, #4]
 800dd16:	f000 f83d 	bl	800dd94 <_vfiprintf_r>
 800dd1a:	b002      	add	sp, #8
 800dd1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd20:	b003      	add	sp, #12
 800dd22:	4770      	bx	lr
 800dd24:	20000030 	.word	0x20000030

0800dd28 <abort>:
 800dd28:	2006      	movs	r0, #6
 800dd2a:	b508      	push	{r3, lr}
 800dd2c:	f000 fa06 	bl	800e13c <raise>
 800dd30:	2001      	movs	r0, #1
 800dd32:	f7f4 fe8c 	bl	8002a4e <_exit>

0800dd36 <_malloc_usable_size_r>:
 800dd36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd3a:	1f18      	subs	r0, r3, #4
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	bfbc      	itt	lt
 800dd40:	580b      	ldrlt	r3, [r1, r0]
 800dd42:	18c0      	addlt	r0, r0, r3
 800dd44:	4770      	bx	lr

0800dd46 <__sfputc_r>:
 800dd46:	6893      	ldr	r3, [r2, #8]
 800dd48:	b410      	push	{r4}
 800dd4a:	3b01      	subs	r3, #1
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	6093      	str	r3, [r2, #8]
 800dd50:	da07      	bge.n	800dd62 <__sfputc_r+0x1c>
 800dd52:	6994      	ldr	r4, [r2, #24]
 800dd54:	42a3      	cmp	r3, r4
 800dd56:	db01      	blt.n	800dd5c <__sfputc_r+0x16>
 800dd58:	290a      	cmp	r1, #10
 800dd5a:	d102      	bne.n	800dd62 <__sfputc_r+0x1c>
 800dd5c:	bc10      	pop	{r4}
 800dd5e:	f000 b931 	b.w	800dfc4 <__swbuf_r>
 800dd62:	6813      	ldr	r3, [r2, #0]
 800dd64:	1c58      	adds	r0, r3, #1
 800dd66:	6010      	str	r0, [r2, #0]
 800dd68:	7019      	strb	r1, [r3, #0]
 800dd6a:	4608      	mov	r0, r1
 800dd6c:	bc10      	pop	{r4}
 800dd6e:	4770      	bx	lr

0800dd70 <__sfputs_r>:
 800dd70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd72:	4606      	mov	r6, r0
 800dd74:	460f      	mov	r7, r1
 800dd76:	4614      	mov	r4, r2
 800dd78:	18d5      	adds	r5, r2, r3
 800dd7a:	42ac      	cmp	r4, r5
 800dd7c:	d101      	bne.n	800dd82 <__sfputs_r+0x12>
 800dd7e:	2000      	movs	r0, #0
 800dd80:	e007      	b.n	800dd92 <__sfputs_r+0x22>
 800dd82:	463a      	mov	r2, r7
 800dd84:	4630      	mov	r0, r6
 800dd86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd8a:	f7ff ffdc 	bl	800dd46 <__sfputc_r>
 800dd8e:	1c43      	adds	r3, r0, #1
 800dd90:	d1f3      	bne.n	800dd7a <__sfputs_r+0xa>
 800dd92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dd94 <_vfiprintf_r>:
 800dd94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd98:	460d      	mov	r5, r1
 800dd9a:	4614      	mov	r4, r2
 800dd9c:	4698      	mov	r8, r3
 800dd9e:	4606      	mov	r6, r0
 800dda0:	b09d      	sub	sp, #116	@ 0x74
 800dda2:	b118      	cbz	r0, 800ddac <_vfiprintf_r+0x18>
 800dda4:	6a03      	ldr	r3, [r0, #32]
 800dda6:	b90b      	cbnz	r3, 800ddac <_vfiprintf_r+0x18>
 800dda8:	f7fe f8fe 	bl	800bfa8 <__sinit>
 800ddac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddae:	07d9      	lsls	r1, r3, #31
 800ddb0:	d405      	bmi.n	800ddbe <_vfiprintf_r+0x2a>
 800ddb2:	89ab      	ldrh	r3, [r5, #12]
 800ddb4:	059a      	lsls	r2, r3, #22
 800ddb6:	d402      	bmi.n	800ddbe <_vfiprintf_r+0x2a>
 800ddb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddba:	f7fe fa0c 	bl	800c1d6 <__retarget_lock_acquire_recursive>
 800ddbe:	89ab      	ldrh	r3, [r5, #12]
 800ddc0:	071b      	lsls	r3, r3, #28
 800ddc2:	d501      	bpl.n	800ddc8 <_vfiprintf_r+0x34>
 800ddc4:	692b      	ldr	r3, [r5, #16]
 800ddc6:	b99b      	cbnz	r3, 800ddf0 <_vfiprintf_r+0x5c>
 800ddc8:	4629      	mov	r1, r5
 800ddca:	4630      	mov	r0, r6
 800ddcc:	f000 f938 	bl	800e040 <__swsetup_r>
 800ddd0:	b170      	cbz	r0, 800ddf0 <_vfiprintf_r+0x5c>
 800ddd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddd4:	07dc      	lsls	r4, r3, #31
 800ddd6:	d504      	bpl.n	800dde2 <_vfiprintf_r+0x4e>
 800ddd8:	f04f 30ff 	mov.w	r0, #4294967295
 800dddc:	b01d      	add	sp, #116	@ 0x74
 800ddde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde2:	89ab      	ldrh	r3, [r5, #12]
 800dde4:	0598      	lsls	r0, r3, #22
 800dde6:	d4f7      	bmi.n	800ddd8 <_vfiprintf_r+0x44>
 800dde8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddea:	f7fe f9f5 	bl	800c1d8 <__retarget_lock_release_recursive>
 800ddee:	e7f3      	b.n	800ddd8 <_vfiprintf_r+0x44>
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddf4:	2320      	movs	r3, #32
 800ddf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ddfa:	2330      	movs	r3, #48	@ 0x30
 800ddfc:	f04f 0901 	mov.w	r9, #1
 800de00:	f8cd 800c 	str.w	r8, [sp, #12]
 800de04:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800dfb0 <_vfiprintf_r+0x21c>
 800de08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de0c:	4623      	mov	r3, r4
 800de0e:	469a      	mov	sl, r3
 800de10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de14:	b10a      	cbz	r2, 800de1a <_vfiprintf_r+0x86>
 800de16:	2a25      	cmp	r2, #37	@ 0x25
 800de18:	d1f9      	bne.n	800de0e <_vfiprintf_r+0x7a>
 800de1a:	ebba 0b04 	subs.w	fp, sl, r4
 800de1e:	d00b      	beq.n	800de38 <_vfiprintf_r+0xa4>
 800de20:	465b      	mov	r3, fp
 800de22:	4622      	mov	r2, r4
 800de24:	4629      	mov	r1, r5
 800de26:	4630      	mov	r0, r6
 800de28:	f7ff ffa2 	bl	800dd70 <__sfputs_r>
 800de2c:	3001      	adds	r0, #1
 800de2e:	f000 80a7 	beq.w	800df80 <_vfiprintf_r+0x1ec>
 800de32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de34:	445a      	add	r2, fp
 800de36:	9209      	str	r2, [sp, #36]	@ 0x24
 800de38:	f89a 3000 	ldrb.w	r3, [sl]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	f000 809f 	beq.w	800df80 <_vfiprintf_r+0x1ec>
 800de42:	2300      	movs	r3, #0
 800de44:	f04f 32ff 	mov.w	r2, #4294967295
 800de48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de4c:	f10a 0a01 	add.w	sl, sl, #1
 800de50:	9304      	str	r3, [sp, #16]
 800de52:	9307      	str	r3, [sp, #28]
 800de54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de58:	931a      	str	r3, [sp, #104]	@ 0x68
 800de5a:	4654      	mov	r4, sl
 800de5c:	2205      	movs	r2, #5
 800de5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de62:	4853      	ldr	r0, [pc, #332]	@ (800dfb0 <_vfiprintf_r+0x21c>)
 800de64:	f7fe f9b9 	bl	800c1da <memchr>
 800de68:	9a04      	ldr	r2, [sp, #16]
 800de6a:	b9d8      	cbnz	r0, 800dea4 <_vfiprintf_r+0x110>
 800de6c:	06d1      	lsls	r1, r2, #27
 800de6e:	bf44      	itt	mi
 800de70:	2320      	movmi	r3, #32
 800de72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de76:	0713      	lsls	r3, r2, #28
 800de78:	bf44      	itt	mi
 800de7a:	232b      	movmi	r3, #43	@ 0x2b
 800de7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de80:	f89a 3000 	ldrb.w	r3, [sl]
 800de84:	2b2a      	cmp	r3, #42	@ 0x2a
 800de86:	d015      	beq.n	800deb4 <_vfiprintf_r+0x120>
 800de88:	4654      	mov	r4, sl
 800de8a:	2000      	movs	r0, #0
 800de8c:	f04f 0c0a 	mov.w	ip, #10
 800de90:	9a07      	ldr	r2, [sp, #28]
 800de92:	4621      	mov	r1, r4
 800de94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de98:	3b30      	subs	r3, #48	@ 0x30
 800de9a:	2b09      	cmp	r3, #9
 800de9c:	d94b      	bls.n	800df36 <_vfiprintf_r+0x1a2>
 800de9e:	b1b0      	cbz	r0, 800dece <_vfiprintf_r+0x13a>
 800dea0:	9207      	str	r2, [sp, #28]
 800dea2:	e014      	b.n	800dece <_vfiprintf_r+0x13a>
 800dea4:	eba0 0308 	sub.w	r3, r0, r8
 800dea8:	fa09 f303 	lsl.w	r3, r9, r3
 800deac:	4313      	orrs	r3, r2
 800deae:	46a2      	mov	sl, r4
 800deb0:	9304      	str	r3, [sp, #16]
 800deb2:	e7d2      	b.n	800de5a <_vfiprintf_r+0xc6>
 800deb4:	9b03      	ldr	r3, [sp, #12]
 800deb6:	1d19      	adds	r1, r3, #4
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	9103      	str	r1, [sp, #12]
 800debc:	2b00      	cmp	r3, #0
 800debe:	bfbb      	ittet	lt
 800dec0:	425b      	neglt	r3, r3
 800dec2:	f042 0202 	orrlt.w	r2, r2, #2
 800dec6:	9307      	strge	r3, [sp, #28]
 800dec8:	9307      	strlt	r3, [sp, #28]
 800deca:	bfb8      	it	lt
 800decc:	9204      	strlt	r2, [sp, #16]
 800dece:	7823      	ldrb	r3, [r4, #0]
 800ded0:	2b2e      	cmp	r3, #46	@ 0x2e
 800ded2:	d10a      	bne.n	800deea <_vfiprintf_r+0x156>
 800ded4:	7863      	ldrb	r3, [r4, #1]
 800ded6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ded8:	d132      	bne.n	800df40 <_vfiprintf_r+0x1ac>
 800deda:	9b03      	ldr	r3, [sp, #12]
 800dedc:	3402      	adds	r4, #2
 800dede:	1d1a      	adds	r2, r3, #4
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	9203      	str	r2, [sp, #12]
 800dee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dee8:	9305      	str	r3, [sp, #20]
 800deea:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800dfb4 <_vfiprintf_r+0x220>
 800deee:	2203      	movs	r2, #3
 800def0:	4650      	mov	r0, sl
 800def2:	7821      	ldrb	r1, [r4, #0]
 800def4:	f7fe f971 	bl	800c1da <memchr>
 800def8:	b138      	cbz	r0, 800df0a <_vfiprintf_r+0x176>
 800defa:	2240      	movs	r2, #64	@ 0x40
 800defc:	9b04      	ldr	r3, [sp, #16]
 800defe:	eba0 000a 	sub.w	r0, r0, sl
 800df02:	4082      	lsls	r2, r0
 800df04:	4313      	orrs	r3, r2
 800df06:	3401      	adds	r4, #1
 800df08:	9304      	str	r3, [sp, #16]
 800df0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df0e:	2206      	movs	r2, #6
 800df10:	4829      	ldr	r0, [pc, #164]	@ (800dfb8 <_vfiprintf_r+0x224>)
 800df12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df16:	f7fe f960 	bl	800c1da <memchr>
 800df1a:	2800      	cmp	r0, #0
 800df1c:	d03f      	beq.n	800df9e <_vfiprintf_r+0x20a>
 800df1e:	4b27      	ldr	r3, [pc, #156]	@ (800dfbc <_vfiprintf_r+0x228>)
 800df20:	bb1b      	cbnz	r3, 800df6a <_vfiprintf_r+0x1d6>
 800df22:	9b03      	ldr	r3, [sp, #12]
 800df24:	3307      	adds	r3, #7
 800df26:	f023 0307 	bic.w	r3, r3, #7
 800df2a:	3308      	adds	r3, #8
 800df2c:	9303      	str	r3, [sp, #12]
 800df2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df30:	443b      	add	r3, r7
 800df32:	9309      	str	r3, [sp, #36]	@ 0x24
 800df34:	e76a      	b.n	800de0c <_vfiprintf_r+0x78>
 800df36:	460c      	mov	r4, r1
 800df38:	2001      	movs	r0, #1
 800df3a:	fb0c 3202 	mla	r2, ip, r2, r3
 800df3e:	e7a8      	b.n	800de92 <_vfiprintf_r+0xfe>
 800df40:	2300      	movs	r3, #0
 800df42:	f04f 0c0a 	mov.w	ip, #10
 800df46:	4619      	mov	r1, r3
 800df48:	3401      	adds	r4, #1
 800df4a:	9305      	str	r3, [sp, #20]
 800df4c:	4620      	mov	r0, r4
 800df4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df52:	3a30      	subs	r2, #48	@ 0x30
 800df54:	2a09      	cmp	r2, #9
 800df56:	d903      	bls.n	800df60 <_vfiprintf_r+0x1cc>
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d0c6      	beq.n	800deea <_vfiprintf_r+0x156>
 800df5c:	9105      	str	r1, [sp, #20]
 800df5e:	e7c4      	b.n	800deea <_vfiprintf_r+0x156>
 800df60:	4604      	mov	r4, r0
 800df62:	2301      	movs	r3, #1
 800df64:	fb0c 2101 	mla	r1, ip, r1, r2
 800df68:	e7f0      	b.n	800df4c <_vfiprintf_r+0x1b8>
 800df6a:	ab03      	add	r3, sp, #12
 800df6c:	9300      	str	r3, [sp, #0]
 800df6e:	462a      	mov	r2, r5
 800df70:	4630      	mov	r0, r6
 800df72:	4b13      	ldr	r3, [pc, #76]	@ (800dfc0 <_vfiprintf_r+0x22c>)
 800df74:	a904      	add	r1, sp, #16
 800df76:	f7fd fbcd 	bl	800b714 <_printf_float>
 800df7a:	4607      	mov	r7, r0
 800df7c:	1c78      	adds	r0, r7, #1
 800df7e:	d1d6      	bne.n	800df2e <_vfiprintf_r+0x19a>
 800df80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df82:	07d9      	lsls	r1, r3, #31
 800df84:	d405      	bmi.n	800df92 <_vfiprintf_r+0x1fe>
 800df86:	89ab      	ldrh	r3, [r5, #12]
 800df88:	059a      	lsls	r2, r3, #22
 800df8a:	d402      	bmi.n	800df92 <_vfiprintf_r+0x1fe>
 800df8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df8e:	f7fe f923 	bl	800c1d8 <__retarget_lock_release_recursive>
 800df92:	89ab      	ldrh	r3, [r5, #12]
 800df94:	065b      	lsls	r3, r3, #25
 800df96:	f53f af1f 	bmi.w	800ddd8 <_vfiprintf_r+0x44>
 800df9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df9c:	e71e      	b.n	800dddc <_vfiprintf_r+0x48>
 800df9e:	ab03      	add	r3, sp, #12
 800dfa0:	9300      	str	r3, [sp, #0]
 800dfa2:	462a      	mov	r2, r5
 800dfa4:	4630      	mov	r0, r6
 800dfa6:	4b06      	ldr	r3, [pc, #24]	@ (800dfc0 <_vfiprintf_r+0x22c>)
 800dfa8:	a904      	add	r1, sp, #16
 800dfaa:	f7fd fe51 	bl	800bc50 <_printf_i>
 800dfae:	e7e4      	b.n	800df7a <_vfiprintf_r+0x1e6>
 800dfb0:	0800eb20 	.word	0x0800eb20
 800dfb4:	0800eb26 	.word	0x0800eb26
 800dfb8:	0800eb2a 	.word	0x0800eb2a
 800dfbc:	0800b715 	.word	0x0800b715
 800dfc0:	0800dd71 	.word	0x0800dd71

0800dfc4 <__swbuf_r>:
 800dfc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfc6:	460e      	mov	r6, r1
 800dfc8:	4614      	mov	r4, r2
 800dfca:	4605      	mov	r5, r0
 800dfcc:	b118      	cbz	r0, 800dfd6 <__swbuf_r+0x12>
 800dfce:	6a03      	ldr	r3, [r0, #32]
 800dfd0:	b90b      	cbnz	r3, 800dfd6 <__swbuf_r+0x12>
 800dfd2:	f7fd ffe9 	bl	800bfa8 <__sinit>
 800dfd6:	69a3      	ldr	r3, [r4, #24]
 800dfd8:	60a3      	str	r3, [r4, #8]
 800dfda:	89a3      	ldrh	r3, [r4, #12]
 800dfdc:	071a      	lsls	r2, r3, #28
 800dfde:	d501      	bpl.n	800dfe4 <__swbuf_r+0x20>
 800dfe0:	6923      	ldr	r3, [r4, #16]
 800dfe2:	b943      	cbnz	r3, 800dff6 <__swbuf_r+0x32>
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	4628      	mov	r0, r5
 800dfe8:	f000 f82a 	bl	800e040 <__swsetup_r>
 800dfec:	b118      	cbz	r0, 800dff6 <__swbuf_r+0x32>
 800dfee:	f04f 37ff 	mov.w	r7, #4294967295
 800dff2:	4638      	mov	r0, r7
 800dff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dff6:	6823      	ldr	r3, [r4, #0]
 800dff8:	6922      	ldr	r2, [r4, #16]
 800dffa:	b2f6      	uxtb	r6, r6
 800dffc:	1a98      	subs	r0, r3, r2
 800dffe:	6963      	ldr	r3, [r4, #20]
 800e000:	4637      	mov	r7, r6
 800e002:	4283      	cmp	r3, r0
 800e004:	dc05      	bgt.n	800e012 <__swbuf_r+0x4e>
 800e006:	4621      	mov	r1, r4
 800e008:	4628      	mov	r0, r5
 800e00a:	f7ff fd9b 	bl	800db44 <_fflush_r>
 800e00e:	2800      	cmp	r0, #0
 800e010:	d1ed      	bne.n	800dfee <__swbuf_r+0x2a>
 800e012:	68a3      	ldr	r3, [r4, #8]
 800e014:	3b01      	subs	r3, #1
 800e016:	60a3      	str	r3, [r4, #8]
 800e018:	6823      	ldr	r3, [r4, #0]
 800e01a:	1c5a      	adds	r2, r3, #1
 800e01c:	6022      	str	r2, [r4, #0]
 800e01e:	701e      	strb	r6, [r3, #0]
 800e020:	6962      	ldr	r2, [r4, #20]
 800e022:	1c43      	adds	r3, r0, #1
 800e024:	429a      	cmp	r2, r3
 800e026:	d004      	beq.n	800e032 <__swbuf_r+0x6e>
 800e028:	89a3      	ldrh	r3, [r4, #12]
 800e02a:	07db      	lsls	r3, r3, #31
 800e02c:	d5e1      	bpl.n	800dff2 <__swbuf_r+0x2e>
 800e02e:	2e0a      	cmp	r6, #10
 800e030:	d1df      	bne.n	800dff2 <__swbuf_r+0x2e>
 800e032:	4621      	mov	r1, r4
 800e034:	4628      	mov	r0, r5
 800e036:	f7ff fd85 	bl	800db44 <_fflush_r>
 800e03a:	2800      	cmp	r0, #0
 800e03c:	d0d9      	beq.n	800dff2 <__swbuf_r+0x2e>
 800e03e:	e7d6      	b.n	800dfee <__swbuf_r+0x2a>

0800e040 <__swsetup_r>:
 800e040:	b538      	push	{r3, r4, r5, lr}
 800e042:	4b29      	ldr	r3, [pc, #164]	@ (800e0e8 <__swsetup_r+0xa8>)
 800e044:	4605      	mov	r5, r0
 800e046:	6818      	ldr	r0, [r3, #0]
 800e048:	460c      	mov	r4, r1
 800e04a:	b118      	cbz	r0, 800e054 <__swsetup_r+0x14>
 800e04c:	6a03      	ldr	r3, [r0, #32]
 800e04e:	b90b      	cbnz	r3, 800e054 <__swsetup_r+0x14>
 800e050:	f7fd ffaa 	bl	800bfa8 <__sinit>
 800e054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e058:	0719      	lsls	r1, r3, #28
 800e05a:	d422      	bmi.n	800e0a2 <__swsetup_r+0x62>
 800e05c:	06da      	lsls	r2, r3, #27
 800e05e:	d407      	bmi.n	800e070 <__swsetup_r+0x30>
 800e060:	2209      	movs	r2, #9
 800e062:	602a      	str	r2, [r5, #0]
 800e064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e068:	f04f 30ff 	mov.w	r0, #4294967295
 800e06c:	81a3      	strh	r3, [r4, #12]
 800e06e:	e033      	b.n	800e0d8 <__swsetup_r+0x98>
 800e070:	0758      	lsls	r0, r3, #29
 800e072:	d512      	bpl.n	800e09a <__swsetup_r+0x5a>
 800e074:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e076:	b141      	cbz	r1, 800e08a <__swsetup_r+0x4a>
 800e078:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e07c:	4299      	cmp	r1, r3
 800e07e:	d002      	beq.n	800e086 <__swsetup_r+0x46>
 800e080:	4628      	mov	r0, r5
 800e082:	f7fe ff09 	bl	800ce98 <_free_r>
 800e086:	2300      	movs	r3, #0
 800e088:	6363      	str	r3, [r4, #52]	@ 0x34
 800e08a:	89a3      	ldrh	r3, [r4, #12]
 800e08c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e090:	81a3      	strh	r3, [r4, #12]
 800e092:	2300      	movs	r3, #0
 800e094:	6063      	str	r3, [r4, #4]
 800e096:	6923      	ldr	r3, [r4, #16]
 800e098:	6023      	str	r3, [r4, #0]
 800e09a:	89a3      	ldrh	r3, [r4, #12]
 800e09c:	f043 0308 	orr.w	r3, r3, #8
 800e0a0:	81a3      	strh	r3, [r4, #12]
 800e0a2:	6923      	ldr	r3, [r4, #16]
 800e0a4:	b94b      	cbnz	r3, 800e0ba <__swsetup_r+0x7a>
 800e0a6:	89a3      	ldrh	r3, [r4, #12]
 800e0a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e0ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0b0:	d003      	beq.n	800e0ba <__swsetup_r+0x7a>
 800e0b2:	4621      	mov	r1, r4
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	f000 f882 	bl	800e1be <__smakebuf_r>
 800e0ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0be:	f013 0201 	ands.w	r2, r3, #1
 800e0c2:	d00a      	beq.n	800e0da <__swsetup_r+0x9a>
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	60a2      	str	r2, [r4, #8]
 800e0c8:	6962      	ldr	r2, [r4, #20]
 800e0ca:	4252      	negs	r2, r2
 800e0cc:	61a2      	str	r2, [r4, #24]
 800e0ce:	6922      	ldr	r2, [r4, #16]
 800e0d0:	b942      	cbnz	r2, 800e0e4 <__swsetup_r+0xa4>
 800e0d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e0d6:	d1c5      	bne.n	800e064 <__swsetup_r+0x24>
 800e0d8:	bd38      	pop	{r3, r4, r5, pc}
 800e0da:	0799      	lsls	r1, r3, #30
 800e0dc:	bf58      	it	pl
 800e0de:	6962      	ldrpl	r2, [r4, #20]
 800e0e0:	60a2      	str	r2, [r4, #8]
 800e0e2:	e7f4      	b.n	800e0ce <__swsetup_r+0x8e>
 800e0e4:	2000      	movs	r0, #0
 800e0e6:	e7f7      	b.n	800e0d8 <__swsetup_r+0x98>
 800e0e8:	20000030 	.word	0x20000030

0800e0ec <_raise_r>:
 800e0ec:	291f      	cmp	r1, #31
 800e0ee:	b538      	push	{r3, r4, r5, lr}
 800e0f0:	4605      	mov	r5, r0
 800e0f2:	460c      	mov	r4, r1
 800e0f4:	d904      	bls.n	800e100 <_raise_r+0x14>
 800e0f6:	2316      	movs	r3, #22
 800e0f8:	6003      	str	r3, [r0, #0]
 800e0fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e0fe:	bd38      	pop	{r3, r4, r5, pc}
 800e100:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e102:	b112      	cbz	r2, 800e10a <_raise_r+0x1e>
 800e104:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e108:	b94b      	cbnz	r3, 800e11e <_raise_r+0x32>
 800e10a:	4628      	mov	r0, r5
 800e10c:	f000 f830 	bl	800e170 <_getpid_r>
 800e110:	4622      	mov	r2, r4
 800e112:	4601      	mov	r1, r0
 800e114:	4628      	mov	r0, r5
 800e116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e11a:	f000 b817 	b.w	800e14c <_kill_r>
 800e11e:	2b01      	cmp	r3, #1
 800e120:	d00a      	beq.n	800e138 <_raise_r+0x4c>
 800e122:	1c59      	adds	r1, r3, #1
 800e124:	d103      	bne.n	800e12e <_raise_r+0x42>
 800e126:	2316      	movs	r3, #22
 800e128:	6003      	str	r3, [r0, #0]
 800e12a:	2001      	movs	r0, #1
 800e12c:	e7e7      	b.n	800e0fe <_raise_r+0x12>
 800e12e:	2100      	movs	r1, #0
 800e130:	4620      	mov	r0, r4
 800e132:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e136:	4798      	blx	r3
 800e138:	2000      	movs	r0, #0
 800e13a:	e7e0      	b.n	800e0fe <_raise_r+0x12>

0800e13c <raise>:
 800e13c:	4b02      	ldr	r3, [pc, #8]	@ (800e148 <raise+0xc>)
 800e13e:	4601      	mov	r1, r0
 800e140:	6818      	ldr	r0, [r3, #0]
 800e142:	f7ff bfd3 	b.w	800e0ec <_raise_r>
 800e146:	bf00      	nop
 800e148:	20000030 	.word	0x20000030

0800e14c <_kill_r>:
 800e14c:	b538      	push	{r3, r4, r5, lr}
 800e14e:	2300      	movs	r3, #0
 800e150:	4d06      	ldr	r5, [pc, #24]	@ (800e16c <_kill_r+0x20>)
 800e152:	4604      	mov	r4, r0
 800e154:	4608      	mov	r0, r1
 800e156:	4611      	mov	r1, r2
 800e158:	602b      	str	r3, [r5, #0]
 800e15a:	f7f4 fc68 	bl	8002a2e <_kill>
 800e15e:	1c43      	adds	r3, r0, #1
 800e160:	d102      	bne.n	800e168 <_kill_r+0x1c>
 800e162:	682b      	ldr	r3, [r5, #0]
 800e164:	b103      	cbz	r3, 800e168 <_kill_r+0x1c>
 800e166:	6023      	str	r3, [r4, #0]
 800e168:	bd38      	pop	{r3, r4, r5, pc}
 800e16a:	bf00      	nop
 800e16c:	20002950 	.word	0x20002950

0800e170 <_getpid_r>:
 800e170:	f7f4 bc56 	b.w	8002a20 <_getpid>

0800e174 <__swhatbuf_r>:
 800e174:	b570      	push	{r4, r5, r6, lr}
 800e176:	460c      	mov	r4, r1
 800e178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e17c:	4615      	mov	r5, r2
 800e17e:	2900      	cmp	r1, #0
 800e180:	461e      	mov	r6, r3
 800e182:	b096      	sub	sp, #88	@ 0x58
 800e184:	da0c      	bge.n	800e1a0 <__swhatbuf_r+0x2c>
 800e186:	89a3      	ldrh	r3, [r4, #12]
 800e188:	2100      	movs	r1, #0
 800e18a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e18e:	bf14      	ite	ne
 800e190:	2340      	movne	r3, #64	@ 0x40
 800e192:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e196:	2000      	movs	r0, #0
 800e198:	6031      	str	r1, [r6, #0]
 800e19a:	602b      	str	r3, [r5, #0]
 800e19c:	b016      	add	sp, #88	@ 0x58
 800e19e:	bd70      	pop	{r4, r5, r6, pc}
 800e1a0:	466a      	mov	r2, sp
 800e1a2:	f000 f849 	bl	800e238 <_fstat_r>
 800e1a6:	2800      	cmp	r0, #0
 800e1a8:	dbed      	blt.n	800e186 <__swhatbuf_r+0x12>
 800e1aa:	9901      	ldr	r1, [sp, #4]
 800e1ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e1b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e1b4:	4259      	negs	r1, r3
 800e1b6:	4159      	adcs	r1, r3
 800e1b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e1bc:	e7eb      	b.n	800e196 <__swhatbuf_r+0x22>

0800e1be <__smakebuf_r>:
 800e1be:	898b      	ldrh	r3, [r1, #12]
 800e1c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e1c2:	079d      	lsls	r5, r3, #30
 800e1c4:	4606      	mov	r6, r0
 800e1c6:	460c      	mov	r4, r1
 800e1c8:	d507      	bpl.n	800e1da <__smakebuf_r+0x1c>
 800e1ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e1ce:	6023      	str	r3, [r4, #0]
 800e1d0:	6123      	str	r3, [r4, #16]
 800e1d2:	2301      	movs	r3, #1
 800e1d4:	6163      	str	r3, [r4, #20]
 800e1d6:	b003      	add	sp, #12
 800e1d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1da:	466a      	mov	r2, sp
 800e1dc:	ab01      	add	r3, sp, #4
 800e1de:	f7ff ffc9 	bl	800e174 <__swhatbuf_r>
 800e1e2:	9f00      	ldr	r7, [sp, #0]
 800e1e4:	4605      	mov	r5, r0
 800e1e6:	4639      	mov	r1, r7
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	f7fe fec7 	bl	800cf7c <_malloc_r>
 800e1ee:	b948      	cbnz	r0, 800e204 <__smakebuf_r+0x46>
 800e1f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1f4:	059a      	lsls	r2, r3, #22
 800e1f6:	d4ee      	bmi.n	800e1d6 <__smakebuf_r+0x18>
 800e1f8:	f023 0303 	bic.w	r3, r3, #3
 800e1fc:	f043 0302 	orr.w	r3, r3, #2
 800e200:	81a3      	strh	r3, [r4, #12]
 800e202:	e7e2      	b.n	800e1ca <__smakebuf_r+0xc>
 800e204:	89a3      	ldrh	r3, [r4, #12]
 800e206:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e20a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e20e:	81a3      	strh	r3, [r4, #12]
 800e210:	9b01      	ldr	r3, [sp, #4]
 800e212:	6020      	str	r0, [r4, #0]
 800e214:	b15b      	cbz	r3, 800e22e <__smakebuf_r+0x70>
 800e216:	4630      	mov	r0, r6
 800e218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e21c:	f000 f81e 	bl	800e25c <_isatty_r>
 800e220:	b128      	cbz	r0, 800e22e <__smakebuf_r+0x70>
 800e222:	89a3      	ldrh	r3, [r4, #12]
 800e224:	f023 0303 	bic.w	r3, r3, #3
 800e228:	f043 0301 	orr.w	r3, r3, #1
 800e22c:	81a3      	strh	r3, [r4, #12]
 800e22e:	89a3      	ldrh	r3, [r4, #12]
 800e230:	431d      	orrs	r5, r3
 800e232:	81a5      	strh	r5, [r4, #12]
 800e234:	e7cf      	b.n	800e1d6 <__smakebuf_r+0x18>
	...

0800e238 <_fstat_r>:
 800e238:	b538      	push	{r3, r4, r5, lr}
 800e23a:	2300      	movs	r3, #0
 800e23c:	4d06      	ldr	r5, [pc, #24]	@ (800e258 <_fstat_r+0x20>)
 800e23e:	4604      	mov	r4, r0
 800e240:	4608      	mov	r0, r1
 800e242:	4611      	mov	r1, r2
 800e244:	602b      	str	r3, [r5, #0]
 800e246:	f7f4 fc51 	bl	8002aec <_fstat>
 800e24a:	1c43      	adds	r3, r0, #1
 800e24c:	d102      	bne.n	800e254 <_fstat_r+0x1c>
 800e24e:	682b      	ldr	r3, [r5, #0]
 800e250:	b103      	cbz	r3, 800e254 <_fstat_r+0x1c>
 800e252:	6023      	str	r3, [r4, #0]
 800e254:	bd38      	pop	{r3, r4, r5, pc}
 800e256:	bf00      	nop
 800e258:	20002950 	.word	0x20002950

0800e25c <_isatty_r>:
 800e25c:	b538      	push	{r3, r4, r5, lr}
 800e25e:	2300      	movs	r3, #0
 800e260:	4d05      	ldr	r5, [pc, #20]	@ (800e278 <_isatty_r+0x1c>)
 800e262:	4604      	mov	r4, r0
 800e264:	4608      	mov	r0, r1
 800e266:	602b      	str	r3, [r5, #0]
 800e268:	f7f4 fc4f 	bl	8002b0a <_isatty>
 800e26c:	1c43      	adds	r3, r0, #1
 800e26e:	d102      	bne.n	800e276 <_isatty_r+0x1a>
 800e270:	682b      	ldr	r3, [r5, #0]
 800e272:	b103      	cbz	r3, 800e276 <_isatty_r+0x1a>
 800e274:	6023      	str	r3, [r4, #0]
 800e276:	bd38      	pop	{r3, r4, r5, pc}
 800e278:	20002950 	.word	0x20002950

0800e27c <_init>:
 800e27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e27e:	bf00      	nop
 800e280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e282:	bc08      	pop	{r3}
 800e284:	469e      	mov	lr, r3
 800e286:	4770      	bx	lr

0800e288 <_fini>:
 800e288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e28a:	bf00      	nop
 800e28c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e28e:	bc08      	pop	{r3}
 800e290:	469e      	mov	lr, r3
 800e292:	4770      	bx	lr
