.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set RX__0__MASK, 0x40
.set RX__0__PC, CYREG_PRT12_PC6
.set RX__0__PORT, 12
.set RX__0__SHIFT, 6
.set RX__AG, CYREG_PRT12_AG
.set RX__BIE, CYREG_PRT12_BIE
.set RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX__BYP, CYREG_PRT12_BYP
.set RX__DM0, CYREG_PRT12_DM0
.set RX__DM1, CYREG_PRT12_DM1
.set RX__DM2, CYREG_PRT12_DM2
.set RX__DR, CYREG_PRT12_DR
.set RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX__MASK, 0x40
.set RX__PORT, 12
.set RX__PRT, CYREG_PRT12_PRT
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX__PS, CYREG_PRT12_PS
.set RX__SHIFT, 6
.set RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX__SLW, CYREG_PRT12_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set TX__0__MASK, 0x80
.set TX__0__PC, CYREG_PRT12_PC7
.set TX__0__PORT, 12
.set TX__0__SHIFT, 7
.set TX__AG, CYREG_PRT12_AG
.set TX__BIE, CYREG_PRT12_BIE
.set TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX__BYP, CYREG_PRT12_BYP
.set TX__DM0, CYREG_PRT12_DM0
.set TX__DM1, CYREG_PRT12_DM1
.set TX__DM2, CYREG_PRT12_DM2
.set TX__DR, CYREG_PRT12_DR
.set TX__INP_DIS, CYREG_PRT12_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX__MASK, 0x80
.set TX__PORT, 12
.set TX__PRT, CYREG_PRT12_PRT
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX__PS, CYREG_PRT12_PS
.set TX__SHIFT, 7
.set TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX__SLW, CYREG_PRT12_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* I2CM_I2C_FF */
.set I2CM_I2C_FF__ADR, CYREG_I2C_ADR
.set I2CM_I2C_FF__CFG, CYREG_I2C_CFG
.set I2CM_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CM_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CM_I2C_FF__CSR, CYREG_I2C_CSR
.set I2CM_I2C_FF__D, CYREG_I2C_D
.set I2CM_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2CM_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CM_I2C_FF__PM_ACT_MSK, 0x04
.set I2CM_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CM_I2C_FF__PM_STBY_MSK, 0x04
.set I2CM_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CM_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CM_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CM_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CM_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2CM_I2C_IRQ */
.set I2CM_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CM_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CM_I2C_IRQ__INTC_MASK, 0x8000
.set I2CM_I2C_IRQ__INTC_NUMBER, 15
.set I2CM_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CM_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CM_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CM_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* accel_ISR */
.set accel_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set accel_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set accel_ISR__INTC_MASK, 0x20
.set accel_ISR__INTC_NUMBER, 5
.set accel_ISR__INTC_PRIOR_NUM, 7
.set accel_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set accel_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set accel_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* blueRX_ISR */
.set blueRX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set blueRX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set blueRX_ISR__INTC_MASK, 0x02
.set blueRX_ISR__INTC_NUMBER, 1
.set blueRX_ISR__INTC_PRIOR_NUM, 7
.set blueRX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set blueRX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set blueRX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* fw1_pwm_fw */
.set fw1_pwm_fw__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set fw1_pwm_fw__0__MASK, 0x08
.set fw1_pwm_fw__0__PC, CYREG_IO_PC_PRT15_PC3
.set fw1_pwm_fw__0__PORT, 15
.set fw1_pwm_fw__0__SHIFT, 3
.set fw1_pwm_fw__AG, CYREG_PRT15_AG
.set fw1_pwm_fw__AMUX, CYREG_PRT15_AMUX
.set fw1_pwm_fw__BIE, CYREG_PRT15_BIE
.set fw1_pwm_fw__BIT_MASK, CYREG_PRT15_BIT_MASK
.set fw1_pwm_fw__BYP, CYREG_PRT15_BYP
.set fw1_pwm_fw__CTL, CYREG_PRT15_CTL
.set fw1_pwm_fw__DM0, CYREG_PRT15_DM0
.set fw1_pwm_fw__DM1, CYREG_PRT15_DM1
.set fw1_pwm_fw__DM2, CYREG_PRT15_DM2
.set fw1_pwm_fw__DR, CYREG_PRT15_DR
.set fw1_pwm_fw__INP_DIS, CYREG_PRT15_INP_DIS
.set fw1_pwm_fw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set fw1_pwm_fw__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set fw1_pwm_fw__LCD_EN, CYREG_PRT15_LCD_EN
.set fw1_pwm_fw__MASK, 0x08
.set fw1_pwm_fw__PORT, 15
.set fw1_pwm_fw__PRT, CYREG_PRT15_PRT
.set fw1_pwm_fw__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set fw1_pwm_fw__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set fw1_pwm_fw__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set fw1_pwm_fw__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set fw1_pwm_fw__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set fw1_pwm_fw__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set fw1_pwm_fw__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set fw1_pwm_fw__PS, CYREG_PRT15_PS
.set fw1_pwm_fw__SHIFT, 3
.set fw1_pwm_fw__SLW, CYREG_PRT15_SLW

/* fw2_pwm_fw */
.set fw2_pwm_fw__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set fw2_pwm_fw__0__MASK, 0x80
.set fw2_pwm_fw__0__PC, CYREG_PRT0_PC7
.set fw2_pwm_fw__0__PORT, 0
.set fw2_pwm_fw__0__SHIFT, 7
.set fw2_pwm_fw__AG, CYREG_PRT0_AG
.set fw2_pwm_fw__AMUX, CYREG_PRT0_AMUX
.set fw2_pwm_fw__BIE, CYREG_PRT0_BIE
.set fw2_pwm_fw__BIT_MASK, CYREG_PRT0_BIT_MASK
.set fw2_pwm_fw__BYP, CYREG_PRT0_BYP
.set fw2_pwm_fw__CTL, CYREG_PRT0_CTL
.set fw2_pwm_fw__DM0, CYREG_PRT0_DM0
.set fw2_pwm_fw__DM1, CYREG_PRT0_DM1
.set fw2_pwm_fw__DM2, CYREG_PRT0_DM2
.set fw2_pwm_fw__DR, CYREG_PRT0_DR
.set fw2_pwm_fw__INP_DIS, CYREG_PRT0_INP_DIS
.set fw2_pwm_fw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set fw2_pwm_fw__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set fw2_pwm_fw__LCD_EN, CYREG_PRT0_LCD_EN
.set fw2_pwm_fw__MASK, 0x80
.set fw2_pwm_fw__PORT, 0
.set fw2_pwm_fw__PRT, CYREG_PRT0_PRT
.set fw2_pwm_fw__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set fw2_pwm_fw__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set fw2_pwm_fw__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set fw2_pwm_fw__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set fw2_pwm_fw__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set fw2_pwm_fw__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set fw2_pwm_fw__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set fw2_pwm_fw__PS, CYREG_PRT0_PS
.set fw2_pwm_fw__SHIFT, 7
.set fw2_pwm_fw__SLW, CYREG_PRT0_SLW

/* fw3_pwm_fw */
.set fw3_pwm_fw__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set fw3_pwm_fw__0__MASK, 0x08
.set fw3_pwm_fw__0__PC, CYREG_PRT12_PC3
.set fw3_pwm_fw__0__PORT, 12
.set fw3_pwm_fw__0__SHIFT, 3
.set fw3_pwm_fw__AG, CYREG_PRT12_AG
.set fw3_pwm_fw__BIE, CYREG_PRT12_BIE
.set fw3_pwm_fw__BIT_MASK, CYREG_PRT12_BIT_MASK
.set fw3_pwm_fw__BYP, CYREG_PRT12_BYP
.set fw3_pwm_fw__DM0, CYREG_PRT12_DM0
.set fw3_pwm_fw__DM1, CYREG_PRT12_DM1
.set fw3_pwm_fw__DM2, CYREG_PRT12_DM2
.set fw3_pwm_fw__DR, CYREG_PRT12_DR
.set fw3_pwm_fw__INP_DIS, CYREG_PRT12_INP_DIS
.set fw3_pwm_fw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set fw3_pwm_fw__MASK, 0x08
.set fw3_pwm_fw__PORT, 12
.set fw3_pwm_fw__PRT, CYREG_PRT12_PRT
.set fw3_pwm_fw__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set fw3_pwm_fw__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set fw3_pwm_fw__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set fw3_pwm_fw__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set fw3_pwm_fw__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set fw3_pwm_fw__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set fw3_pwm_fw__PS, CYREG_PRT12_PS
.set fw3_pwm_fw__SHIFT, 3
.set fw3_pwm_fw__SIO_CFG, CYREG_PRT12_SIO_CFG
.set fw3_pwm_fw__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set fw3_pwm_fw__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set fw3_pwm_fw__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set fw3_pwm_fw__SLW, CYREG_PRT12_SLW

/* accelUP_ISR */
.set accelUP_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set accelUP_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set accelUP_ISR__INTC_MASK, 0x01
.set accelUP_ISR__INTC_NUMBER, 0
.set accelUP_ISR__INTC_PRIOR_NUM, 7
.set accelUP_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set accelUP_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set accelUP_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* accel_timer_TimerUDB */
.set accel_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set accel_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set accel_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set accel_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set accel_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set accel_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set accel_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set accel_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set accel_timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set accel_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set accel_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set accel_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set accel_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set accel_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set accel_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set accel_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set accel_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set accel_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set accel_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set accel_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set accel_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set accel_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set accel_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set accel_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set accel_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set accel_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set accel_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set accel_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set accel_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set accel_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set accel_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set accel_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set accel_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set accel_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set accel_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set accel_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set accel_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* fw1_RPM_ISR */
.set fw1_RPM_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set fw1_RPM_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set fw1_RPM_ISR__INTC_MASK, 0x80
.set fw1_RPM_ISR__INTC_NUMBER, 7
.set fw1_RPM_ISR__INTC_PRIOR_NUM, 7
.set fw1_RPM_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set fw1_RPM_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set fw1_RPM_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* fw2_RPM_ISR */
.set fw2_RPM_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set fw2_RPM_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set fw2_RPM_ISR__INTC_MASK, 0x40
.set fw2_RPM_ISR__INTC_NUMBER, 6
.set fw2_RPM_ISR__INTC_PRIOR_NUM, 7
.set fw2_RPM_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set fw2_RPM_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set fw2_RPM_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* fw3_RPM_ISR */
.set fw3_RPM_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set fw3_RPM_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set fw3_RPM_ISR__INTC_MASK, 0x10
.set fw3_RPM_ISR__INTC_NUMBER, 4
.set fw3_RPM_ISR__INTC_PRIOR_NUM, 7
.set fw3_RPM_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set fw3_RPM_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set fw3_RPM_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* accel_ISRPin */
.set accel_ISRPin__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set accel_ISRPin__0__MASK, 0x04
.set accel_ISRPin__0__PC, CYREG_PRT1_PC2
.set accel_ISRPin__0__PORT, 1
.set accel_ISRPin__0__SHIFT, 2
.set accel_ISRPin__AG, CYREG_PRT1_AG
.set accel_ISRPin__AMUX, CYREG_PRT1_AMUX
.set accel_ISRPin__BIE, CYREG_PRT1_BIE
.set accel_ISRPin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set accel_ISRPin__BYP, CYREG_PRT1_BYP
.set accel_ISRPin__CTL, CYREG_PRT1_CTL
.set accel_ISRPin__DM0, CYREG_PRT1_DM0
.set accel_ISRPin__DM1, CYREG_PRT1_DM1
.set accel_ISRPin__DM2, CYREG_PRT1_DM2
.set accel_ISRPin__DR, CYREG_PRT1_DR
.set accel_ISRPin__INP_DIS, CYREG_PRT1_INP_DIS
.set accel_ISRPin__INTSTAT, CYREG_PICU1_INTSTAT
.set accel_ISRPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set accel_ISRPin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set accel_ISRPin__LCD_EN, CYREG_PRT1_LCD_EN
.set accel_ISRPin__MASK, 0x04
.set accel_ISRPin__PORT, 1
.set accel_ISRPin__PRT, CYREG_PRT1_PRT
.set accel_ISRPin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set accel_ISRPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set accel_ISRPin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set accel_ISRPin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set accel_ISRPin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set accel_ISRPin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set accel_ISRPin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set accel_ISRPin__PS, CYREG_PRT1_PS
.set accel_ISRPin__SHIFT, 2
.set accel_ISRPin__SLW, CYREG_PRT1_SLW
.set accel_ISRPin__SNAP, CYREG_PICU1_SNAP

/* fw1_pwm_servo */
.set fw1_pwm_servo__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set fw1_pwm_servo__0__MASK, 0x01
.set fw1_pwm_servo__0__PC, CYREG_IO_PC_PRT15_PC0
.set fw1_pwm_servo__0__PORT, 15
.set fw1_pwm_servo__0__SHIFT, 0
.set fw1_pwm_servo__AG, CYREG_PRT15_AG
.set fw1_pwm_servo__AMUX, CYREG_PRT15_AMUX
.set fw1_pwm_servo__BIE, CYREG_PRT15_BIE
.set fw1_pwm_servo__BIT_MASK, CYREG_PRT15_BIT_MASK
.set fw1_pwm_servo__BYP, CYREG_PRT15_BYP
.set fw1_pwm_servo__CTL, CYREG_PRT15_CTL
.set fw1_pwm_servo__DM0, CYREG_PRT15_DM0
.set fw1_pwm_servo__DM1, CYREG_PRT15_DM1
.set fw1_pwm_servo__DM2, CYREG_PRT15_DM2
.set fw1_pwm_servo__DR, CYREG_PRT15_DR
.set fw1_pwm_servo__INP_DIS, CYREG_PRT15_INP_DIS
.set fw1_pwm_servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set fw1_pwm_servo__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set fw1_pwm_servo__LCD_EN, CYREG_PRT15_LCD_EN
.set fw1_pwm_servo__MASK, 0x01
.set fw1_pwm_servo__PORT, 15
.set fw1_pwm_servo__PRT, CYREG_PRT15_PRT
.set fw1_pwm_servo__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set fw1_pwm_servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set fw1_pwm_servo__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set fw1_pwm_servo__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set fw1_pwm_servo__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set fw1_pwm_servo__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set fw1_pwm_servo__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set fw1_pwm_servo__PS, CYREG_PRT15_PS
.set fw1_pwm_servo__SHIFT, 0
.set fw1_pwm_servo__SLW, CYREG_PRT15_SLW

/* fw2_pwm_servo */
.set fw2_pwm_servo__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set fw2_pwm_servo__0__MASK, 0x20
.set fw2_pwm_servo__0__PC, CYREG_PRT0_PC5
.set fw2_pwm_servo__0__PORT, 0
.set fw2_pwm_servo__0__SHIFT, 5
.set fw2_pwm_servo__AG, CYREG_PRT0_AG
.set fw2_pwm_servo__AMUX, CYREG_PRT0_AMUX
.set fw2_pwm_servo__BIE, CYREG_PRT0_BIE
.set fw2_pwm_servo__BIT_MASK, CYREG_PRT0_BIT_MASK
.set fw2_pwm_servo__BYP, CYREG_PRT0_BYP
.set fw2_pwm_servo__CTL, CYREG_PRT0_CTL
.set fw2_pwm_servo__DM0, CYREG_PRT0_DM0
.set fw2_pwm_servo__DM1, CYREG_PRT0_DM1
.set fw2_pwm_servo__DM2, CYREG_PRT0_DM2
.set fw2_pwm_servo__DR, CYREG_PRT0_DR
.set fw2_pwm_servo__INP_DIS, CYREG_PRT0_INP_DIS
.set fw2_pwm_servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set fw2_pwm_servo__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set fw2_pwm_servo__LCD_EN, CYREG_PRT0_LCD_EN
.set fw2_pwm_servo__MASK, 0x20
.set fw2_pwm_servo__PORT, 0
.set fw2_pwm_servo__PRT, CYREG_PRT0_PRT
.set fw2_pwm_servo__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set fw2_pwm_servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set fw2_pwm_servo__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set fw2_pwm_servo__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set fw2_pwm_servo__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set fw2_pwm_servo__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set fw2_pwm_servo__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set fw2_pwm_servo__PS, CYREG_PRT0_PS
.set fw2_pwm_servo__SHIFT, 5
.set fw2_pwm_servo__SLW, CYREG_PRT0_SLW

/* fw3_pwm_servo */
.set fw3_pwm_servo__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set fw3_pwm_servo__0__MASK, 0x04
.set fw3_pwm_servo__0__PC, CYREG_PRT0_PC2
.set fw3_pwm_servo__0__PORT, 0
.set fw3_pwm_servo__0__SHIFT, 2
.set fw3_pwm_servo__AG, CYREG_PRT0_AG
.set fw3_pwm_servo__AMUX, CYREG_PRT0_AMUX
.set fw3_pwm_servo__BIE, CYREG_PRT0_BIE
.set fw3_pwm_servo__BIT_MASK, CYREG_PRT0_BIT_MASK
.set fw3_pwm_servo__BYP, CYREG_PRT0_BYP
.set fw3_pwm_servo__CTL, CYREG_PRT0_CTL
.set fw3_pwm_servo__DM0, CYREG_PRT0_DM0
.set fw3_pwm_servo__DM1, CYREG_PRT0_DM1
.set fw3_pwm_servo__DM2, CYREG_PRT0_DM2
.set fw3_pwm_servo__DR, CYREG_PRT0_DR
.set fw3_pwm_servo__INP_DIS, CYREG_PRT0_INP_DIS
.set fw3_pwm_servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set fw3_pwm_servo__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set fw3_pwm_servo__LCD_EN, CYREG_PRT0_LCD_EN
.set fw3_pwm_servo__MASK, 0x04
.set fw3_pwm_servo__PORT, 0
.set fw3_pwm_servo__PRT, CYREG_PRT0_PRT
.set fw3_pwm_servo__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set fw3_pwm_servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set fw3_pwm_servo__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set fw3_pwm_servo__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set fw3_pwm_servo__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set fw3_pwm_servo__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set fw3_pwm_servo__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set fw3_pwm_servo__PS, CYREG_PRT0_PS
.set fw3_pwm_servo__SHIFT, 2
.set fw3_pwm_servo__SLW, CYREG_PRT0_SLW

/* flywheel_clock */
.set flywheel_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set flywheel_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set flywheel_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set flywheel_clock__CFG2_SRC_SEL_MASK, 0x07
.set flywheel_clock__INDEX, 0x00
.set flywheel_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set flywheel_clock__PM_ACT_MSK, 0x01
.set flywheel_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set flywheel_clock__PM_STBY_MSK, 0x01

/* fw1_PWM_PWMUDB */
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set fw1_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set fw1_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set fw1_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set fw1_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set fw1_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set fw1_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set fw1_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set fw1_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set fw1_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set fw1_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set fw1_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set fw1_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set fw1_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set fw1_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set fw1_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set fw1_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1

/* fw1_RPM_ISRPin */
.set fw1_RPM_ISRPin__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set fw1_RPM_ISRPin__0__MASK, 0x10
.set fw1_RPM_ISRPin__0__PC, CYREG_PRT3_PC4
.set fw1_RPM_ISRPin__0__PORT, 3
.set fw1_RPM_ISRPin__0__SHIFT, 4
.set fw1_RPM_ISRPin__AG, CYREG_PRT3_AG
.set fw1_RPM_ISRPin__AMUX, CYREG_PRT3_AMUX
.set fw1_RPM_ISRPin__BIE, CYREG_PRT3_BIE
.set fw1_RPM_ISRPin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set fw1_RPM_ISRPin__BYP, CYREG_PRT3_BYP
.set fw1_RPM_ISRPin__CTL, CYREG_PRT3_CTL
.set fw1_RPM_ISRPin__DM0, CYREG_PRT3_DM0
.set fw1_RPM_ISRPin__DM1, CYREG_PRT3_DM1
.set fw1_RPM_ISRPin__DM2, CYREG_PRT3_DM2
.set fw1_RPM_ISRPin__DR, CYREG_PRT3_DR
.set fw1_RPM_ISRPin__INP_DIS, CYREG_PRT3_INP_DIS
.set fw1_RPM_ISRPin__INTSTAT, CYREG_PICU3_INTSTAT
.set fw1_RPM_ISRPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set fw1_RPM_ISRPin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set fw1_RPM_ISRPin__LCD_EN, CYREG_PRT3_LCD_EN
.set fw1_RPM_ISRPin__MASK, 0x10
.set fw1_RPM_ISRPin__PORT, 3
.set fw1_RPM_ISRPin__PRT, CYREG_PRT3_PRT
.set fw1_RPM_ISRPin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set fw1_RPM_ISRPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set fw1_RPM_ISRPin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set fw1_RPM_ISRPin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set fw1_RPM_ISRPin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set fw1_RPM_ISRPin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set fw1_RPM_ISRPin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set fw1_RPM_ISRPin__PS, CYREG_PRT3_PS
.set fw1_RPM_ISRPin__SHIFT, 4
.set fw1_RPM_ISRPin__SLW, CYREG_PRT3_SLW
.set fw1_RPM_ISRPin__SNAP, CYREG_PICU3_SNAP

/* fw2_PWM_PWMUDB */
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set fw2_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set fw2_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set fw2_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set fw2_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set fw2_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set fw2_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set fw2_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set fw2_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set fw2_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set fw2_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set fw2_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set fw2_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set fw2_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set fw2_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set fw2_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* fw2_RPM_ISRPin */
.set fw2_RPM_ISRPin__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set fw2_RPM_ISRPin__0__MASK, 0x01
.set fw2_RPM_ISRPin__0__PC, CYREG_PRT2_PC0
.set fw2_RPM_ISRPin__0__PORT, 2
.set fw2_RPM_ISRPin__0__SHIFT, 0
.set fw2_RPM_ISRPin__AG, CYREG_PRT2_AG
.set fw2_RPM_ISRPin__AMUX, CYREG_PRT2_AMUX
.set fw2_RPM_ISRPin__BIE, CYREG_PRT2_BIE
.set fw2_RPM_ISRPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set fw2_RPM_ISRPin__BYP, CYREG_PRT2_BYP
.set fw2_RPM_ISRPin__CTL, CYREG_PRT2_CTL
.set fw2_RPM_ISRPin__DM0, CYREG_PRT2_DM0
.set fw2_RPM_ISRPin__DM1, CYREG_PRT2_DM1
.set fw2_RPM_ISRPin__DM2, CYREG_PRT2_DM2
.set fw2_RPM_ISRPin__DR, CYREG_PRT2_DR
.set fw2_RPM_ISRPin__INP_DIS, CYREG_PRT2_INP_DIS
.set fw2_RPM_ISRPin__INTSTAT, CYREG_PICU2_INTSTAT
.set fw2_RPM_ISRPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set fw2_RPM_ISRPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set fw2_RPM_ISRPin__LCD_EN, CYREG_PRT2_LCD_EN
.set fw2_RPM_ISRPin__MASK, 0x01
.set fw2_RPM_ISRPin__PORT, 2
.set fw2_RPM_ISRPin__PRT, CYREG_PRT2_PRT
.set fw2_RPM_ISRPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set fw2_RPM_ISRPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set fw2_RPM_ISRPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set fw2_RPM_ISRPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set fw2_RPM_ISRPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set fw2_RPM_ISRPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set fw2_RPM_ISRPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set fw2_RPM_ISRPin__PS, CYREG_PRT2_PS
.set fw2_RPM_ISRPin__SHIFT, 0
.set fw2_RPM_ISRPin__SLW, CYREG_PRT2_SLW
.set fw2_RPM_ISRPin__SNAP, CYREG_PICU2_SNAP

/* fw3_PWM_PWMUDB */
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set fw3_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set fw3_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set fw3_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set fw3_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set fw3_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set fw3_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set fw3_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set fw3_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set fw3_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set fw3_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set fw3_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set fw3_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set fw3_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set fw3_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set fw3_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* fw3_RPM_ISRPin */
.set fw3_RPM_ISRPin__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set fw3_RPM_ISRPin__0__MASK, 0x01
.set fw3_RPM_ISRPin__0__PC, CYREG_PRT0_PC0
.set fw3_RPM_ISRPin__0__PORT, 0
.set fw3_RPM_ISRPin__0__SHIFT, 0
.set fw3_RPM_ISRPin__AG, CYREG_PRT0_AG
.set fw3_RPM_ISRPin__AMUX, CYREG_PRT0_AMUX
.set fw3_RPM_ISRPin__BIE, CYREG_PRT0_BIE
.set fw3_RPM_ISRPin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set fw3_RPM_ISRPin__BYP, CYREG_PRT0_BYP
.set fw3_RPM_ISRPin__CTL, CYREG_PRT0_CTL
.set fw3_RPM_ISRPin__DM0, CYREG_PRT0_DM0
.set fw3_RPM_ISRPin__DM1, CYREG_PRT0_DM1
.set fw3_RPM_ISRPin__DM2, CYREG_PRT0_DM2
.set fw3_RPM_ISRPin__DR, CYREG_PRT0_DR
.set fw3_RPM_ISRPin__INP_DIS, CYREG_PRT0_INP_DIS
.set fw3_RPM_ISRPin__INTSTAT, CYREG_PICU0_INTSTAT
.set fw3_RPM_ISRPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set fw3_RPM_ISRPin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set fw3_RPM_ISRPin__LCD_EN, CYREG_PRT0_LCD_EN
.set fw3_RPM_ISRPin__MASK, 0x01
.set fw3_RPM_ISRPin__PORT, 0
.set fw3_RPM_ISRPin__PRT, CYREG_PRT0_PRT
.set fw3_RPM_ISRPin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set fw3_RPM_ISRPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set fw3_RPM_ISRPin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set fw3_RPM_ISRPin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set fw3_RPM_ISRPin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set fw3_RPM_ISRPin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set fw3_RPM_ISRPin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set fw3_RPM_ISRPin__PS, CYREG_PRT0_PS
.set fw3_RPM_ISRPin__SHIFT, 0
.set fw3_RPM_ISRPin__SLW, CYREG_PRT0_SLW
.set fw3_RPM_ISRPin__SNAP, CYREG_PICU0_SNAP

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
