#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May 19 21:01:10 2024
# Process ID: 5752
# Current directory: E:/vivado_project/switch_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22024 E:\vivado_project\switch_32\switch_32.xpr
# Log file: E:/vivado_project/switch_32/vivado.log
# Journal file: E:/vivado_project/switch_32\vivado.jou
# Running On: Sherlock, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/switch_32/switch_32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinxapp/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1546.160 ; gain = 348.008
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1602.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1639.957 ; gain = 37.750
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 5968000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2719.082 ; gain = 0.000
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Completed simulation data flow analysis
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.082 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.082 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2719.082 ; gain = 0.000
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_sop_11}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_vld_11}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_eop_11}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/rx_d_11}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
save_wave_config {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'send_mac_frame_11' is not declared [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v:465]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2746.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2746.168 ; gain = 0.000
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_sop_8}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_vld_8}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/wr_eop_8}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/rx_d_8}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
save_wave_config {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v:510]
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2772.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2772.418 ; gain = 0.000
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/rx_clk_1}} 
current_wave_config {switch_top_tb_behav.wcfg}
switch_top_tb_behav.wcfg
add_wave {{/tb1/rx_clk_11}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
save_wave_config {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_pre
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/tb1.v:510]
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2782.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2782.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
move_files -fileset sim_1 [get_files  E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
move_files [get_files  E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
"xvhdl --incr --relax -prj tb1_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w8_d4k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.afifo_w16_d32
Compiling module xil_defaultlib.port_in
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d16k
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module xil_defaultlib.interface_mux
Compiling module xil_defaultlib.frame_process
Compiling module xil_defaultlib.switch_pre
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w14_d1024
Compiling module xil_defaultlib.multi_user_fq
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.sram_w128_d2k
Compiling module xil_defaultlib.switch_sram
Compiling module xil_defaultlib.switch_core
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w144_d256
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w8_d4k
Compiling module xil_defaultlib.switch_post
Compiling module xil_defaultlib.switch_post_top
Compiling module xil_defaultlib.switch_top
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2782.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb1.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2782.699 ; gain = 0.000
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 3588000, Instance: tb1.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 22:18:05 2024...
