Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mRunning GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2 --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic --debug --mapping=true --load-pir=false --save-pir=false --net=asic --psim=true --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic --run-psim=false --trace=true --ctrl=true --bp=false --stat=false --arch=MyDesign --row=16 --col=8 --argin=64 --tokenout=32 --fifo-depth=20 --vfifo=4[0m
[pir] args=[--load-pir=false, --run-psim=true, --trace=true, --net=p2p, --stat=true, --psim-timeout=100000000, --vfifo=4, --row=8, --col=8, --topo=mesh, --routing-algo=dor, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=true, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic, --debug, --mapping=true, --load-pir=false, --save-pir=false, --net=asic, --psim=true, --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic, --run-psim=false, --trace=true, --ctrl=true, --bp=false, --stat=false, --arch=MyDesign, --row=16, --col=8, --argin=64, --tokenout=32, --fifo-depth=20, --vfifo=4]
[pir] Output directory set to [36m/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic[0m
[pir] [33mcreating output directory: [36m/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic[0m[0m
[pir] Finishing graph construction for GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2
[pir] Configuring spade MyDesign ...
New design elapsed time: 1977.271ms
[pir] Running 0-TestTraversal ...[pir] Finished 0-TestTraversal in 270.210526ms
[pir] Running 1-ControlPropogation ...[pir] Finished 1-ControlPropogation in 6.633615ms
[pir] Running 2-FringeElaboration ...[pir] Finished 2-FringeElaboration in 92.139792ms
[pir] Running 3-PIRIRDotCodegen ...[pir] Finished 3-PIRIRDotCodegen to [36mtop1.dot[0m in 367.087141ms
[pir] Running 4-DeadCodeElimination ...[pir] Finished 4-DeadCodeElimination in 492.421314ms
[pir] Running 5-ConstantExpressionEvaluation ...[pir] Finished 5-ConstantExpressionEvaluation in 183.86167ms
[pir] Running 6-ControlPropogation ...[pir] Finished 6-ControlPropogation in 2.202985ms
[pir] Running 7-IRCheck ...[pir] Finished 7-IRCheck in 275.599082ms
[pir] Running 8-PIRPrinter ...[pir] Finished 8-PIRPrinter to [36mIR1.txt[0m in 225.261318ms
[pir] Running 9-PIRIRDotCodegen ...[pir] Finished 9-PIRIRDotCodegen to [36mtop2.dot[0m in 177.561545ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 50.733406ms
[pir] Running 11-PIRIRDotCodegen ...[pir] Finished 11-PIRIRDotCodegen to [36mtop3.dot[0m in 166.696087ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 73.958065ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 1346.046302ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 362.913181ms
[pir] Running 15-PIRIRDotCodegen ...[pir] Finished 15-PIRIRDotCodegen to [36mtop4.dot[0m in 144.475453ms
[pir] Running 16-SimpleIRDotCodegen ...[pir] Finished 16-SimpleIRDotCodegen to [36msimple1.dot[0m in 187.826881ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 398.685508ms
[pir] Running 18-PIRIRDotCodegen ...[pir] Finished 18-PIRIRDotCodegen to [36mtop5.dot[0m in 730.393774ms
[pir] Running 19-MemoryAnalyzer ...[pir] Finished 19-MemoryAnalyzer in 144.239828ms
[pir] Running 20-ControllerRuntimeAnalyzer ...[pir] Finished 20-ControllerRuntimeAnalyzer in 252.435781ms
[pir] Running 21-CUStatistics ...[pir] Finished 21-CUStatistics to [36mstat.json[0m in 217.065019ms
[pir] Running 22-IgraphPartioner ...[pir] Finished 22-IgraphPartioner in 178.750903ms
[pir] Running 23-PIRIRDotCodegen ...[pir] Finished 23-PIRIRDotCodegen to [36mtop6.dot[0m in 830.516127ms
[pir] Running 24-SimpleIRDotCodegen ...[pir] Finished 24-SimpleIRDotCodegen to [36msimple2.dot[0m in 244.294503ms
[pir] Running 25-ControllerDotCodegen ...[pir] Finished 25-ControllerDotCodegen to [36mcontroller1.dot[0m in 1086.156227ms
[pir] Running 26-RouteThroughElimination ...[pir] Finished 26-RouteThroughElimination in 4342.286122ms
[pir] Running 27-DeadCodeElimination ...[pir] Finished 27-DeadCodeElimination in 2002.755586ms
[pir] Running 28-ControllerDotCodegen ...[pir] Finished 28-ControllerDotCodegen to [36mcontroller2.dot[0m in 884.11876ms
[pir] Running 29-PIRIRDotCodegen ...[pir] Finished 29-PIRIRDotCodegen to [36mtop7.dot[0m in 780.261835ms
[pir] Running 30-SimpleIRDotCodegen ...[pir] Finished 30-SimpleIRDotCodegen to [36msimple3.dot[0m in 177.683423ms
[pir] Running 31-PIRPrinter ...[pir] Finished 31-PIRPrinter to [36mIR2.txt[0m in 696.528249ms
[pir] Running 32-IRCheck ...[pir] Finished 32-IRCheck in 14.36107ms
[pir] Running 33-ContextInsertion ...[pir] Finished 33-ContextInsertion in 111.298273ms
[pir] Running 34-PIRIRDotCodegen ...[pir] Finished 34-PIRIRDotCodegen to [36mtop8.dot[0m in 1093.012399ms
[pir] Running 35-MemoryAnalyzer ...[pir] Finished 35-MemoryAnalyzer in 169.944961ms
[pir] Running 36-ControlAllocation ...[pir] Finished 36-ControlAllocation in 8516.830366ms
[pir] Running 37-ControlRegInsertion ...[pir] Finished 37-ControlRegInsertion in 374.209696ms
[pir] Running 38-MemoryAnalyzer ...[pir] Finished 38-MemoryAnalyzer in 335.149777ms
[pir] Running 39-PIRIRDotCodegen ...[pir] Finished 39-PIRIRDotCodegen to [36mtop9.dot[0m in 4362.31382ms
[pir] Running 40-ControlAllocation ...[pir] Finished 40-ControlAllocation in 2129.093178ms
[pir] Running 41-DeadCodeElimination ...[pir] Finished 41-DeadCodeElimination in 7461.115427ms
[pir] Running 42-PIRIRDotCodegen ...[pir] Finished 42-PIRIRDotCodegen to [36mtop10.dot[0m in 3436.867964ms
[pir] Running 43-ControlLowering ...[pir] Finished 43-ControlLowering in 579.844315ms
[pir] Running 44-PIRIRDotCodegen ...[pir] Finished 44-PIRIRDotCodegen to [36mtop11.dot[0m in 5410.283138ms
[pir] Running 45-IRCheck ...[pir] Finished 45-IRCheck in 194.240424ms
[pir] Running 46-ControllerPrinter ...[pir] Finished 46-ControllerPrinter to [36mcontroller.txt[0m in 1092.403043ms
[pir] Running 47-CUStatistics ...[pir] Finished 47-CUStatistics to [36mstat.json[0m in 301.537441ms
[pir] Running 48-PlastisimTraceCodegen ...[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic
[[33mtrace[0m] log in /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic/trace.log
[pir] Finished 48-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 15242.348806ms
[pir] Running 49-PlastisimLinkAnalyzer ...[pir] Finished 49-PlastisimLinkAnalyzer in 10371.226084ms
[pir] Running 50-PlastisimDotCodegen ...[pir] Finished 50-PlastisimDotCodegen to [36mpsim.dot[0m in 5168.9361ms
[pir] Running 51-PlastisimCountCheck ...[pir] Finished 51-PlastisimCountCheck in 414.042993ms
[pir] Running 52-ControllerDotCodegen ...[pir] Finished 52-ControllerDotCodegen to [36mcontroller.dot[0m in 2223.753759ms
[pir] Running 53-PIRIRDotCodegen ...[pir] Finished 53-PIRIRDotCodegen to [36mtop.dot[0m in 5479.06345ms
[pir] Running 54-SimpleIRDotCodegen ...[pir] Finished 54-SimpleIRDotCodegen to [36msimple.dot[0m in 648.609959ms
[pir] Running 55-PIRPrinter ...[pir] Finished 55-PIRPrinter to [36mIR.txt[0m in 5257.322835ms
[pir] Running 56-CUPruning ...[pir] Finished 56-CUPruning in 118.851496ms
[pir] Running 57-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 57-CUPlacer in 4.3513ms
[pir] Running 58-PIRNetworkDotCodegen ...[pir] Finished 58-PIRNetworkDotCodegen to [36mcontrol.dot[0m in 0.485804ms
[pir] Running 59-PIRNetworkDotCodegen ...[pir] Finished 59-PIRNetworkDotCodegen to [36mscalar.dot[0m in 0.184713ms
[pir] Running 60-PIRNetworkDotCodegen ...[pir] Finished 60-PIRNetworkDotCodegen to [36mvector.dot[0m in 0.179526ms
[pir] Running 61-TerminalCSVCodegen ...[pir] Finished 61-TerminalCSVCodegen to [36mnode.csv[0m in 407.988252ms
[pir] Running 62-LinkCSVCodegen ...[pir] Finished 62-LinkCSVCodegen to [36mlink.csv[0m in 4964.642975ms
[pir] Running 63-PlastisimDotCodegen ...[pir] Finished 63-PlastisimDotCodegen to [36mpsim.dot[0m in 5081.18587ms
[pir] Running 65-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic/
[pir] To run simulation manually, use following command, or use --run-psim to launch simulation automatically
[pir] [33m/home/yaqiz/plastisim/plastisim -f /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic/config.psim -c 100000000[0m
[pir] Finished 65-PlastisimConfigCodegen to [36mconfig.psim[0m in 5394.28058ms
[0m[[32msuccess[0m] [0mTotal time: 118 s, completed Jul 21, 2018 4:43:29 PM[0m
Changing to config directory: /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_2_asic
Added all names to the symbol table.
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 11
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 8
Set lat 1 from 0 to 9
Set lat 1 from 0 to 10
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
Parsed definitions of all elements.
Total of 119 links:
  0: SRAM399
    
  1: SRAM398
    
  2: SRAM397
    
  3: SRAM396
    
  4: SRAM395
    
  5: SRAM394
    
  6: SRAM393
    
  7: SRAM392
    
  8: SRAM173
    
  9: DramAddress196
    
  10: RetimingFIFO2143
    
  11: RetimingFIFO2883
    
  12: RetimingFIFO2090
    
  13: RetimingFIFO2825
    
  14: RetimingFIFO2803
    
  15: RetimingFIFO2744
    
  16: RetimingFIFO2722
    
  17: RetimingFIFO2663
    
  18: RetimingFIFO2641
    
  19: RetimingFIFO2582
    
  20: RetimingFIFO2560
    
  21: RetimingFIFO4654
    
  22: RetimingFIFO4616
    
  23: RetimingFIFO4752
    
  24: RetimingFIFO4714
    
  25: RetimingFIFO4742
    
  26: RetimingFIFO4644
    
  27: RetimingFIFO4446
    
  28: RetimingFIFO4408
    
  29: RetimingFIFO4544
    
  30: RetimingFIFO4506
    
  31: RetimingFIFO4534
    
  32: RetimingFIFO4436
    
  33: RetimingFIFO4238
    
  34: RetimingFIFO4200
    
  35: RetimingFIFO4336
    
  36: RetimingFIFO4298
    
  37: RetimingFIFO4326
    
  38: RetimingFIFO4228
    
  39: RetimingFIFO2971
    
  40: RetimingFIFO3241
    
  41: RetimingFIFO3453
    
  42: RetimingFIFO3665
    
  43: RetimingFIFO3877
    
  44: RetimingFIFO3213
    
  45: RetimingFIFO3425
    
  46: RetimingFIFO3637
    
  47: RetimingFIFO3849
    
  48: RetimingFIFO3821
    
  49: RetimingFIFO3609
    
  50: RetimingFIFO3397
    
  51: RetimingFIFO3185
    
  52: RetimingFIFO3157
    
  53: RetimingFIFO3381
    
  54: RetimingFIFO3593
    
  55: RetimingFIFO3805
    
  56: RetimingFIFO4020
    
  57: RetimingFIFO4118
    
  58: RetimingFIFO4090
    
  59: RetimingFIFO4128
    
  60: RetimingFIFO3992
    
  61: RetimingFIFO4030
    
  62: DramAddress1451
    
  63: StreamOut264
    
  64: StreamOut187
    
  65: StreamOut93
    
  66: StreamOut1428
    
  67: StreamOut31
    
  68: RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091
    
  69: RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099
    
  70: RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487
    
  71: RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371
    
  72: SRAM391
    
  73: SRAM390
    
  74: SRAM389
    
  75: SRAM388
    
  76: SRAM387
    
  77: SRAM386
    
  78: SRAM385
    
  79: SRAM384
    
  80: SRAM21
    
  81: SRAM22
    
  82: SRAM23
    
  83: SRAM24
    
  84: SRAM25
    
  85: SRAM26
    
  86: SRAM27
    
  87: SRAM28
    
  88: SRAM380
    
  89: SRAM381
    
  90: SRAM382
    
  91: SRAM383
    
  92: StreamOut265
    
  93: StreamOut188
    
  94: StreamOut94
    
  95: StreamOut1429
    
  96: StreamOut32
    
  97: DramAddress290
    
  98: RetimingFIFO3251_RetimingFIFO3280_RetimingFIFO3309
    
  99: RetimingFIFO3463_RetimingFIFO3492_RetimingFIFO3521
    
  100: RetimingFIFO3675_RetimingFIFO3704_RetimingFIFO3733
    
  101: RetimingFIFO3887_RetimingFIFO3916_RetimingFIFO3945
    
  102: SRAM155
    
  103: SRAM154
    
  104: SRAM354
    
  105: SRAM353
    
  106: SRAM176
    
  107: SRAM175
    
  108: SRAM174
    
  109: SRAM177
    
  110: RetimingFIFO2153_RetimingFIFO2207
    
  111: RetimingFIFO2893_RetimingFIFO2947
    
  112: DramAddress42
    
  113: DramAddress104
    
  114: StreamIn1431
    
  115: ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866
    
  116: TokenOut1649
    
  117: StreamOut1430
    
  118: StreamIn266
    
Total of 109 nodes:
  0: CE9933
    [StreamOut32 *8 /1] [StreamOut31 *8 /1]  => [RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371] 
  1: CE9947
    [StreamOut94 *8 /1] [StreamOut93 *8 /1]  => [RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487] 
  2: CE9961
    [StreamOut188 *32 /1] [StreamOut187 *32 /1]  => [RetimingFIFO2971] 
  3: CE10645
    [RetimingFIFO2971 *1 /1]  => [SRAM173] 
  4: CE10635
    [SRAM173 *1024 /1]  => [RetimingFIFO3821] 
  5: CE10655
    [SRAM173 *1024 /1]  => [RetimingFIFO3609] 
  6: CE10665
    [SRAM173 *1024 /1]  => [RetimingFIFO3397] 
  7: CE10675
    [SRAM173 *1024 /1]  => [RetimingFIFO3185] 
  8: CE9975
    [StreamOut265 *8 /1] [StreamOut264 *8 /1]  => [StreamIn266] 
  9: CE10187
    [StreamIn266 *1 /1]  => [RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099] [RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091] 
  10: CE10697
    [RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091 *1 /1] [RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099 *1 /1]  => [SRAM174] 
  11: CE10685
    [SRAM174 *1024 /1]  => [RetimingFIFO3157] 
  12: CE10721
    [RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091 *1 /1] [RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099 *1 /1]  => [SRAM175] 
  13: CE10709
    [SRAM175 *1024 /1]  => [RetimingFIFO3381] 
  14: CE10745
    [RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091 *1 /1] [RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099 *1 /1]  => [SRAM176] 
  15: CE10733
    [SRAM176 *1024 /1]  => [RetimingFIFO3593] 
  16: CE10769
    [RetimingFIFO3020_RetimingFIFO3045_RetimingFIFO3068_RetimingFIFO3091 *1 /1] [RetimingFIFO3029_RetimingFIFO3053_RetimingFIFO3076_RetimingFIFO3099 *1 /1]  => [SRAM177] 
  17: CE10757
    [SRAM177 *1024 /1]  => [RetimingFIFO3805] 
  18: CE10013
     => [DramAddress196] [DramAddress1451] [DramAddress290] [DramAddress42] [DramAddress104] [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866] 
  19: CE10029
    [TokenOut1649 *1 /1]  => 
  20: CE10067
    [DramAddress1451 *128 /1]  => [StreamOut1429] [StreamOut1428] 
  21: CE10081
    [DramAddress42 *1 /1]  => [StreamOut32] [StreamOut31] 
  22: CE10095
    [DramAddress104 *1 /1]  => [StreamOut94] [StreamOut93] 
  23: CE10153
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8 /1] [DramAddress196 *8 /1]  => [StreamOut188] [StreamOut187] 
  24: CE10171
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *4096 /1] [DramAddress290 *4096 /1]  => [StreamOut265] [StreamOut264] 
  25: CE10413
    [RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371 *1 /1]  => [SRAM21] 
  26: CE10401
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM21 *8192 /1]  => [RetimingFIFO3241] 
  27: CE10437
    [RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371 *1 /1]  => [SRAM22] 
  28: CE10425
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM22 *8192 /1]  => [RetimingFIFO3453] 
  29: CE10461
    [RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371 *1 /1]  => [SRAM23] 
  30: CE10449
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM23 *8192 /1]  => [RetimingFIFO3665] 
  31: CE10485
    [RetimingFIFO2284_RetimingFIFO2313_RetimingFIFO2342_RetimingFIFO2371 *1 /1]  => [SRAM24] 
  32: CE10473
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM24 *8192 /1]  => [RetimingFIFO3877] 
  33: CE10509
    [RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487 *1 /1]  => [SRAM25] 
  34: CE10497
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM25 *8192 /1]  => [RetimingFIFO3213] 
  35: CE10533
    [RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487 *1 /1]  => [SRAM26] 
  36: CE10521
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM26 *8192 /1]  => [RetimingFIFO3425] 
  37: CE10557
    [RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487 *1 /1]  => [SRAM27] 
  38: CE10545
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM27 *8192 /1]  => [RetimingFIFO3637] 
  39: CE10581
    [RetimingFIFO2400_RetimingFIFO2429_RetimingFIFO2458_RetimingFIFO2487 *1 /1]  => [SRAM28] 
  40: CE10569
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [SRAM28 *8192 /1]  => [RetimingFIFO3849] 
  41: CE10205
    [RetimingFIFO3157 *1 /1] [RetimingFIFO3185 *1 /1] [RetimingFIFO3213 *1 /1] [RetimingFIFO3241 *1 /1]  => [RetimingFIFO3251_RetimingFIFO3280_RetimingFIFO3309] 
  42: CE10227
    [RetimingFIFO3381 *1 /1] [RetimingFIFO3397 *1 /1] [RetimingFIFO3425 *1 /1] [RetimingFIFO3453 *1 /1]  => [RetimingFIFO3463_RetimingFIFO3492_RetimingFIFO3521] 
  43: CE10249
    [RetimingFIFO3593 *1 /1] [RetimingFIFO3609 *1 /1] [RetimingFIFO3637 *1 /1] [RetimingFIFO3665 *1 /1]  => [RetimingFIFO3675_RetimingFIFO3704_RetimingFIFO3733] 
  44: CE10271
    [RetimingFIFO3805 *1 /1] [RetimingFIFO3821 *1 /1] [RetimingFIFO3849 *1 /1] [RetimingFIFO3877 *1 /1]  => [RetimingFIFO3887_RetimingFIFO3916_RetimingFIFO3945] 
  45: CE10831
    [RetimingFIFO3251_RetimingFIFO3280_RetimingFIFO3309 *1 /1]  => [SRAM380] 
  46: CE10821
    [SRAM380 *512 /1]  => [RetimingFIFO4020] 
  47: CE10851
    [RetimingFIFO3251_RetimingFIFO3280_RetimingFIFO3309 *1 /1]  => [SRAM381] 
  48: CE10841
    [SRAM381 *512 /1]  => [RetimingFIFO4118] 
  49: CE10871
    [RetimingFIFO3251_RetimingFIFO3280_RetimingFIFO3309 *1 /1]  => [SRAM382] 
  50: CE10881
    [SRAM382 *512 /1]  => [RetimingFIFO3992] 
  51: CE10861
    [SRAM382 *512 /1]  => [RetimingFIFO4090] 
  52: CE10901
    [RetimingFIFO3463_RetimingFIFO3492_RetimingFIFO3521 *1 /1]  => [SRAM383] 
  53: CE10891
    [SRAM383 *512 /1]  => [RetimingFIFO4228] 
  54: CE10921
    [RetimingFIFO3463_RetimingFIFO3492_RetimingFIFO3521 *1 /1]  => [SRAM384] 
  55: CE10911
    [SRAM384 *512 /1]  => [RetimingFIFO4326] 
  56: CE10941
    [RetimingFIFO3463_RetimingFIFO3492_RetimingFIFO3521 *1 /1]  => [SRAM385] 
  57: CE10951
    [SRAM385 *512 /1]  => [RetimingFIFO4200] 
  58: CE10931
    [SRAM385 *512 /1]  => [RetimingFIFO4298] 
  59: CE10971
    [RetimingFIFO3675_RetimingFIFO3704_RetimingFIFO3733 *1 /1]  => [SRAM386] 
  60: CE10961
    [SRAM386 *512 /1]  => [RetimingFIFO4436] 
  61: CE10991
    [RetimingFIFO3675_RetimingFIFO3704_RetimingFIFO3733 *1 /1]  => [SRAM387] 
  62: CE10981
    [SRAM387 *512 /1]  => [RetimingFIFO4534] 
  63: CE11011
    [RetimingFIFO3675_RetimingFIFO3704_RetimingFIFO3733 *1 /1]  => [SRAM388] 
  64: CE11021
    [SRAM388 *512 /1]  => [RetimingFIFO4408] 
  65: CE11001
    [SRAM388 *512 /1]  => [RetimingFIFO4506] 
  66: CE11041
    [RetimingFIFO3887_RetimingFIFO3916_RetimingFIFO3945 *1 /1]  => [SRAM389] 
  67: CE11031
    [SRAM389 *512 /1]  => [RetimingFIFO4644] 
  68: CE11061
    [RetimingFIFO3887_RetimingFIFO3916_RetimingFIFO3945 *1 /1]  => [SRAM390] 
  69: CE11051
    [SRAM390 *512 /1]  => [RetimingFIFO4742] 
  70: CE11081
    [RetimingFIFO3887_RetimingFIFO3916_RetimingFIFO3945 *1 /1]  => [SRAM391] 
  71: CE11091
    [SRAM391 *512 /1]  => [RetimingFIFO4616] 
  72: CE11071
    [SRAM391 *512 /1]  => [RetimingFIFO4714] 
  73: CE10289
    [RetimingFIFO3992 *1 /1] [RetimingFIFO4020 *1 /1]  => [RetimingFIFO4030] 
  74: CE10303
    [RetimingFIFO4090 *1 /1] [RetimingFIFO4118 *1 /1]  => [RetimingFIFO4128] 
  75: CE10317
    [RetimingFIFO4200 *1 /1] [RetimingFIFO4228 *1 /1]  => [RetimingFIFO4238] 
  76: CE10331
    [RetimingFIFO4298 *1 /1] [RetimingFIFO4326 *1 /1]  => [RetimingFIFO4336] 
  77: CE10345
    [RetimingFIFO4408 *1 /1] [RetimingFIFO4436 *1 /1]  => [RetimingFIFO4446] 
  78: CE10359
    [RetimingFIFO4506 *1 /1] [RetimingFIFO4534 *1 /1]  => [RetimingFIFO4544] 
  79: CE10373
    [RetimingFIFO4616 *1 /1] [RetimingFIFO4644 *1 /1]  => [RetimingFIFO4654] 
  80: CE10387
    [RetimingFIFO4714 *1 /1] [RetimingFIFO4742 *1 /1]  => [RetimingFIFO4752] 
  81: CE11111
    [RetimingFIFO4030 *1 /1]  => [SRAM392] 
  82: CE11101
    [SRAM392 *1024 /1]  => [RetimingFIFO2560] 
  83: CE11131
    [RetimingFIFO4128 *1 /1]  => [SRAM393] 
  84: CE11121
    [SRAM393 *1024 /1]  => [RetimingFIFO2582] 
  85: CE11151
    [RetimingFIFO4238 *1 /1]  => [SRAM394] 
  86: CE11141
    [SRAM394 *1024 /1]  => [RetimingFIFO2641] 
  87: CE11171
    [RetimingFIFO4336 *1 /1]  => [SRAM395] 
  88: CE11161
    [SRAM395 *1024 /1]  => [RetimingFIFO2663] 
  89: CE11191
    [RetimingFIFO4446 *1 /1]  => [SRAM396] 
  90: CE11181
    [SRAM396 *1024 /1]  => [RetimingFIFO2722] 
  91: CE11211
    [RetimingFIFO4544 *1 /1]  => [SRAM397] 
  92: CE11201
    [SRAM397 *1024 /1]  => [RetimingFIFO2744] 
  93: CE11231
    [RetimingFIFO4654 *1 /1]  => [SRAM398] 
  94: CE11221
    [SRAM398 *1024 /1]  => [RetimingFIFO2803] 
  95: CE11251
    [RetimingFIFO4752 *1 /1]  => [SRAM399] 
  96: CE11241
    [SRAM399 *1024 /1]  => [RetimingFIFO2825] 
  97: CE10037
    [StreamIn1431 *1 /1]  => [TokenOut1649] 
  98: CE10625
    [RetimingFIFO2153_RetimingFIFO2207 *1 /1]  => [SRAM155] 
  99: CE10615
    [SRAM155 *1024 /1]  => [RetimingFIFO2143] 
  100: CE10791
    [RetimingFIFO2893_RetimingFIFO2947 *1 /1]  => [SRAM353] 
  101: CE10781
    [SRAM353 *1024 /1]  => [RetimingFIFO2090] 
  102: CE10051
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [RetimingFIFO2090 *1 /1] [RetimingFIFO2143 *1 /1]  => [RetimingFIFO2153_RetimingFIFO2207] 
  103: CE10603
    [ArgIn1799_ArgIn2017_ArgIn1983_ArgIn7230_ArgIn7314_ArgIn7394_ArgIn7474_ArgIn7554_ArgIn7638_ArgIn7718_ArgIn7798_ArgIn7866 *8192 /1] [RetimingFIFO2153_RetimingFIFO2207 *1 /1]  => [SRAM154] 
  104: CE10591
    [SRAM154 *1024 /1]  => [StreamOut1430] 
  105: CE9991
    [StreamOut1429 *8 /1] [StreamOut1430 *1 /1] [StreamOut1428 *8 /1]  => [StreamIn1431] 
  106: CE10811
    [RetimingFIFO2893_RetimingFIFO2947 *1 /1]  => [SRAM354] 
  107: CE10801
    [SRAM354 *1024 /1]  => [RetimingFIFO2883] 
  108: CE10123
    [RetimingFIFO2560 *1 /1] [RetimingFIFO2582 *1 /1] [RetimingFIFO2641 *1 /1] [RetimingFIFO2663 *1 /1] [RetimingFIFO2722 *1 /1] [RetimingFIFO2744 *1 /1] [RetimingFIFO2803 *1 /1] [RetimingFIFO2825 *1 /1] [RetimingFIFO2883 *1 /1]  => [RetimingFIFO2893_RetimingFIFO2947] 

DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
350000...
360000...
370000...
380000...
390000...
400000...
410000...
420000...
430000...
440000...
450000...
460000...
470000...
480000...
490000...
500000...
510000...
520000...
530000...
540000...
550000...
560000...
570000...
580000...
590000...
600000...
610000...
620000...
630000...
640000...
650000...
660000...
670000...
680000...
690000...
700000...
710000...
720000...
730000...
740000...
750000...
760000...
770000...
780000...
790000...
800000...
810000...
820000...
830000...
840000...
850000...
860000...
870000...
880000...
890000...
900000...
910000...
920000...
930000...
940000...
950000...
960000...
970000...
980000...
990000...
1000000...
1010000...
1020000...
1030000...
1040000...
1050000...
1060000...
1070000...
Simulation complete at cycle: 1077825
CE9933: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE9947: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE9961: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:      256 Expected Active:      256
	     256      256 
	DRAM:   0.02 GB/s (  0.02 GB/s R,   0.00 GB/s W)
CE10645: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:      256 Expected Active:      256
	     256 
CE10635: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE10655: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE10665: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE10675: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE9975: Active:   3.0 Stalled:   0.0 Starved:  96.1 Total Active:    32768 Expected Active:    32768
	   32768    32768 
	DRAM:   1.95 GB/s (  1.95 GB/s R,   0.00 GB/s W)
CE10187: Active:   3.0 Stalled:   0.0 Starved:  97.0 Total Active:    32768 Expected Active:    32768
	   32768 
CE10697: Active:   3.0 Stalled:   0.0 Starved:  97.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE10685: Active:   0.8 Stalled:  95.7 Starved:   3.6 Total Active:     8192 Expected Active:     8192
	    8192 
CE10721: Active:   3.0 Stalled:   0.0 Starved:  97.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE10709: Active:   0.8 Stalled:  95.7 Starved:   3.6 Total Active:     8192 Expected Active:     8192
	    8192 
CE10745: Active:   3.0 Stalled:   0.0 Starved:  97.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE10733: Active:   0.8 Stalled:  95.7 Starved:   3.6 Total Active:     8192 Expected Active:     8192
	    8192 
CE10769: Active:   3.0 Stalled:   0.0 Starved:  97.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE10757: Active:   0.8 Stalled:  95.7 Starved:   3.6 Total Active:     8192 Expected Active:     8192
	    8192 
CE10013: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	
CE10029: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE10067: Active:   0.0 Stalled:  99.9 Starved:   0.1 Total Active:      128 Expected Active:      128
	     128 
CE10081: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE10095: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE10153: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
CE10171: Active:   0.4 Stalled:   3.5 Starved:  96.1 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE10413: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10401: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10437: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10425: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10461: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10449: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10485: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10473: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10509: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10497: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10533: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10521: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10557: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10545: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10581: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE10569: Active:   0.8 Stalled:  96.2 Starved:   3.0 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10205: Active:   0.8 Stalled:  95.9 Starved:   3.4 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE10227: Active:   0.8 Stalled:  95.9 Starved:   3.4 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE10249: Active:   0.8 Stalled:  95.9 Starved:   3.4 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE10271: Active:   0.8 Stalled:  95.9 Starved:   3.4 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE10831: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10821: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10851: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10841: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10871: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10881: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10861: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10901: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10891: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10921: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10911: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10941: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10951: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10931: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10971: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10961: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10991: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10981: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11011: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE11021: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11001: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11041: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE11031: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11061: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE11051: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11081: Active:   0.8 Stalled:  96.1 Starved:   3.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE11091: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11071: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE10289: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10303: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10317: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10331: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10345: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10359: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10373: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE10387: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE11111: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11101: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11131: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11121: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11151: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11141: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11171: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11161: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11191: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11181: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11211: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11201: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11231: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11221: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE11251: Active:  48.6 Stalled:  49.4 Starved:   2.0 Total Active:   524288 Expected Active:   524288
	  524288 
CE11241: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE10037: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024 
CE10625: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10615: Active:   0.8 Stalled:  99.2 Starved:   0.0 Total Active:     8209 Expected Active:     8192
	    8192 
CE10791: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE10781: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE10051: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192     8192     8193 
CE10603: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE10591: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024 
CE9991: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024     1024     1024 
	DRAM:   0.06 GB/s (  0.00 GB/s R,   0.06 GB/s W)
CE10811: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE10801: Active:  97.3 Stalled:   0.8 Starved:   1.9 Total Active:  1048593 Expected Active:  1048576
	 1048576 
CE10123: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576  1048576  1048576  1048576  1048576  1048576  1048576  1048577 
Total DRAM:	   2.02 GB/s (  1.96 GB/s R,   0.06 GB/s W)
-------------PASS (DONE)------------
