Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri May  7 09:52:00 2021
| Host              : LAPTOP-POK8F54O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.685        0.000                      0                  589        0.030        0.000                      0                  589        0.465        0.000                       0                   440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_out2_5x_clk_wiz_0  {0.000 3.077}        6.154           162.500         
  clk_out_clk_wiz_0      {0.000 7.692}        15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         
clk_i_1                  {0.000 3.077}        6.154           162.496         
  clk_out5x_clk_wiz_1    {0.000 1.538}        3.077           324.992         
  clkfbout_clk_wiz_1     {0.000 3.077}        6.154           162.496         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out2_5x_clk_wiz_0        3.544        0.000                      0                  137        0.031        0.000                      0                  137        1.375        0.000                       0                   158  
  clk_out_clk_wiz_0           13.105        0.000                      0                  392        0.033        0.000                      0                  392        7.417        0.000                       0                   268  
  clkfbout_clk_wiz_0                                                                                                                                                       8.621        0.000                       0                     3  
clk_i_1                                                                                                                                                                    1.231        0.000                       0                     1  
  clk_out5x_clk_wiz_1                                                                                                                                                      0.465        0.000                       0                     6  
  clkfbout_clk_wiz_1                                                                                                                                                       4.775        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0      clk_out2_5x_clk_wiz_0        0.685        0.000                      0                   60        0.030        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_5x_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.116ns (5.013%)  route 2.198ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 5.820 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.108ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.335ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.694    -0.108    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y54         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.008 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/Q
                         net (fo=20, routed)          2.198     2.206    uihdmitx_inst/Inst_clk_oserdese3_10to1/SR[0]
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.524     5.820    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[0]/C
                         clock pessimism              0.082     5.902    
                         clock uncertainty           -0.069     5.833    
    SLICE_X49Y87         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     5.750    uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.750    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.116ns (5.013%)  route 2.198ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 5.820 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.108ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.335ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.694    -0.108    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y54         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.008 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/Q
                         net (fo=20, routed)          2.198     2.206    uihdmitx_inst/Inst_clk_oserdese3_10to1/SR[0]
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.524     5.820    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[1]/C
                         clock pessimism              0.082     5.902    
                         clock uncertainty           -0.069     5.833    
    SLICE_X49Y87         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     5.750    uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.750    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.116ns (5.013%)  route 2.198ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 5.820 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.108ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.335ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.694    -0.108    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y54         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.008 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/Q
                         net (fo=20, routed)          2.198     2.206    uihdmitx_inst/Inst_clk_oserdese3_10to1/SR[0]
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.524     5.820    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
                         clock pessimism              0.082     5.902    
                         clock uncertainty           -0.069     5.833    
    SLICE_X49Y87         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     5.750    uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.750    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.116ns (5.013%)  route 2.198ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 5.820 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.108ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.335ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.694    -0.108    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y54         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.008 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/Q
                         net (fo=20, routed)          2.198     2.206    uihdmitx_inst/Inst_clk_oserdese3_10to1/SR[0]
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.524     5.820    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[3]/C
                         clock pessimism              0.082     5.902    
                         clock uncertainty           -0.069     5.833    
    SLICE_X49Y87         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     5.750    uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.750    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.117ns (5.735%)  route 1.923ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.409ns = ( 5.745 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.732    -0.070    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.047 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/Q
                         net (fo=2, routed)           1.923     1.970    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     5.745    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.129     5.873    
                         clock uncertainty           -0.069     5.804    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                     -0.077     5.727    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          5.727    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.117ns (5.735%)  route 1.923ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.409ns = ( 5.745 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.732    -0.070    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.047 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/Q
                         net (fo=2, routed)           1.923     1.970    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     5.745    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.129     5.873    
                         clock uncertainty           -0.069     5.804    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                     -0.066     5.738    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.114ns (6.481%)  route 1.645ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.409ns = ( 5.745 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.732    -0.070    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.044 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=2, routed)           1.645     1.689    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     5.745    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.129     5.873    
                         clock uncertainty           -0.069     5.804    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.256     5.548    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.114ns (6.291%)  route 1.698ns (93.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.409ns = ( 5.745 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.732    -0.070    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.044 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=2, routed)           1.698     1.742    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     5.745    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.129     5.873    
                         clock uncertainty           -0.069     5.804    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                     -0.150     5.654    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.424ns (23.031%)  route 1.417ns (76.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 5.799 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.105ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.335ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.309ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.697    -0.105    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.012 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[2]/Q
                         net (fo=1, routed)           1.159     1.171    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg_n_0_[2]
    SLICE_X49Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.287 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2/O
                         net (fo=1, routed)           0.231     1.518    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     1.709 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.027     1.736    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.503     5.799    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
                         clock pessimism              0.197     5.995    
                         clock uncertainty           -0.069     5.926    
    SLICE_X50Y57         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.985    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -1.736    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.117ns (7.592%)  route 1.424ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 5.749 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.091ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.335ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.309ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.711    -0.091    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.026 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/Q
                         net (fo=1, routed)           1.424     1.450    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864     3.849 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     4.221    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.296 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.453     5.749    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.082     5.831    
                         clock uncertainty           -0.069     5.762    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                     -0.027     5.735    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          5.735    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  4.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.049ns (15.655%)  route 0.264ns (84.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.043ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      0.692ns (routing 0.127ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.142ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.692    -0.034    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.015 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.264     0.279    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.885    -0.043    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.187     0.144    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.104     0.248    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.049ns (13.351%)  route 0.318ns (86.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns
    Source Clock Delay      (SCD):    -0.026ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      0.700ns (routing 0.127ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.700    -0.026    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.023 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.318     0.341    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.886    -0.042    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.187     0.145    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.159     0.304    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.049ns (13.208%)  route 0.322ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns
    Source Clock Delay      (SCD):    -0.026ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      0.700ns (routing 0.127ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.700    -0.026    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.023 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.322     0.345    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.886    -0.042    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.187     0.145    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.160     0.305    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.094ns (37.302%)  route 0.158ns (62.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.065ns
    Source Clock Delay      (SCD):    -0.025ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      0.701ns (routing 0.127ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.701    -0.025    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.024 r  uihdmitx_inst/Inst_d0_serializer_10_1/count_reg[0]/Q
                         net (fo=9, routed)           0.075     0.099    uihdmitx_inst/Inst_d0_serializer_10_1/count[0]
    SLICE_X51Y59         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     0.114 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[0]_i_2__1/O
                         net (fo=1, routed)           0.067     0.181    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[0]_i_2__1_n_0
    SLICE_X51Y60         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     0.211 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.227    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[0]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.863    -0.065    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
                         clock pessimism              0.187     0.122    
    SLICE_X51Y60         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.178    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_qq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.038ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      0.688ns (routing 0.127ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.142ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.688    -0.038    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.011 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/Q
                         net (fo=1, routed)           0.103     0.114    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg_n_0_[3]
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_qq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.828    -0.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_qq_reg[3]/C
                         clock pessimism              0.108     0.008    
    SLICE_X50Y57         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.063    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_qq_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.049ns (24.378%)  route 0.152ns (75.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.093ns
    Source Clock Delay      (SCD):    -0.046ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.680ns (routing 0.127ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.142ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.680    -0.046    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X49Y52         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.003 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/Q
                         net (fo=1, routed)           0.152     0.155    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg_n_0_[7]
    SLICE_X50Y52         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.835    -0.093    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X50Y52         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[7]/C
                         clock pessimism              0.139     0.046    
    SLICE_X50Y52         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.101    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.086ns
    Source Clock Delay      (SCD):    -0.032ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.694ns (routing 0.127ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.142ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.694    -0.032    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.017 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/Q
                         net (fo=1, routed)           0.149     0.166    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg_n_0_[4]
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.842    -0.086    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[4]/C
                         clock pessimism              0.139     0.053    
    SLICE_X51Y59         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.109    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.093ns (62.838%)  route 0.055ns (37.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.080ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.142ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.706    -0.020    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.028 f  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/Q
                         net (fo=6, routed)           0.039     0.067    uihdmitx_inst/Inst_clk_oserdese3_10to1/Q[2]
    SLICE_X49Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.112 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1__2/O
                         net (fo=1, routed)           0.016     0.128    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1__2_n_0
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.848    -0.080    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                         clock pessimism              0.093     0.013    
    SLICE_X49Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.069    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.111ns (70.701%)  route 0.046ns (29.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.083ns
    Source Clock Delay      (SCD):    -0.028ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.142ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.698    -0.028    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.020 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg[9]/Q
                         net (fo=1, routed)           0.035     0.055    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_qq_reg_n_0_[9]
    SLICE_X51Y59         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     0.118 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_2__1/O
                         net (fo=1, routed)           0.011     0.129    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_2__1_n_0
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.845    -0.083    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism              0.097     0.014    
    SLICE_X51Y59         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.070    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.103ns (67.320%)  route 0.050ns (32.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.080ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.142ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.706    -0.020    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.028 f  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/Q
                         net (fo=6, routed)           0.039     0.067    uihdmitx_inst/Inst_clk_oserdese3_10to1/Q[2]
    SLICE_X49Y87         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.055     0.122 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1__2/O
                         net (fo=1, routed)           0.011     0.133    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1__2_n_0
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.848    -0.080    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                         clock pessimism              0.093     0.013    
    SLICE_X49Y87         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.069    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_5x_clk_wiz_0
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     BUFGCE/I            n/a            1.379         6.154       4.775      BUFGCE_X1Y0           instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[3]/C
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X50Y54          uihdmitx_inst/Inst_clk_oserdese3_10to1/rstq_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X50Y54          uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X50Y54          uihdmitx_inst/Inst_clk_oserdese3_10to1/rstq_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X50Y54          uihdmitx_inst/Inst_clk_oserdese3_10to1/rstqq_reg/C
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         1.142       1.375      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         1.136       1.381      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         1.131       1.386      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         1.126       1.391      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.811       1.936      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.810       1.937      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.805       1.942      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.803       1.944      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.289ns (14.603%)  route 1.690ns (85.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 15.048 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.065ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.335ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.737    -0.065    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X55Y45         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.051 f  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/Q
                         net (fo=31, routed)          0.808     0.859    uihdmitx_inst/Inst_TMDSEncoder_red/Inst_TMDSEncoder_blue/c0_dd
    SLICE_X51Y56         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     1.032 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_1/O
                         net (fo=30, routed)          0.882     1.914    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[0]_0[0]
    SLICE_X53Y50         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.522    15.048    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y50         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/C
                         clock pessimism              0.134    15.182    
                         clock uncertainty           -0.079    15.103    
    SLICE_X53Y50         FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.084    15.019    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.289ns (14.603%)  route 1.690ns (85.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 15.048 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.065ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.335ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.737    -0.065    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X55Y45         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.051 f  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/Q
                         net (fo=31, routed)          0.808     0.859    uihdmitx_inst/Inst_TMDSEncoder_red/Inst_TMDSEncoder_blue/c0_dd
    SLICE_X51Y56         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     1.032 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_1/O
                         net (fo=30, routed)          0.882     1.914    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[0]_0[0]
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.522    15.048    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[3]/C
                         clock pessimism              0.134    15.182    
                         clock uncertainty           -0.079    15.103    
    SLICE_X53Y50         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    15.019    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.289ns (14.603%)  route 1.690ns (85.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 15.048 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.065ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.335ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.737    -0.065    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X55Y45         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.051 f  uihdmitx_inst/Inst_TMDSEncoder_red/c0_dd_reg/Q
                         net (fo=31, routed)          0.808     0.859    uihdmitx_inst/Inst_TMDSEncoder_red/Inst_TMDSEncoder_blue/c0_dd
    SLICE_X51Y56         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     1.032 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_1/O
                         net (fo=30, routed)          0.882     1.914    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[0]_0[0]
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.522    15.048    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/C
                         clock pessimism              0.134    15.182    
                         clock uncertainty           -0.079    15.103    
    SLICE_X53Y50         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084    15.019    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.757ns (34.535%)  route 1.435ns (65.465%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.349ns = ( 15.035 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.089ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.309ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.713    -0.089    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.025 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          0.453     0.478    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[1]
    SLICE_X49Y57         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     0.663 f  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9/O
                         net (fo=1, routed)           0.288     0.951    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9_n_0
    SLICE_X51Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.139 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6/O
                         net (fo=6, routed)           0.299     1.438    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6_n_0
    SLICE_X51Y58         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     1.531 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.368     1.899    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3_n_0
    SLICE_X52Y55         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     2.076 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[2]_i_1/O
                         net (fo=1, routed)           0.027     2.103    uihdmitx_inst/Inst_TMDSEncoder_red/q_out0_in[2]
    SLICE_X52Y55         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.509    15.035    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y55         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
                         clock pessimism              0.197    15.232    
                         clock uncertainty           -0.079    15.153    
    SLICE_X52Y55         FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.059    15.212    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                 13.109    

Slack (MET) :             13.118ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.681ns (32.002%)  route 1.447ns (67.998%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 15.054 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.075ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.335ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.727    -0.075    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X55Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.039 r  uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[2]/Q
                         net (fo=7, routed)           0.409     0.448    uihdmitx_inst/Inst_TMDSEncoder_green/p_1_in
    SLICE_X53Y51         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     0.585 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d[7]_i_2/O
                         net (fo=7, routed)           0.394     0.979    uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d[7]_i_2_n_0
    SLICE_X53Y51         LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.213     1.192 f  uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m[3]_i_2/O
                         net (fo=5, routed)           0.331     1.523    uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m[3]_i_2_n_0
    SLICE_X54Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.639 f  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m[3]_i_4/O
                         net (fo=1, routed)           0.268     1.907    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m[3]_i_4_n_0
    SLICE_X53Y51         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.101     2.008 r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.045     2.053    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0_n_0
    SLICE_X53Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.528    15.054    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[3]/C
                         clock pessimism              0.134    15.188    
                         clock uncertainty           -0.079    15.109    
    SLICE_X53Y51         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    15.171    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 13.118    

Slack (MET) :             13.120ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.710ns (33.506%)  route 1.409ns (66.494%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 15.036 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.089ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.309ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.713    -0.089    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.025 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          0.453     0.478    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[1]
    SLICE_X49Y57         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     0.663 f  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9/O
                         net (fo=1, routed)           0.288     0.951    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9_n_0
    SLICE_X51Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.139 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6/O
                         net (fo=6, routed)           0.299     1.438    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6_n_0
    SLICE_X51Y58         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     1.531 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.340     1.871    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3_n_0
    SLICE_X51Y54         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     2.001 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[3]_i_1/O
                         net (fo=1, routed)           0.029     2.030    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[3]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.510    15.036    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[3]/C
                         clock pessimism              0.134    15.170    
                         clock uncertainty           -0.079    15.091    
    SLICE_X51Y54         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    15.150    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                 13.120    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 tpg_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/color_bar_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.478ns (23.640%)  route 1.544ns (76.360%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 15.053 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.335ns, distribution 1.382ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.717    -0.085    tpg_inst/CLK
    SLICE_X55Y52         FDCE                                         r  tpg_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.029 r  tpg_inst/h_cnt_reg[4]/Q
                         net (fo=10, routed)          0.427     0.456    tpg_inst/h_cnt_reg_n_0_[4]
    SLICE_X54Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     0.645 f  tpg_inst/color_bar[16]_i_8/O
                         net (fo=2, routed)           0.404     1.049    tpg_inst/color_bar[16]_i_8_n_0
    SLICE_X54Y52         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.134     1.183 f  tpg_inst/color_bar[16]_i_7/O
                         net (fo=2, routed)           0.190     1.373    tpg_inst/color_bar[16]_i_7_n_0
    SLICE_X54Y53         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     1.414 r  tpg_inst/color_bar[16]_i_2/O
                         net (fo=2, routed)           0.523     1.937    tpg_inst/color_bar[16]_i_2_n_0
    SLICE_X54Y53         FDSE                                         r  tpg_inst/color_bar_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.527    15.053    tpg_inst/CLK
    SLICE_X54Y53         FDSE                                         r  tpg_inst/color_bar_reg[16]/C
                         clock pessimism              0.134    15.187    
                         clock uncertainty           -0.079    15.108    
    SLICE_X54Y53         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    15.058    tpg_inst/color_bar_reg[16]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.660ns (31.761%)  route 1.418ns (68.239%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.351ns = ( 15.033 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.052ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.335ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.309ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.750    -0.052    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.061 r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/Q
                         net (fo=7, routed)           0.522     0.583    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[2]
    SLICE_X53Y47         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     0.657 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[4]_i_12__0/O
                         net (fo=2, routed)           0.283     0.940    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[4]_i_12__0_n_0
    SLICE_X52Y47         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     1.117 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2/O
                         net (fo=5, routed)           0.278     1.395    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.176     1.571 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d[9]_i_2__0/O
                         net (fo=9, routed)           0.308     1.879    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[0]_0
    SLICE_X52Y51         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     1.999 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[1]_i_1__0/O
                         net (fo=1, routed)           0.027     2.026    uihdmitx_inst/Inst_TMDSEncoder_green/D[1]
    SLICE_X52Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.507    15.033    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X52Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[1]/C
                         clock pessimism              0.134    15.167    
                         clock uncertainty           -0.079    15.088    
    SLICE_X52Y51         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    15.148    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.755ns (35.664%)  route 1.362ns (64.336%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 15.036 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.089ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.309ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.713    -0.089    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.025 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          0.453     0.478    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[1]
    SLICE_X49Y57         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     0.663 f  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9/O
                         net (fo=1, routed)           0.288     0.951    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9_n_0
    SLICE_X51Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.139 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6/O
                         net (fo=6, routed)           0.299     1.438    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6_n_0
    SLICE_X51Y58         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     1.531 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.295     1.826    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3_n_0
    SLICE_X51Y55         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     2.001 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[1]_i_1/O
                         net (fo=1, routed)           0.027     2.028    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[1]_i_1_n_0
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.510    15.036    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[1]/C
                         clock pessimism              0.134    15.170    
                         clock uncertainty           -0.079    15.091    
    SLICE_X51Y55         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    15.150    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.753ns (35.586%)  route 1.363ns (64.414%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 15.036 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.089ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.309ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    -2.322 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.885    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.802 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.713    -0.089    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.025 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          0.453     0.478    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[1]
    SLICE_X49Y57         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     0.663 f  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9/O
                         net (fo=1, routed)           0.288     0.951    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9_n_0
    SLICE_X51Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.139 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6/O
                         net (fo=6, routed)           0.299     1.438    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6_n_0
    SLICE_X51Y58         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     1.531 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.294     1.825    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[9]_i_3_n_0
    SLICE_X51Y55         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     1.998 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[5]_i_1/O
                         net (fo=1, routed)           0.029     2.027    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[5]_i_1_n_0
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.864    13.079 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    13.451    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.510    15.036    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[5]/C
                         clock pessimism              0.134    15.170    
                         clock uncertainty           -0.079    15.091    
    SLICE_X51Y55         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    15.150    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 13.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.094ns
    Source Clock Delay      (SCD):    -0.030ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.696ns (routing 0.127ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.142ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.696    -0.030    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.018 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[3]/Q
                         net (fo=8, routed)           0.074     0.092    uihdmitx_inst/Inst_TMDSEncoder_red/p_2_in
    SLICE_X51Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.030     0.122 r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[3]_i_1/O
                         net (fo=1, routed)           0.012     0.134    uihdmitx_inst/Inst_TMDSEncoder_red/int_n1_q_m[3]
    SLICE_X51Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.834    -0.094    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/C
                         clock pessimism              0.139     0.045    
    SLICE_X51Y54         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.101    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.064ns (35.955%)  route 0.114ns (64.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -0.029ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.697ns (routing 0.127ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.142ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.697    -0.029    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.020 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/Q
                         net (fo=1, routed)           0.102     0.122    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[7]
    SLICE_X51Y55         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.137 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[7]_i_1/O
                         net (fo=1, routed)           0.012     0.149    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[7]_i_1_n_0
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.837    -0.091    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[7]/C
                         clock pessimism              0.139     0.048    
    SLICE_X51Y55         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.104    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.065ns (43.919%)  route 0.083ns (56.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.080ns
    Source Clock Delay      (SCD):    -0.016ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      0.710ns (routing 0.127ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.142ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.710    -0.016    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y51         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.033 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[5]/Q
                         net (fo=1, routed)           0.068     0.101    uihdmitx_inst/Inst_TMDSEncoder_red/Q[5]
    SLICE_X53Y50         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016     0.117 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[5]_i_1__0/O
                         net (fo=1, routed)           0.015     0.132    uihdmitx_inst/Inst_TMDSEncoder_green/D[5]
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.848    -0.080    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y50         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]/C
                         clock pessimism              0.108     0.028    
    SLICE_X53Y50         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.084    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.064ns (32.323%)  route 0.134ns (67.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.071ns
    Source Clock Delay      (SCD):    -0.024ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.702    -0.024    tpg_inst/CLK
    SLICE_X55Y52         FDCE                                         r  tpg_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.025 r  tpg_inst/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.122     0.147    tpg_inst/h_cnt_reg_n_0_[3]
    SLICE_X53Y53         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.162 r  tpg_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.012     0.174    tpg_inst/red[3]_i_1_n_0
    SLICE_X53Y53         FDCE                                         r  tpg_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.857    -0.071    tpg_inst/CLK
    SLICE_X53Y53         FDCE                                         r  tpg_inst/red_reg[3]/C
                         clock pessimism              0.139     0.068    
    SLICE_X53Y53         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.124    tpg_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.030ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      0.696ns (routing 0.127ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.696    -0.030    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X54Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.019 r  uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[3]/Q
                         net (fo=8, routed)           0.078     0.097    uihdmitx_inst/Inst_TMDSEncoder_blue/p_2_in
    SLICE_X54Y57         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     0.112 r  uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.012     0.124    uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__1_n_0
    SLICE_X54Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.838    -0.090    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X54Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/C
                         clock pessimism              0.108     0.018    
    SLICE_X54Y57         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.074    uihdmitx_inst/Inst_TMDSEncoder_blue/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.093ns (47.208%)  route 0.104ns (52.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.073ns
    Source Clock Delay      (SCD):    -0.024ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.702    -0.024    tpg_inst/CLK
    SLICE_X55Y52         FDCE                                         r  tpg_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.024 r  tpg_inst/h_cnt_reg[4]/Q
                         net (fo=10, routed)          0.090     0.114    tpg_inst/h_cnt_reg_n_0_[4]
    SLICE_X53Y52         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.045     0.159 r  tpg_inst/green[4]_i_1/O
                         net (fo=1, routed)           0.014     0.173    tpg_inst/green[4]_i_1_n_0
    SLICE_X53Y52         FDCE                                         r  tpg_inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.855    -0.073    tpg_inst/CLK
    SLICE_X53Y52         FDCE                                         r  tpg_inst/green_reg[4]/C
                         clock pessimism              0.139     0.066    
    SLICE_X53Y52         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.122    tpg_inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.019ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.707    -0.019    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X55Y54         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.030 r  uihdmitx_inst/Inst_TMDSEncoder_blue/n1_d_reg[0]/Q
                         net (fo=3, routed)           0.071     0.101    uihdmitx_inst/Inst_TMDSEncoder_blue/n1_d[0]
    SLICE_X55Y55         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     0.116 r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.016     0.132    uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0_n_0
    SLICE_X55Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.846    -0.082    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X55Y55         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.107     0.025    
    SLICE_X55Y55         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.081    uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.080ns
    Source Clock Delay      (SCD):    -0.025ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      0.701ns (routing 0.127ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.142ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.701    -0.025    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y49         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.024 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[2]/Q
                         net (fo=1, routed)           0.067     0.091    uihdmitx_inst/Inst_TMDSEncoder_red/Q[2]
    SLICE_X53Y50         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     0.122 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[2]_i_1__0/O
                         net (fo=1, routed)           0.016     0.138    uihdmitx_inst/Inst_TMDSEncoder_green/D[2]
    SLICE_X53Y50         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.848    -0.080    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X53Y50         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]/C
                         clock pessimism              0.108     0.028    
    SLICE_X53Y50         FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.084    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.022ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704    -0.022    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y48         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.027 r  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/Q
                         net (fo=8, routed)           0.035     0.062    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[2]
    SLICE_X54Y48         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.077 r  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[2]_i_1__0/O
                         net (fo=1, routed)           0.016     0.093    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t[2]
    SLICE_X54Y48         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.846    -0.082    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y48         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
                         clock pessimism              0.065    -0.017    
    SLICE_X54Y48         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.039    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.065ns (32.338%)  route 0.136ns (67.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.073ns
    Source Clock Delay      (SCD):    -0.024ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.702    -0.024    tpg_inst/CLK
    SLICE_X55Y52         FDCE                                         r  tpg_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.025 r  tpg_inst/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.120     0.145    tpg_inst/h_cnt_reg_n_0_[3]
    SLICE_X53Y52         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.016     0.161 r  tpg_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.016     0.177    tpg_inst/green[3]_i_1_n_0
    SLICE_X53Y52         FDCE                                         r  tpg_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.855    -0.073    tpg_inst/CLK
    SLICE_X53Y52         FDCE                                         r  tpg_inst/green_reg[3]/C
                         clock pessimism              0.139     0.066    
    SLICE_X53Y52         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.122    tpg_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         15.385      14.006     BUFGCE_X1Y1      instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         15.385      14.314     MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X54Y54     tpg_inst/blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X54Y53     tpg_inst/blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X55Y53     tpg_inst/blue_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.550         15.385      14.835     SLICE_X54Y52     tpg_inst/color_bar_reg[0]/C
Min Period        n/a     FDSE/C              n/a            0.550         15.385      14.835     SLICE_X54Y53     tpg_inst/color_bar_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.550         15.385      14.835     SLICE_X54Y53     tpg_inst/color_bar_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X55Y52     tpg_inst/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X54Y52     tpg_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y54     tpg_inst/blue_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y53     tpg_inst/blue_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X55Y53     tpg_inst/blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y52     tpg_inst/color_bar_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         7.692       7.417      SLICE_X54Y53     tpg_inst/color_bar_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y53     tpg_inst/color_bar_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y52     tpg_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y52     tpg_inst/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y53     tpg_inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X55Y55     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X53Y58     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X53Y47     uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X53Y49     uihdmitx_inst/Inst_TMDSEncoder_green/q_m_d_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X56Y46     vtc_inst/h_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X53Y49     uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X53Y49     uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y2      instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_i_1
  To Clock:  clk_i_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i_1
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { clk_i_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.846         3.077       1.231      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.846         3.077       1.231      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.846         3.077       1.231      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.846         3.077       1.231      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5x_clk_wiz_1
  To Clock:  clk_out5x_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5x_clk_wiz_1
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { clk1/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I            n/a               1.379         3.077       1.698      BUFGCE_X1Y84          clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a               1.071         3.077       2.006      MMCME3_ADV_X1Y3       clk1/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.539       1.361      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.539       1.361      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.035       0.465      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.032       0.468      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.026       0.474      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.021       0.479      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         -0.295      0.615      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         -0.298      0.618      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         -0.306      0.626      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         -0.307      0.627      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { clk1/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         6.154       4.775      BUFGCE_X1Y95     clk1/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y3  clk1/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.978ns  (logic 0.118ns (5.966%)  route 1.860ns (94.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.313ns = ( 18.148 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.055ns = ( 15.329 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.747ns (routing 0.335ns, distribution 1.412ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.309ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.747    15.329    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    15.447 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[5]/Q
                         net (fo=1, routed)           1.860    17.307    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[5]
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.545    18.148    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]/C
                         clock pessimism             -0.017    18.131    
                         clock uncertainty           -0.199    17.932    
    SLICE_X52Y60         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    17.993    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.993    
                         arrival time                         -17.307    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.907ns  (logic 0.118ns (6.188%)  route 1.789ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 18.106 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.101ns = ( 15.283 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.701ns (routing 0.335ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.309ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.701    15.283    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    15.401 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/Q
                         net (fo=1, routed)           1.789    17.190    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[4]
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.503    18.106    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/C
                         clock pessimism             -0.017    18.089    
                         clock uncertainty           -0.199    17.890    
    SLICE_X52Y59         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    17.953    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         17.953    
                         arrival time                         -17.190    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.527ns  (logic 0.117ns (7.662%)  route 1.410ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 18.094 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.119ns = ( 15.265 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.683ns (routing 0.335ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.309ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.683    15.265    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    15.382 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[0]/Q
                         net (fo=1, routed)           1.410    16.792    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[0]
    SLICE_X49Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.491    18.094    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[0]/C
                         clock pessimism             -0.017    18.077    
                         clock uncertainty           -0.199    17.878    
    SLICE_X49Y56         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    17.936    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.936    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.487ns  (logic 0.114ns (7.666%)  route 1.373ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 18.100 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.082ns = ( 15.302 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.720ns (routing 0.335ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.720    15.302    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    15.416 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[2]/Q
                         net (fo=1, routed)           1.373    16.789    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[2]
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.497    18.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[2]/C
                         clock pessimism             -0.017    18.083    
                         clock uncertainty           -0.199    17.884    
    SLICE_X50Y55         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    17.943    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.943    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.449ns  (logic 0.114ns (7.867%)  route 1.335ns (92.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 18.100 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.082ns = ( 15.302 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.720ns (routing 0.335ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.720    15.302    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    15.416 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/Q
                         net (fo=1, routed)           1.335    16.751    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[3]
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.497    18.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/C
                         clock pessimism             -0.017    18.083    
                         clock uncertainty           -0.199    17.884    
    SLICE_X50Y55         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    17.945    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.945    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.443ns  (logic 0.114ns (7.900%)  route 1.329ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 18.100 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.095ns = ( 15.289 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.707ns (routing 0.335ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.707    15.289    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    15.403 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[6]/Q
                         net (fo=1, routed)           1.329    16.732    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[6]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.497    18.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[6]/C
                         clock pessimism             -0.017    18.083    
                         clock uncertainty           -0.199    17.884    
    SLICE_X50Y56         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    17.946    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -16.732    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.446ns  (logic 0.114ns (7.884%)  route 1.332ns (92.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 18.106 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.094ns = ( 15.290 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.708ns (routing 0.335ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.309ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.708    15.290    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    15.404 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[8]/Q
                         net (fo=1, routed)           1.332    16.736    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[8]
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.503    18.106    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[8]/C
                         clock pessimism             -0.017    18.089    
                         clock uncertainty           -0.199    17.890    
    SLICE_X50Y58         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    17.951    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                         -16.736    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 18.105 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.096ns = ( 15.288 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.335ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.309ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.706    15.288    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y51         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    15.402 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/Q
                         net (fo=1, routed)           1.331    16.733    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[9]
    SLICE_X50Y51         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.502    18.105    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X50Y51         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/C
                         clock pessimism             -0.017    18.088    
                         clock uncertainty           -0.199    17.889    
    SLICE_X50Y51         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    17.951    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.411ns  (logic 0.117ns (8.292%)  route 1.294ns (91.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 18.100 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.095ns = ( 15.289 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.707ns (routing 0.335ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.707    15.289    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    15.406 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/Q
                         net (fo=1, routed)           1.294    16.700    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[5]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.497    18.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/C
                         clock pessimism             -0.017    18.083    
                         clock uncertainty           -0.199    17.884    
    SLICE_X50Y56         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    17.943    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.943    
                         arrival time                         -16.700    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.404ns  (logic 0.114ns (8.120%)  route 1.290ns (91.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 18.100 - 18.462 ) 
    Source Clock Delay      (SCD):    -0.095ns = ( 15.289 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.707ns (routing 0.335ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.279    13.062 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    13.499    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    13.582 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.707    15.289    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    15.403 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[5]/Q
                         net (fo=1, routed)           1.290    16.693    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[5]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.864    16.156 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    16.528    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.603 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.497    18.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[5]/C
                         clock pessimism             -0.017    18.083    
                         clock uncertainty           -0.199    17.884    
    SLICE_X50Y56         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    17.943    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.943    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                  1.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.048ns (9.959%)  route 0.434ns (90.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.142ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.015 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[0]/Q
                         net (fo=1, routed)           0.434     0.449    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[0]
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.844    -0.084    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[0]/C
                         clock pessimism              0.248     0.164    
                         clock uncertainty            0.199     0.363    
    SLICE_X50Y59         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.419    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.048ns (9.619%)  route 0.451ns (90.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.068ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.015 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/Q
                         net (fo=1, routed)           0.451     0.466    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[7]
    SLICE_X51Y61         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.860    -0.068    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y61         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[7]/C
                         clock pessimism              0.248     0.180    
                         clock uncertainty            0.199     0.379    
    SLICE_X51Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.434    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.048ns (10.278%)  route 0.419ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.142ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.015 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[4]/Q
                         net (fo=1, routed)           0.419     0.434    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[4]
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.827    -0.101    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[4]/C
                         clock pessimism              0.248     0.147    
                         clock uncertainty            0.199     0.346    
    SLICE_X52Y59         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     0.402    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.048ns (10.191%)  route 0.423ns (89.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.142ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.015 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[4]/Q
                         net (fo=1, routed)           0.423     0.438    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[4]
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.830    -0.098    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[4]/C
                         clock pessimism              0.248     0.150    
                         clock uncertainty            0.199     0.349    
    SLICE_X50Y58         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.405    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.048ns (10.105%)  route 0.427ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.061ns
    Source Clock Delay      (SCD):    0.001ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.727ns (routing 0.127ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.142ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.727     0.001    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.049 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[6]/Q
                         net (fo=1, routed)           0.427     0.476    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[6]
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.867    -0.061    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[6]/C
                         clock pessimism              0.248     0.187    
                         clock uncertainty            0.199     0.386    
    SLICE_X52Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.442    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.048ns (10.213%)  route 0.422ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.692ns (routing 0.127ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.142ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.692    -0.034    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.014 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[8]/Q
                         net (fo=1, routed)           0.422     0.436    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[8]
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.826    -0.102    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/C
                         clock pessimism              0.248     0.146    
                         clock uncertainty            0.199     0.345    
    SLICE_X52Y56         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.401    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.049ns (10.403%)  route 0.422ns (89.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.068ns
    Source Clock Delay      (SCD):    0.001ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.727ns (routing 0.127ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.727     0.001    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.050 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[6]/Q
                         net (fo=1, routed)           0.422     0.472    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[6]
    SLICE_X51Y61         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.860    -0.068    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X51Y61         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[6]/C
                         clock pessimism              0.248     0.180    
                         clock uncertainty            0.199     0.379    
    SLICE_X51Y61         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.435    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.049ns (9.879%)  route 0.447ns (90.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.142ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.016 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[7]/Q
                         net (fo=1, routed)           0.447     0.463    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[7]
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.844    -0.084    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[7]/C
                         clock pessimism              0.248     0.164    
                         clock uncertainty            0.199     0.363    
    SLICE_X50Y59         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.419    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.033ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.142ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693    -0.033    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y58         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.015 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[4]/Q
                         net (fo=1, routed)           0.431     0.446    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[4]
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.828    -0.100    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[4]/C
                         clock pessimism              0.248     0.148    
                         clock uncertainty            0.199     0.347    
    SLICE_X50Y57         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     0.402    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.048ns (9.979%)  route 0.433ns (90.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.692ns (routing 0.127ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.142ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.962    -0.920 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.753    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.726 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.692    -0.034    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.014 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/Q
                         net (fo=1, routed)           0.433     0.447    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[8]
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.662    -1.168 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -0.959    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.928 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.826    -0.102    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/C
                         clock pessimism              0.248     0.146    
                         clock uncertainty            0.199     0.345    
    SLICE_X52Y56         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.401    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.046    





