Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 30 16:07:24 2024
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
HPDR-2     Warning           Port pin INOUT inconsistency                                      8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (785)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (785)
--------------------------------
 There are 785 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.332        0.000                      0                 1448        0.053        0.000                      0                 1448        3.000        0.000                       0                   791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.332        0.000                      0                 1448        0.156        0.000                      0                 1448       23.750        0.000                       0                   787  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.335        0.000                      0                 1448        0.156        0.000                      0                 1448       23.750        0.000                       0                   787  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.332        0.000                      0                 1448        0.053        0.000                      0                 1448  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.332        0.000                      0                 1448        0.053        0.000                      0                 1448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.629ns  (logic 2.113ns (14.444%)  route 12.516ns (85.556%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.941    13.612    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  UUT/DMA_PHY/contents_ram[18][7]_i_1/O
                         net (fo=1, routed)           0.000    13.736    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    49.068    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.068    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.631ns  (logic 2.113ns (14.442%)  route 12.518ns (85.558%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.943    13.614    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  UUT/DMA_PHY/contents_ram[19][7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 2.113ns (14.677%)  route 12.284ns (85.323%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.709    13.380    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I5_O)        0.124    13.504 r  UUT/DMA_PHY/contents_ram[24][7]_i_1/O
                         net (fo=1, routed)           0.000    13.504    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.656ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 2.113ns (14.769%)  route 12.194ns (85.231%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.619    13.290    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.414 r  UUT/DMA_PHY/contents_ram[23][7]_i_1/O
                         net (fo=1, routed)           0.000    13.414    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[7]
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 35.656    

Slack (MET) :             35.678ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.113ns (14.742%)  route 12.220ns (85.258%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.645    13.316    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.440 r  UUT/DMA_PHY/contents_ram[31][7]_i_1/O
                         net (fo=1, routed)           0.000    13.440    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 35.678    

Slack (MET) :             35.736ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.227ns  (logic 2.113ns (14.852%)  route 12.114ns (85.148%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.539    13.210    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  UUT/DMA_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    13.334    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 35.736    

Slack (MET) :             35.766ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 2.113ns (14.883%)  route 12.084ns (85.117%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.509    13.181    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.305 r  UUT/DMA_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    13.305    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 35.766    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 2.113ns (14.888%)  route 12.080ns (85.112%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.505    13.176    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  UUT/DMA_PHY/contents_ram[30][7]_i_1/O
                         net (fo=1, routed)           0.000    13.300    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 35.771    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 2.114ns (15.218%)  route 11.778ns (84.782%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=6, routed)           0.459     0.194    UUT/DMA_PHY/current_state__0[1]
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=53, routed)          1.722     2.041    UUT/DMA_PHY/current_state[1]
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.150     2.191 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.441     2.631    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.326     2.957 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=532, routed)         4.002     6.960    UUT/RAM_PHY/RAM_especifica/address[2]
    SLICE_X5Y62          MUXF7 (Prop_muxf7_S_O)       0.276     7.236 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144/O
                         net (fo=1, routed)           0.000     7.236    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144_n_0
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     7.330 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82/O
                         net (fo=1, routed)           1.164     8.494    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.316     8.810 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_51/O
                         net (fo=1, routed)           1.007     9.817    UUT/CPU_PHY/databus_inferred_i_8_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  UUT/CPU_PHY/databus_inferred_i_30/O
                         net (fo=1, routed)           0.161    10.102    UUT/CPU_PHY/databus_inferred_i_30_n_0
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.226 r  UUT/CPU_PHY/databus_inferred_i_8/O
                         net (fo=71, routed)          2.821    13.047    UUT/DMA_PHY/contents_ram_reg[37][7]_0[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    13.171 r  UUT/DMA_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    13.171    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][7]_1[0]
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.600    48.580    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.067    
                         clock uncertainty           -0.103    48.964    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    48.993    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 2.113ns (14.900%)  route 12.068ns (85.100%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.493    13.164    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  UUT/DMA_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    13.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 35.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.278    UUT/RS232_PHY/Data_in[7]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.072    -0.435    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=4, routed)           0.076    -0.306    UUT/DMA_PHY/current_state__0[2]
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.261 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/DMA_PHY/next_state[0]
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/DMA_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.091    -0.419    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.282    UUT/RS232_PHY/Data_in[5]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.066    -0.441    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y49         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.276    UUT/RS232_PHY/Data_in[1]
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y49         FDCE (Hold_fdce_C_D)         0.066    -0.441    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.917%)  route 0.182ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/Q
                         net (fo=2, routed)           0.182    -0.193    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102    -0.362    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.275    -0.107    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.144%)  route 0.187ns (55.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.363    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X27Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/Q
                         net (fo=6, routed)           0.102    -0.281    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.092    -0.419    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.130    -0.252    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070    -0.437    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.246    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.071    -0.436    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y76      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y79      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y79      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.335ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.629ns  (logic 2.113ns (14.444%)  route 12.516ns (85.556%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.941    13.612    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  UUT/DMA_PHY/contents_ram[18][7]_i_1/O
                         net (fo=1, routed)           0.000    13.736    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    49.072    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.072    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 35.335    

Slack (MET) :             35.335ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.631ns  (logic 2.113ns (14.442%)  route 12.518ns (85.558%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.943    13.614    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  UUT/DMA_PHY/contents_ram[19][7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.074    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]
  -------------------------------------------------------------------
                         required time                         49.074    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 35.335    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 2.113ns (14.677%)  route 12.284ns (85.323%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.709    13.380    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I5_O)        0.124    13.504 r  UUT/DMA_PHY/contents_ram[24][7]_i_1/O
                         net (fo=1, routed)           0.000    13.504    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.032    49.075    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]
  -------------------------------------------------------------------
                         required time                         49.075    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.659ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 2.113ns (14.769%)  route 12.194ns (85.231%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.619    13.290    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.414 r  UUT/DMA_PHY/contents_ram[23][7]_i_1/O
                         net (fo=1, routed)           0.000    13.414    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[7]
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    49.074    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]
  -------------------------------------------------------------------
                         required time                         49.074    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 35.659    

Slack (MET) :             35.681ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.113ns (14.742%)  route 12.220ns (85.258%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.645    13.316    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.440 r  UUT/DMA_PHY/contents_ram[31][7]_i_1/O
                         net (fo=1, routed)           0.000    13.440    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.122    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]
  -------------------------------------------------------------------
                         required time                         49.122    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 35.681    

Slack (MET) :             35.739ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.227ns  (logic 2.113ns (14.852%)  route 12.114ns (85.148%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.539    13.210    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  UUT/DMA_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    13.334    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.074    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.074    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 35.739    

Slack (MET) :             35.769ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 2.113ns (14.883%)  route 12.084ns (85.117%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.509    13.181    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.305 r  UUT/DMA_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    13.305    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.031    49.074    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.074    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 35.769    

Slack (MET) :             35.774ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 2.113ns (14.888%)  route 12.080ns (85.112%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.505    13.176    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  UUT/DMA_PHY/contents_ram[30][7]_i_1/O
                         net (fo=1, routed)           0.000    13.300    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.032    49.075    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]
  -------------------------------------------------------------------
                         required time                         49.075    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 35.774    

Slack (MET) :             35.825ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 2.114ns (15.218%)  route 11.778ns (84.782%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=6, routed)           0.459     0.194    UUT/DMA_PHY/current_state__0[1]
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=53, routed)          1.722     2.041    UUT/DMA_PHY/current_state[1]
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.150     2.191 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.441     2.631    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.326     2.957 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=532, routed)         4.002     6.960    UUT/RAM_PHY/RAM_especifica/address[2]
    SLICE_X5Y62          MUXF7 (Prop_muxf7_S_O)       0.276     7.236 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144/O
                         net (fo=1, routed)           0.000     7.236    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144_n_0
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     7.330 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82/O
                         net (fo=1, routed)           1.164     8.494    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.316     8.810 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_51/O
                         net (fo=1, routed)           1.007     9.817    UUT/CPU_PHY/databus_inferred_i_8_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  UUT/CPU_PHY/databus_inferred_i_30/O
                         net (fo=1, routed)           0.161    10.102    UUT/CPU_PHY/databus_inferred_i_30_n_0
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.226 r  UUT/CPU_PHY/databus_inferred_i_8/O
                         net (fo=71, routed)          2.821    13.047    UUT/DMA_PHY/contents_ram_reg[37][7]_0[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    13.171 r  UUT/DMA_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    13.171    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][7]_1[0]
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.600    48.580    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.067    
                         clock uncertainty           -0.100    48.968    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 35.825    

Slack (MET) :             35.833ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 2.113ns (14.900%)  route 12.068ns (85.100%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.493    13.164    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  UUT/DMA_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    13.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.100    49.043    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.122    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.122    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 35.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.278    UUT/RS232_PHY/Data_in[7]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.072    -0.435    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=4, routed)           0.076    -0.306    UUT/DMA_PHY/current_state__0[2]
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.261 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/DMA_PHY/next_state[0]
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/DMA_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.091    -0.419    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.282    UUT/RS232_PHY/Data_in[5]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.066    -0.441    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y49         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.276    UUT/RS232_PHY/Data_in[1]
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y49         FDCE (Hold_fdce_C_D)         0.066    -0.441    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.917%)  route 0.182ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/Q
                         net (fo=2, routed)           0.182    -0.193    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102    -0.362    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.275    -0.107    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.144%)  route 0.187ns (55.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.363    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X27Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/Q
                         net (fo=6, routed)           0.102    -0.281    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.092    -0.419    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.130    -0.252    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070    -0.437    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.246    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.071    -0.436    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y76      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y78      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y79      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y79      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y43     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y45     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.629ns  (logic 2.113ns (14.444%)  route 12.516ns (85.556%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.941    13.612    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  UUT/DMA_PHY/contents_ram[18][7]_i_1/O
                         net (fo=1, routed)           0.000    13.736    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    49.068    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.068    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.631ns  (logic 2.113ns (14.442%)  route 12.518ns (85.558%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.943    13.614    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  UUT/DMA_PHY/contents_ram[19][7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 2.113ns (14.677%)  route 12.284ns (85.323%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.709    13.380    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I5_O)        0.124    13.504 r  UUT/DMA_PHY/contents_ram[24][7]_i_1/O
                         net (fo=1, routed)           0.000    13.504    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.656ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 2.113ns (14.769%)  route 12.194ns (85.231%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.619    13.290    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.414 r  UUT/DMA_PHY/contents_ram[23][7]_i_1/O
                         net (fo=1, routed)           0.000    13.414    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[7]
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 35.656    

Slack (MET) :             35.678ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.113ns (14.742%)  route 12.220ns (85.258%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.645    13.316    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.440 r  UUT/DMA_PHY/contents_ram[31][7]_i_1/O
                         net (fo=1, routed)           0.000    13.440    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 35.678    

Slack (MET) :             35.736ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.227ns  (logic 2.113ns (14.852%)  route 12.114ns (85.148%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.539    13.210    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  UUT/DMA_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    13.334    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 35.736    

Slack (MET) :             35.766ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 2.113ns (14.883%)  route 12.084ns (85.117%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.509    13.181    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.305 r  UUT/DMA_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    13.305    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 35.766    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 2.113ns (14.888%)  route 12.080ns (85.112%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.505    13.176    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  UUT/DMA_PHY/contents_ram[30][7]_i_1/O
                         net (fo=1, routed)           0.000    13.300    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 35.771    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 2.114ns (15.218%)  route 11.778ns (84.782%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=6, routed)           0.459     0.194    UUT/DMA_PHY/current_state__0[1]
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=53, routed)          1.722     2.041    UUT/DMA_PHY/current_state[1]
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.150     2.191 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.441     2.631    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.326     2.957 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=532, routed)         4.002     6.960    UUT/RAM_PHY/RAM_especifica/address[2]
    SLICE_X5Y62          MUXF7 (Prop_muxf7_S_O)       0.276     7.236 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144/O
                         net (fo=1, routed)           0.000     7.236    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144_n_0
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     7.330 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82/O
                         net (fo=1, routed)           1.164     8.494    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.316     8.810 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_51/O
                         net (fo=1, routed)           1.007     9.817    UUT/CPU_PHY/databus_inferred_i_8_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  UUT/CPU_PHY/databus_inferred_i_30/O
                         net (fo=1, routed)           0.161    10.102    UUT/CPU_PHY/databus_inferred_i_30_n_0
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.226 r  UUT/CPU_PHY/databus_inferred_i_8/O
                         net (fo=71, routed)          2.821    13.047    UUT/DMA_PHY/contents_ram_reg[37][7]_0[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    13.171 r  UUT/DMA_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    13.171    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][7]_1[0]
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.600    48.580    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.067    
                         clock uncertainty           -0.103    48.964    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    48.993    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 2.113ns (14.900%)  route 12.068ns (85.100%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.493    13.164    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  UUT/DMA_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    13.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 35.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.278    UUT/RS232_PHY/Data_in[7]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.072    -0.332    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=4, routed)           0.076    -0.306    UUT/DMA_PHY/current_state__0[2]
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.261 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/DMA_PHY/next_state[0]
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/DMA_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.091    -0.316    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.282    UUT/RS232_PHY/Data_in[5]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.066    -0.338    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y49         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.276    UUT/RS232_PHY/Data_in[1]
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X23Y49         FDCE (Hold_fdce_C_D)         0.066    -0.338    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.917%)  route 0.182ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/Q
                         net (fo=2, routed)           0.182    -0.193    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102    -0.259    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.275    -0.107    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.178    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.144%)  route 0.187ns (55.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.260    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X27Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/Q
                         net (fo=6, routed)           0.102    -0.281    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.092    -0.316    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.130    -0.252    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070    -0.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.246    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.071    -0.333    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.629ns  (logic 2.113ns (14.444%)  route 12.516ns (85.556%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.941    13.612    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  UUT/DMA_PHY/contents_ram[18][7]_i_1/O
                         net (fo=1, routed)           0.000    13.736    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    49.068    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.068    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.631ns  (logic 2.113ns (14.442%)  route 12.518ns (85.558%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.943    13.614    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  UUT/DMA_PHY/contents_ram[19][7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.397ns  (logic 2.113ns (14.677%)  route 12.284ns (85.323%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.709    13.380    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I5_O)        0.124    13.504 r  UUT/DMA_PHY/contents_ram[24][7]_i_1/O
                         net (fo=1, routed)           0.000    13.504    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.656ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 2.113ns (14.769%)  route 12.194ns (85.231%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.619    13.290    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.414 r  UUT/DMA_PHY/contents_ram[23][7]_i_1/O
                         net (fo=1, routed)           0.000    13.414    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[7]
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 35.656    

Slack (MET) :             35.678ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.113ns (14.742%)  route 12.220ns (85.258%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.645    13.316    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.440 r  UUT/DMA_PHY/contents_ram[31][7]_i_1/O
                         net (fo=1, routed)           0.000    13.440    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 35.678    

Slack (MET) :             35.736ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.227ns  (logic 2.113ns (14.852%)  route 12.114ns (85.148%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.539    13.210    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  UUT/DMA_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    13.334    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y60          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 35.736    

Slack (MET) :             35.766ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 2.113ns (14.883%)  route 12.084ns (85.117%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.509    13.181    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.305 r  UUT/DMA_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    13.305    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.031    49.070    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.070    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 35.766    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 2.113ns (14.888%)  route 12.080ns (85.112%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.505    13.176    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  UUT/DMA_PHY/contents_ram[30][7]_i_1/O
                         net (fo=1, routed)           0.000    13.300    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[7]
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.032    49.071    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 35.771    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 2.114ns (15.218%)  route 11.778ns (84.782%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=6, routed)           0.459     0.194    UUT/DMA_PHY/current_state__0[1]
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=53, routed)          1.722     2.041    UUT/DMA_PHY/current_state[1]
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.150     2.191 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.441     2.631    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.326     2.957 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=532, routed)         4.002     6.960    UUT/RAM_PHY/RAM_especifica/address[2]
    SLICE_X5Y62          MUXF7 (Prop_muxf7_S_O)       0.276     7.236 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144/O
                         net (fo=1, routed)           0.000     7.236    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_144_n_0
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     7.330 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82/O
                         net (fo=1, routed)           1.164     8.494    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_82_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.316     8.810 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_51/O
                         net (fo=1, routed)           1.007     9.817    UUT/CPU_PHY/databus_inferred_i_8_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  UUT/CPU_PHY/databus_inferred_i_30/O
                         net (fo=1, routed)           0.161    10.102    UUT/CPU_PHY/databus_inferred_i_30_n_0
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.226 r  UUT/CPU_PHY/databus_inferred_i_8/O
                         net (fo=71, routed)          2.821    13.047    UUT/DMA_PHY/contents_ram_reg[37][7]_0[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    13.171 r  UUT/DMA_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    13.171    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][7]_1[0]
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.600    48.580    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.067    
                         clock uncertainty           -0.103    48.964    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    48.993    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.993    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 2.113ns (14.900%)  route 12.068ns (85.100%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.647    -0.893    UUT/DMA_PHY/clk_out1
    SLICE_X15Y51         FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/DMA_PHY/ByteCounterRX_reg[9]/Q
                         net (fo=2, routed)           0.822     0.386    UUT/DMA_PHY/ByteCounterRX[9]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.510 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.763     1.272    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=2, routed)           0.860     2.257    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.381 f  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16/O
                         net (fo=3, routed)           1.025     3.405    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.370     6.899    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.023 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160/O
                         net (fo=1, routed)           0.000     7.023    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_160_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.245     7.268 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.268    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_90_n_0
    SLICE_X1Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     7.372 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55/O
                         net (fo=1, routed)           1.212     8.584    UUT/RAM_PHY/RAM_especifica/databus_inferred_i_55_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.316     8.900 r  UUT/RAM_PHY/RAM_especifica/databus_inferred_i_33/O
                         net (fo=1, routed)           1.100    10.000    UUT/CPU_PHY/databus_inferred_i_1_3
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  UUT/CPU_PHY/databus_inferred_i_9/O
                         net (fo=1, routed)           0.423    10.547    UUT/CPU_PHY/databus_inferred_i_9_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.671 r  UUT/CPU_PHY/databus_inferred_i_1/O
                         net (fo=71, routed)          2.493    13.164    UUT/DMA_PHY/contents_ram_reg[37][7]_0[7]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  UUT/DMA_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    13.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.103    49.039    
    SLICE_X2Y59          FDCE (Setup_fdce_C_D)        0.079    49.118    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.118    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 35.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.278    UUT/RS232_PHY/Data_in[7]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.072    -0.332    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=4, routed)           0.076    -0.306    UUT/DMA_PHY/current_state__0[2]
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.261 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/DMA_PHY/next_state[0]
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/DMA_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.091    -0.316    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X21Y48         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.282    UUT/RS232_PHY/Data_in[5]
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X22Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.066    -0.338    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y49         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.276    UUT/RS232_PHY/Data_in[1]
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X23Y49         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X23Y49         FDCE (Hold_fdce_C_D)         0.066    -0.338    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.917%)  route 0.182ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[6]/Q
                         net (fo=2, routed)           0.182    -0.193    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102    -0.259    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.275    -0.107    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.178    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.144%)  route 0.187ns (55.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y45          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.958    -0.715    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.260    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X27Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[2]/Q
                         net (fo=6, routed)           0.102    -0.281    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X26Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.092    -0.316    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.130    -0.252    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070    -0.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.641    -0.523    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.246    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.916    -0.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y45          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.103    -0.404    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.071    -0.333    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.086    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.487ns (37.918%)  route 7.347ns (62.082%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UUT/RS232_PHY/Transmitter/data_count_reg[0]/Q
                         net (fo=7, routed)           0.869     0.604    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[0]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.728 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.492     1.220    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I2_O)        0.150     1.370 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.986     7.356    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    11.114 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.114    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.480ns (47.880%)  route 4.877ns (52.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.254     0.895    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.146     1.041 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.309     1.350    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.328     1.678 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.314     4.991    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.542 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.542    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.197ns (47.971%)  route 4.552ns (52.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.254     0.895    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.664     1.682    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.634     4.440    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.933 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.933    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.241ns (50.958%)  route 4.082ns (49.042%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.214     0.854    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.978 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.303     1.281    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.405 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.565     3.970    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.507 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.507    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 4.259ns (51.578%)  route 3.999ns (48.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.082     0.722    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.124     0.846 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.689     1.536    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.660 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.227     3.887    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.443 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.443    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 4.356ns (52.993%)  route 3.864ns (47.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.793     1.443    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.301     1.744 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.071     3.815    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.392 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.392    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.515ns (56.115%)  route 3.531ns (43.885%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.212     0.853    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.150     1.003 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.504     1.506    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_4_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.348     1.854 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.815     3.669    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.230 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.230    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.313ns (54.997%)  route 3.529ns (45.003%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.615     1.266    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.301     1.567 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914     3.480    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.014 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.014    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.315ns (55.719%)  route 3.429ns (44.281%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.768     1.418    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.301     1.719 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.380    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.916 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.916    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.194ns (58.379%)  route 2.990ns (41.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.990     2.640    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.716     6.356 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     6.356    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.410ns (82.062%)  route 0.308ns (17.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.308    -0.112    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.158 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.158    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.412ns (80.303%)  route 0.346ns (19.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y58          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.346    -0.074    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.197 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.197    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.396ns (79.276%)  route 0.365ns (20.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.365    -0.054    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.200 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.200    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.373ns (77.769%)  route 0.393ns (22.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.393    -0.031    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.201 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.201    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.389ns (78.565%)  route 0.379ns (21.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.379    -0.044    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.204 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.204    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.394ns (77.395%)  route 0.407ns (22.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.407    -0.012    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.241 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.241    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.393ns (76.369%)  route 0.431ns (23.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.602    -0.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y61          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.431     0.010    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.262 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.262    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.396ns (71.975%)  route 0.544ns (28.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.544     0.123    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.378 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.378    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.420ns (70.158%)  route 0.604ns (29.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.599    -0.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.177    -0.248    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.428     0.225    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.459 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     1.459    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.463ns (68.254%)  route 0.681ns (31.746%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.599    -0.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.181    -0.244    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.500     0.301    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.579 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.579    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.487ns (37.918%)  route 7.347ns (62.082%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y49         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UUT/RS232_PHY/Transmitter/data_count_reg[0]/Q
                         net (fo=7, routed)           0.869     0.604    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[0]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.728 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.492     1.220    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I2_O)        0.150     1.370 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.986     7.356    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    11.114 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.114    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.480ns (47.880%)  route 4.877ns (52.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.254     0.895    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.146     1.041 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.309     1.350    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.328     1.678 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.314     4.991    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.542 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.542    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.197ns (47.971%)  route 4.552ns (52.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.254     0.895    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.664     1.682    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.634     4.440    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.933 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.933    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.241ns (50.958%)  route 4.082ns (49.042%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.214     0.854    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.978 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.303     1.281    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.405 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.565     3.970    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.507 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.507    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 4.259ns (51.578%)  route 3.999ns (48.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.082     0.722    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.124     0.846 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.689     1.536    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.660 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.227     3.887    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.443 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.443    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 4.356ns (52.993%)  route 3.864ns (47.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.793     1.443    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.301     1.744 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.071     3.815    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.392 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.392    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.515ns (56.115%)  route 3.531ns (43.885%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.724    -0.816    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.212     0.853    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.150     1.003 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.504     1.506    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_4_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.348     1.854 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.815     3.669    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.230 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.230    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.313ns (54.997%)  route 3.529ns (45.003%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.615     1.266    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.301     1.567 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914     3.480    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.014 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.014    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.315ns (55.719%)  route 3.429ns (44.281%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.768     1.418    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.301     1.719 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.380    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.916 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.916    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.194ns (58.379%)  route 2.990ns (41.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.712    -0.828    clk
    SLICE_X2Y79          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478    -0.350 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.990     2.640    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.716     6.356 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     6.356    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.410ns (82.062%)  route 0.308ns (17.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.308    -0.112    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.158 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.158    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.412ns (80.303%)  route 0.346ns (19.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y58          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.346    -0.074    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.197 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.197    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.396ns (79.276%)  route 0.365ns (20.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.365    -0.054    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.200 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.200    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.373ns (77.769%)  route 0.393ns (22.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.393    -0.031    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.201 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.201    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.389ns (78.565%)  route 0.379ns (21.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.379    -0.044    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.204 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.204    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.394ns (77.395%)  route 0.407ns (22.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.407    -0.012    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.241 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.241    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.393ns (76.369%)  route 0.431ns (23.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.602    -0.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y61          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.431     0.010    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.262 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.262    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.396ns (71.975%)  route 0.544ns (28.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y59          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.544     0.123    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.378 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.378    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.420ns (70.158%)  route 0.604ns (29.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.599    -0.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.177    -0.248    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.428     0.225    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.459 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     1.459    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.463ns (68.254%)  route 0.681ns (31.746%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.599    -0.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y63          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.181    -0.244    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.500     0.301    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.579 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.579    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           762 Endpoints
Min Delay           762 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/StartTX_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.381ns  (logic 1.610ns (14.144%)  route 9.771ns (85.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         3.036    11.381    UUT/RS232_PHY/StartTX_reg_0[0]
    SLICE_X24Y48         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.689    -1.332    UUT/RS232_PHY/clk_out1
    SLICE_X24Y48         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.030ns  (logic 1.610ns (14.594%)  route 9.420ns (85.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.685    11.030    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X9Y49          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y49          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[20]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           762 Endpoints
Min Delay           762 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/StartTX_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.381ns  (logic 1.610ns (14.144%)  route 9.771ns (85.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         3.036    11.381    UUT/RS232_PHY/StartTX_reg_0[0]
    SLICE_X24Y48         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.689    -1.332    UUT/RS232_PHY/clk_out1
    SLICE_X24Y48         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.610ns (14.225%)  route 9.707ns (85.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.972    11.317    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.694    -1.327    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[11][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[13][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 1.610ns (14.402%)  route 9.568ns (85.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.833    11.178    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y48          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.030ns  (logic 1.610ns (14.594%)  route 9.420ns (85.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         6.735     8.221    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.345 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=193, routed)         2.685    11.030    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X9Y49          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         1.693    -1.328    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y49          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[10][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.254ns (31.635%)  route 0.548ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.548     0.802    BTNU_IBUF
    SLICE_X2Y80          FDCE                                         f  contador_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.867    -0.806    clk
    SLICE_X2Y80          FDCE                                         r  contador_reg[20]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.659%)  route 0.601ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=555, routed)         0.601     0.855    BTNU_IBUF
    SLICE_X2Y81          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=785, routed)         0.868    -0.805    clk
    SLICE_X2Y81          FDCE                                         r  contador_reg[26]/C





