Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 14:08:36 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                     Enable Signal                     |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  design_1_i/clock_divider_0/U0/divided_clk         |                                                       |                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                     | design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_1_n_0 |                                                           |                4 |              4 |
|  clk_IBUF_BUFG                                     | design_1_i/Get2DigitsN_0/U0/keypad/dec/p_1_in         | design_1_i/Get2DigitsN_0/U0/keypad/dec/saved_digit_reg[3] |                1 |              4 |
|  design_1_i/max_min_keypad_0/U0/max_reg[7]_i_1_n_0 |                                                       |                                                           |                2 |              8 |
|  btnL_IBUF                                         |                                                       |                                                           |                2 |              8 |
|  clk_IBUF_BUFG                                     | design_1_i/Get2DigitsN_0/U0/keypad/dec/E[0]           | btnC_IBUF[0]                                              |                5 |              8 |
|  clk_IBUF_BUFG                                     | design_1_i/Get2DigitsN_0/U0/keypad/dec/p_1_in         | design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4           |                5 |             20 |
|  clk_IBUF_BUFG                                     |                                                       |                                                           |               18 |             53 |
+----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 8      |                     3 |
| 16+    |                     2 |
+--------+-----------------------+


