{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:51:40 2019 " "Info: Processing started: Sun Nov 03 21:51:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[0\]\$latch " "Warning: Node \"alu_out\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[1\]\$latch " "Warning: Node \"alu_out\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[2\]\$latch " "Warning: Node \"alu_out\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[3\]\$latch " "Warning: Node \"alu_out\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[4\]\$latch " "Warning: Node \"alu_out\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[5\]\$latch " "Warning: Node \"alu_out\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[6\]\$latch " "Warning: Node \"alu_out\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[7\]\$latch " "Warning: Node \"alu_out\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[8\]\$latch " "Warning: Node \"alu_out\[8\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[9\]\$latch " "Warning: Node \"alu_out\[9\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[10\]\$latch " "Warning: Node \"alu_out\[10\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[11\]\$latch " "Warning: Node \"alu_out\[11\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[12\]\$latch " "Warning: Node \"alu_out\[12\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[13\]\$latch " "Warning: Node \"alu_out\[13\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[14\]\$latch " "Warning: Node \"alu_out\[14\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[15\]\$latch " "Warning: Node \"alu_out\[15\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[16\]\$latch " "Warning: Node \"alu_out\[16\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[17\]\$latch " "Warning: Node \"alu_out\[17\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[18\]\$latch " "Warning: Node \"alu_out\[18\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[19\]\$latch " "Warning: Node \"alu_out\[19\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[20\]\$latch " "Warning: Node \"alu_out\[20\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[21\]\$latch " "Warning: Node \"alu_out\[21\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[22\]\$latch " "Warning: Node \"alu_out\[22\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[23\]\$latch " "Warning: Node \"alu_out\[23\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[24\]\$latch " "Warning: Node \"alu_out\[24\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[25\]\$latch " "Warning: Node \"alu_out\[25\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[26\]\$latch " "Warning: Node \"alu_out\[26\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[27\]\$latch " "Warning: Node \"alu_out\[27\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[28\]\$latch " "Warning: Node \"alu_out\[28\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[29\]\$latch " "Warning: Node \"alu_out\[29\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[30\]\$latch " "Warning: Node \"alu_out\[30\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[31\]\$latch " "Warning: Node \"alu_out\[31\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[2\] " "Info: Assuming node \"alu_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[1\] " "Info: Assuming node \"alu_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[3\] " "Info: Assuming node \"alu_sel\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[0\] " "Info: Assuming node \"alu_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu_out\[23\]\$latch dataB\[1\] alu_sel\[2\] 15.885 ns register " "Info: tsu for register \"alu_out\[23\]\$latch\" (data pin = \"dataB\[1\]\", clock pin = \"alu_sel\[2\]\") is 15.885 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.010 ns + Longest pin register " "Info: + Longest pin to register delay is 20.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns dataB\[1\] 1 PIN PIN_R11 98 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_R11; Fanout = 98; PIN Node = 'dataB\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[1] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.233 ns) + CELL(0.150 ns) 7.223 ns ShiftLeft0~18 2 COMB LCCOMB_X8_Y8_N14 1 " "Info: 2: + IC(6.233 ns) + CELL(0.150 ns) = 7.223 ns; Loc. = LCCOMB_X8_Y8_N14; Fanout = 1; COMB Node = 'ShiftLeft0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { dataB[1] ShiftLeft0~18 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.438 ns) 8.648 ns ShiftLeft0~19 3 COMB LCCOMB_X15_Y8_N10 5 " "Info: 3: + IC(0.987 ns) + CELL(0.438 ns) = 8.648 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 5; COMB Node = 'ShiftLeft0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ShiftLeft0~18 ShiftLeft0~19 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.275 ns) 10.257 ns ShiftLeft0~34 4 COMB LCCOMB_X9_Y4_N26 3 " "Info: 4: + IC(1.334 ns) + CELL(0.275 ns) = 10.257 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 3; COMB Node = 'ShiftLeft0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { ShiftLeft0~19 ShiftLeft0~34 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.416 ns) 11.634 ns Mux23~0 5 COMB LCCOMB_X15_Y4_N26 1 " "Info: 5: + IC(0.961 ns) + CELL(0.416 ns) = 11.634 ns; Loc. = LCCOMB_X15_Y4_N26; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { ShiftLeft0~34 Mux23~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 12.304 ns Mux23~1 6 COMB LCCOMB_X15_Y4_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.420 ns) = 12.304 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'Mux23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux23~0 Mux23~1 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.150 ns) 13.137 ns Mux23~2 7 COMB LCCOMB_X13_Y4_N8 1 " "Info: 7: + IC(0.683 ns) + CELL(0.150 ns) = 13.137 ns; Loc. = LCCOMB_X13_Y4_N8; Fanout = 1; COMB Node = 'Mux23~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { Mux23~1 Mux23~2 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.437 ns) 14.870 ns Mux23~3 8 COMB LCCOMB_X14_Y7_N30 1 " "Info: 8: + IC(1.296 ns) + CELL(0.437 ns) = 14.870 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 1; COMB Node = 'Mux23~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { Mux23~2 Mux23~3 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.419 ns) 16.281 ns Mux23~4 9 COMB LCCOMB_X14_Y5_N22 1 " "Info: 9: + IC(0.992 ns) + CELL(0.419 ns) = 16.281 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 1; COMB Node = 'Mux23~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { Mux23~3 Mux23~4 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.150 ns) 17.454 ns Mux23~5 10 COMB LCCOMB_X17_Y7_N22 1 " "Info: 10: + IC(1.023 ns) + CELL(0.150 ns) = 17.454 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'Mux23~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { Mux23~4 Mux23~5 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.420 ns) 18.867 ns Mux23~6 11 COMB LCCOMB_X13_Y6_N18 1 " "Info: 11: + IC(0.993 ns) + CELL(0.420 ns) = 18.867 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'Mux23~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Mux23~5 Mux23~6 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 19.260 ns Mux23~7 12 COMB LCCOMB_X13_Y6_N28 1 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 19.260 ns; Loc. = LCCOMB_X13_Y6_N28; Fanout = 1; COMB Node = 'Mux23~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux23~6 Mux23~7 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.275 ns) 20.010 ns alu_out\[23\]\$latch 13 REG LCCOMB_X13_Y6_N22 1 " "Info: 13: + IC(0.475 ns) + CELL(0.275 ns) = 20.010 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; REG Node = 'alu_out\[23\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.540 ns ( 22.69 % ) " "Info: Total cell delay = 4.540 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.470 ns ( 77.31 % ) " "Info: Total interconnect delay = 15.470 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.010 ns" { dataB[1] ShiftLeft0~18 ShiftLeft0~19 ShiftLeft0~34 Mux23~0 Mux23~1 Mux23~2 Mux23~3 Mux23~4 Mux23~5 Mux23~6 Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.010 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~18 {} ShiftLeft0~19 {} ShiftLeft0~34 {} Mux23~0 {} Mux23~1 {} Mux23~2 {} Mux23~3 {} Mux23~4 {} Mux23~5 {} Mux23~6 {} Mux23~7 {} alu_out[23]$latch {} } { 0.000ns 0.000ns 6.233ns 0.987ns 1.334ns 0.961ns 0.250ns 0.683ns 1.296ns 0.992ns 1.023ns 0.993ns 0.243ns 0.475ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.275ns 0.416ns 0.420ns 0.150ns 0.437ns 0.419ns 0.150ns 0.420ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.823 ns + " "Info: + Micro setup delay of destination is 0.823 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[2\] destination 4.948 ns - Shortest register " "Info: - Shortest clock path from clock \"alu_sel\[2\]\" to destination register is 4.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns alu_sel\[2\] 1 CLK PIN_D11 31 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D11; Fanout = 31; CLK Node = 'alu_sel\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.150 ns) 2.045 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.045 ns) + CELL(0.150 ns) = 2.045 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { alu_sel[2] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 3.775 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 3.775 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.150 ns) 4.948 ns alu_out\[23\]\$latch 4 REG LCCOMB_X13_Y6_N22 1 " "Info: 4: + IC(1.023 ns) + CELL(0.150 ns) = 4.948 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; REG Node = 'alu_out\[23\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 23.24 % ) " "Info: Total cell delay = 1.150 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 76.76 % ) " "Info: Total interconnect delay = 3.798 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[23]$latch {} } { 0.000ns 0.000ns 1.045ns 1.730ns 1.023ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.010 ns" { dataB[1] ShiftLeft0~18 ShiftLeft0~19 ShiftLeft0~34 Mux23~0 Mux23~1 Mux23~2 Mux23~3 Mux23~4 Mux23~5 Mux23~6 Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.010 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~18 {} ShiftLeft0~19 {} ShiftLeft0~34 {} Mux23~0 {} Mux23~1 {} Mux23~2 {} Mux23~3 {} Mux23~4 {} Mux23~5 {} Mux23~6 {} Mux23~7 {} alu_out[23]$latch {} } { 0.000ns 0.000ns 6.233ns 0.987ns 1.334ns 0.961ns 0.250ns 0.683ns 1.296ns 0.992ns 1.023ns 0.993ns 0.243ns 0.475ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.275ns 0.416ns 0.420ns 0.150ns 0.437ns 0.419ns 0.150ns 0.420ns 0.150ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[23]$latch {} } { 0.000ns 0.000ns 1.045ns 1.730ns 1.023ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alu_sel\[3\] alu_out\[19\] alu_out\[19\]\$latch 10.002 ns register " "Info: tco from clock \"alu_sel\[3\]\" to destination pin \"alu_out\[19\]\" through register \"alu_out\[19\]\$latch\" is 10.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[3\] source 5.494 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[3\]\" to source register is 5.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns alu_sel\[3\] 1 CLK PIN_G12 25 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G12; Fanout = 25; CLK Node = 'alu_sel\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.415 ns) 2.568 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.331 ns) + CELL(0.415 ns) = 2.568 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { alu_sel[3] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 4.298 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 4.298 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.150 ns) 5.494 ns alu_out\[19\]\$latch 4 REG LCCOMB_X12_Y10_N14 1 " "Info: 4: + IC(1.046 ns) + CELL(0.150 ns) = 5.494 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 1; REG Node = 'alu_out\[19\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 25.25 % ) " "Info: Total cell delay = 1.387 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 74.75 % ) " "Info: Total interconnect delay = 4.107 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[19]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.046ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.508 ns + Longest register pin " "Info: + Longest register to pin delay is 4.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_out\[19\]\$latch 1 REG LCCOMB_X12_Y10_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 1; REG Node = 'alu_out\[19\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[19]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(2.778 ns) 4.508 ns alu_out\[19\] 2 PIN PIN_A13 0 " "Info: 2: + IC(1.730 ns) + CELL(2.778 ns) = 4.508 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'alu_out\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 61.62 % ) " "Info: Total cell delay = 2.778 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 38.38 % ) " "Info: Total interconnect delay = 1.730 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { alu_out[19]$latch {} alu_out[19] {} } { 0.000ns 1.730ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[19]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.046ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { alu_out[19]$latch {} alu_out[19] {} } { 0.000ns 1.730ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "alu_out\[8\]\$latch dataA\[8\] alu_sel\[3\] 1.735 ns register " "Info: th for register \"alu_out\[8\]\$latch\" (data pin = \"dataA\[8\]\", clock pin = \"alu_sel\[3\]\") is 1.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[3\] destination 5.490 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[3\]\" to destination register is 5.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns alu_sel\[3\] 1 CLK PIN_G12 25 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G12; Fanout = 25; CLK Node = 'alu_sel\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.415 ns) 2.568 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.331 ns) + CELL(0.415 ns) = 2.568 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { alu_sel[3] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 4.298 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 4.298 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.150 ns) 5.490 ns alu_out\[8\]\$latch 4 REG LCCOMB_X13_Y5_N22 1 " "Info: 4: + IC(1.042 ns) + CELL(0.150 ns) = 5.490 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; REG Node = 'alu_out\[8\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 25.26 % ) " "Info: Total cell delay = 1.387 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 74.74 % ) " "Info: Total interconnect delay = 4.103 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.042ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.755 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns dataA\[8\] 1 PIN PIN_J1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_J1; Fanout = 11; PIN Node = 'dataA\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[8] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.271 ns) 2.316 ns Mux8~9 2 COMB LCCOMB_X13_Y5_N10 1 " "Info: 2: + IC(1.066 ns) + CELL(0.271 ns) = 2.316 ns; Loc. = LCCOMB_X13_Y5_N10; Fanout = 1; COMB Node = 'Mux8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { dataA[8] Mux8~9 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.709 ns Mux8~10 3 COMB LCCOMB_X13_Y5_N4 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X13_Y5_N4; Fanout = 1; COMB Node = 'Mux8~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux8~9 Mux8~10 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 3.229 ns Mux8~7 4 COMB LCCOMB_X13_Y5_N24 1 " "Info: 4: + IC(0.249 ns) + CELL(0.271 ns) = 3.229 ns; Loc. = LCCOMB_X13_Y5_N24; Fanout = 1; COMB Node = 'Mux8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Mux8~10 Mux8~7 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.755 ns alu_out\[8\]\$latch 5 REG LCCOMB_X13_Y5_N22 1 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 3.755 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; REG Node = 'alu_out\[8\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 51.82 % ) " "Info: Total cell delay = 1.946 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.809 ns ( 48.18 % ) " "Info: Total interconnect delay = 1.809 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { dataA[8] Mux8~9 Mux8~10 Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { dataA[8] {} dataA[8]~combout {} Mux8~9 {} Mux8~10 {} Mux8~7 {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.066ns 0.243ns 0.249ns 0.251ns } { 0.000ns 0.979ns 0.271ns 0.150ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.042ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { dataA[8] Mux8~9 Mux8~10 Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { dataA[8] {} dataA[8]~combout {} Mux8~9 {} Mux8~10 {} Mux8~7 {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.066ns 0.243ns 0.249ns 0.251ns } { 0.000ns 0.979ns 0.271ns 0.150ns 0.271ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:51:40 2019 " "Info: Processing ended: Sun Nov 03 21:51:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
