proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0) =
{ true && and [a0_0 <=u 9223372036854775808@64, a1_0 <=u 9223372036854775808@64, a2_0 <=u 9223372036854775808@64, a3_0 <=u 9223372036854775808@64, a4_0 <=u 9223372036854775808@64] }
mov p0_1 4503595332402223@uint64;
mov p1_1 4503599627370495@uint64;
mov p2_1 4503599627370495@uint64;
mov p3_1 4503599627370495@uint64;
mov p4_1 281474976710655@uint64;
mov r7_0_1 a0_0;
mov r7_8_1 a1_0;
mov r7_16_1 a2_0;
mov r7_24_1 a3_0;
mov r7_32_1 a4_0;
mov t08_1 r7_0_1;
mov t19_1 r7_8_1;
mov t210_1 r7_16_1;
mov t311_1 r7_24_1;
mov t412_1 r7_32_1;
split x13_1 t414_1 t412_1 48;
mul v1_1 x13_1 4294968273@uint64;
add t015_1 v1_1 t08_1;
split v2_1 t017_1 t015_1 52;
add t116_1 v2_1 t19_1;
split v3_1 t119_1 t116_1 52;
add t218_1 v3_1 t210_1;
split v4_1 t221_1 t218_1 52;
add t320_1 v4_1 t311_1;
split v5_1 t323_1 t320_1 52;
add t422_1 v5_1 t414_1;
mov r7_0_2 t017_1;
mov r7_8_2 t119_1;
mov r7_16_2 t221_1;
mov r7_24_2 t323_1;
mov r7_32_2 t422_1;
mov c0_1 r7_0_2;
mov c1_1 r7_8_2;
mov c2_1 r7_16_2;
mov c3_1 r7_24_2;
mov c4_1 r7_32_2;
{ c0_1 + (c1_1 * 4503599627370496) + (c2_1 * 20282409603651670423947251286016) + (c3_1 * 91343852333181432387730302044767688728495783936) + (c4_1 * 411376139330301510538742295639337626245683966408394965837152256) = a0_0 + (a1_0 * 4503599627370496) + (a2_0 * 20282409603651670423947251286016) + (a3_0 * 91343852333181432387730302044767688728495783936) + (a4_0 * 411376139330301510538742295639337626245683966408394965837152256) (mod p0_1 + (p1_1 * 4503599627370496) + (p2_1 * 20282409603651670423947251286016) + (p3_1 * 91343852333181432387730302044767688728495783936) + (p4_1 * 411376139330301510538742295639337626245683966408394965837152256)) && and [umod (add (mul (uext c0_1 208) (1@272)) (add (mul (uext c1_1 208) (4503599627370496@272)) (add (mul (uext c2_1 208) (20282409603651670423947251286016@272)) (add (mul (uext c3_1 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext c4_1 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) (add (mul (uext p0_1 208) (1@272)) (add (mul (uext p1_1 208) (4503599627370496@272)) (add (mul (uext p2_1 208) (20282409603651670423947251286016@272)) (add (mul (uext p3_1 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext p4_1 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) = umod (add (mul (uext a0_0 208) (1@272)) (add (mul (uext a1_0 208) (4503599627370496@272)) (add (mul (uext a2_0 208) (20282409603651670423947251286016@272)) (add (mul (uext a3_0 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext a4_0 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) (add (mul (uext p0_1 208) (1@272)) (add (mul (uext p1_1 208) (4503599627370496@272)) (add (mul (uext p2_1 208) (20282409603651670423947251286016@272)) (add (mul (uext p3_1 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext p4_1 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))), c0_1 <u 4503599627370496@64, c1_1 <u 4503599627370496@64, c2_1 <u 4503599627370496@64, c3_1 <u 4503599627370496@64, c4_1 <u 4503599627370496@64] }
