#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177ed00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1793640 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x178a5d0 .functor NOT 1, L_0x17c9130, C4<0>, C4<0>, C4<0>;
L_0x17c8e40 .functor XOR 298, L_0x17c8be0, L_0x17c8da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x17c9020 .functor XOR 298, L_0x17c8e40, L_0x17c8f50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x17c6ef0_0 .net *"_ivl_10", 297 0, L_0x17c8f50;  1 drivers
v0x17c6ff0_0 .net *"_ivl_12", 297 0, L_0x17c9020;  1 drivers
v0x17c70d0_0 .net *"_ivl_2", 297 0, L_0x17c8b40;  1 drivers
v0x17c7190_0 .net *"_ivl_4", 297 0, L_0x17c8be0;  1 drivers
v0x17c7270_0 .net *"_ivl_6", 297 0, L_0x17c8da0;  1 drivers
v0x17c73a0_0 .net *"_ivl_8", 297 0, L_0x17c8e40;  1 drivers
v0x17c7480_0 .var "clk", 0 0;
v0x17c7520_0 .net "in", 99 0, v0x17c6440_0;  1 drivers
v0x17c75c0_0 .net "out_any_dut", 99 1, v0x17c69a0_0;  1 drivers
v0x17c7740_0 .net "out_any_ref", 99 1, L_0x17c84d0;  1 drivers
v0x17c7810_0 .net "out_both_dut", 98 0, v0x17c6a80_0;  1 drivers
v0x17c78e0_0 .net "out_both_ref", 98 0, L_0x17c80c0;  1 drivers
v0x17c79b0_0 .net "out_different_dut", 99 0, v0x17c6b40_0;  1 drivers
v0x17c7a80_0 .net "out_different_ref", 99 0, L_0x17c8a30;  1 drivers
v0x17c7b50_0 .var/2u "stats1", 287 0;
v0x17c7c10_0 .var/2u "strobe", 0 0;
v0x17c7cd0_0 .net "tb_match", 0 0, L_0x17c9130;  1 drivers
v0x17c7da0_0 .net "tb_mismatch", 0 0, L_0x178a5d0;  1 drivers
E_0x17921a0/0 .event negedge, v0x17c6360_0;
E_0x17921a0/1 .event posedge, v0x17c6360_0;
E_0x17921a0 .event/or E_0x17921a0/0, E_0x17921a0/1;
L_0x17c8b40 .concat [ 100 99 99 0], L_0x17c8a30, L_0x17c84d0, L_0x17c80c0;
L_0x17c8be0 .concat [ 100 99 99 0], L_0x17c8a30, L_0x17c84d0, L_0x17c80c0;
L_0x17c8da0 .concat [ 100 99 99 0], v0x17c6b40_0, v0x17c69a0_0, v0x17c6a80_0;
L_0x17c8f50 .concat [ 100 99 99 0], L_0x17c8a30, L_0x17c84d0, L_0x17c80c0;
L_0x17c9130 .cmp/eeq 298, L_0x17c8b40, L_0x17c9020;
S_0x17937d0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1793640;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x178a640 .functor AND 100, v0x17c6440_0, L_0x17c7f30, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x17c8410 .functor OR 100, v0x17c6440_0, L_0x17c82d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x17c8a30 .functor XOR 100, v0x17c6440_0, L_0x17c88f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1798e50_0 .net *"_ivl_1", 98 0, L_0x17c7e90;  1 drivers
v0x17c53d0_0 .net *"_ivl_11", 98 0, L_0x17c8200;  1 drivers
v0x17c54b0_0 .net *"_ivl_12", 99 0, L_0x17c82d0;  1 drivers
L_0x7fe2532f6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c5570_0 .net *"_ivl_15", 0 0, L_0x7fe2532f6060;  1 drivers
v0x17c5650_0 .net *"_ivl_16", 99 0, L_0x17c8410;  1 drivers
v0x17c5780_0 .net *"_ivl_2", 99 0, L_0x17c7f30;  1 drivers
v0x17c5860_0 .net *"_ivl_21", 0 0, L_0x17c8650;  1 drivers
v0x17c5940_0 .net *"_ivl_23", 98 0, L_0x17c8800;  1 drivers
v0x17c5a20_0 .net *"_ivl_24", 99 0, L_0x17c88f0;  1 drivers
L_0x7fe2532f6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c5b90_0 .net *"_ivl_5", 0 0, L_0x7fe2532f6018;  1 drivers
v0x17c5c70_0 .net *"_ivl_6", 99 0, L_0x178a640;  1 drivers
v0x17c5d50_0 .net "in", 99 0, v0x17c6440_0;  alias, 1 drivers
v0x17c5e30_0 .net "out_any", 99 1, L_0x17c84d0;  alias, 1 drivers
v0x17c5f10_0 .net "out_both", 98 0, L_0x17c80c0;  alias, 1 drivers
v0x17c5ff0_0 .net "out_different", 99 0, L_0x17c8a30;  alias, 1 drivers
L_0x17c7e90 .part v0x17c6440_0, 1, 99;
L_0x17c7f30 .concat [ 99 1 0 0], L_0x17c7e90, L_0x7fe2532f6018;
L_0x17c80c0 .part L_0x178a640, 0, 99;
L_0x17c8200 .part v0x17c6440_0, 1, 99;
L_0x17c82d0 .concat [ 99 1 0 0], L_0x17c8200, L_0x7fe2532f6060;
L_0x17c84d0 .part L_0x17c8410, 0, 99;
L_0x17c8650 .part v0x17c6440_0, 0, 1;
L_0x17c8800 .part v0x17c6440_0, 1, 99;
L_0x17c88f0 .concat [ 99 1 0 0], L_0x17c8800, L_0x17c8650;
S_0x17c6150 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1793640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x17c6360_0 .net "clk", 0 0, v0x17c7480_0;  1 drivers
v0x17c6440_0 .var "in", 99 0;
v0x17c6500_0 .net "tb_match", 0 0, L_0x17c9130;  alias, 1 drivers
E_0x1791d20 .event posedge, v0x17c6360_0;
E_0x1792630 .event negedge, v0x17c6360_0;
S_0x17c6600 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1793640;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
v0x17c6890_0 .net "in", 99 0, v0x17c6440_0;  alias, 1 drivers
v0x17c69a0_0 .var "out_any", 99 1;
v0x17c6a80_0 .var "out_both", 98 0;
v0x17c6b40_0 .var "out_different", 99 0;
E_0x177ba20 .event anyedge, v0x17c5d50_0;
S_0x17c6cd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1793640;
 .timescale -12 -12;
E_0x17a6950 .event anyedge, v0x17c7c10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17c7c10_0;
    %nor/r;
    %assign/vec4 v0x17c7c10_0, 0;
    %wait E_0x17a6950;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17c6150;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17c6440_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1792630;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17c6440_0, 0;
    %wait E_0x1791d20;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17c6440_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17c6600;
T_2 ;
    %wait E_0x177ba20;
    %load/vec4 v0x17c6890_0;
    %parti/s 1, 98, 8;
    %load/vec4 v0x17c6890_0;
    %parti/s 98, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 100;
    %load/vec4 v0x17c6890_0;
    %parti/s 99, 0, 2;
    %load/vec4 v0x17c6890_0;
    %parti/s 1, 99, 8;
    %concat/vec4; draw_concat_vec4
    %and;
    %pad/u 99;
    %store/vec4 v0x17c6a80_0, 0, 99;
    %load/vec4 v0x17c6890_0;
    %parti/s 1, 99, 8;
    %load/vec4 v0x17c6890_0;
    %parti/s 98, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17c6890_0;
    %parti/s 1, 98, 8;
    %concat/vec4; draw_concat_vec4
    %pad/u 99;
    %store/vec4 v0x17c69a0_0, 0, 99;
    %load/vec4 v0x17c6890_0;
    %load/vec4 v0x17c6890_0;
    %parti/s 1, 99, 8;
    %load/vec4 v0x17c6890_0;
    %parti/s 99, 0, 2;
    %concat/vec4; draw_concat_vec4
    %xor;
    %store/vec4 v0x17c6b40_0, 0, 100;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1793640;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c7c10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1793640;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17c7480_0;
    %inv;
    %store/vec4 v0x17c7480_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1793640;
T_5 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c6360_0, v0x17c7da0_0, v0x17c7520_0, v0x17c78e0_0, v0x17c7810_0, v0x17c7740_0, v0x17c75c0_0, v0x17c7a80_0, v0x17c79b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1793640;
T_6 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_6.3 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_6.5 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1793640;
T_7 ;
    %wait E_0x17921a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c7b50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
    %load/vec4 v0x17c7cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c7b50_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17c78e0_0;
    %load/vec4 v0x17c78e0_0;
    %load/vec4 v0x17c7810_0;
    %xor;
    %load/vec4 v0x17c78e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x17c7740_0;
    %load/vec4 v0x17c7740_0;
    %load/vec4 v0x17c75c0_0;
    %xor;
    %load/vec4 v0x17c7740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.8 ;
    %load/vec4 v0x17c7a80_0;
    %load/vec4 v0x17c7a80_0;
    %load/vec4 v0x17c79b0_0;
    %xor;
    %load/vec4 v0x17c7a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.14 ;
    %load/vec4 v0x17c7b50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c7b50_0, 4, 32;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/gatesv100/iter10/response0/top_module.sv";
