Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 11:14:06 2021
| Host         : Justin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           13 |
|     10 |            3 |
|     12 |            2 |
|     14 |            2 |
|    16+ |           50 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             490 |          141 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             724 |          100 |
| Yes          | No                    | No                     |             884 |          250 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             426 |           90 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/transition_state[3]_i_2_n_1 | d1/nolabel_line154/transition_state[3]_i_1_n_1 |                1 |              8 |
|  v1/d1/clk2/seg_reg[6]                                        |                                                | v1/d1/seg[5]_i_1__0_n_1                        |                2 |              8 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/bullet_left[3]_i_2_n_1      | d1/nolabel_line154/bullet_left[3]_i_1_n_1      |                2 |              8 |
|  v1/clk1/clk_out                                              | v1/volume0                                     |                                                |                1 |              8 |
|  nolabel_line157/count_0_16s                                  | n_0_16095_BUFG                                 | d1/nolabel_line157/count[3]_i_1_n_1            |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[3][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[3][6]_i_1_n_1     |                1 |              8 |
|  count_6_25mHz                                                | d1/nolabel_line111/oled_data_n_1               | d1/dis/oled_data_reg[14]_13                    |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[1][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[1][6]_i_1_n_1     |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[0][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[0][6]_i_1_n_1     |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[6][3]_i_1_n_1  | d1/nolabel_line157/fireworkType                |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[4][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[4][6]_i_1_n_1     |                1 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[2][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[2][6]_i_1_n_1     |                2 |              8 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType[5][3]_i_1_n_1  | d1/nolabel_line157/fireworkY[5][6]_i_1_n_1     |                2 |              8 |
|  count_6_25mHz                                                | d1/nolabel_line144/oled_data_reg[15]_4         | d1/nolabel_line144/oled_data_reg[13]_1         |                4 |             10 |
|  count_0_16s                                                  | d1/nolabel_line144/time_result[4]_i_1_n_1      |                                                |                1 |             10 |
|  count_6_25mHz                                                | d1/nolabel_line118/oled_data_reg[14]_0         | d1/nolabel_line118/oled_data[15]_i_1__0_n_1    |                3 |             10 |
|  v1/d1/clk2/seg_reg[6]                                        |                                                |                                                |                2 |             12 |
|  count_0_16s                                                  | d1/nolabel_line117/volume_bar_pos[6]_i_2_n_1   | d1/sp1/f2/SR[0]                                |                3 |             12 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/enemyState[6]_i_1_n_1       |                3 |             14 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           |                                                |                4 |             14 |
|  nolabel_line154/count_0_16s                                  |                                                |                                                |                6 |             18 |
|  d1/nolabel_line151/oled_data_reg[15]_i_2__1_n_1              |                                                |                                                |                7 |             20 |
|  count_6_25mHz                                                | d1/nolabel_line118/oled_data_reg[14]_0         |                                                |                7 |             20 |
|  CLK_IBUF_BUFG                                                |                                                |                                                |               10 |             20 |
|  count_6_25mHz                                                | d1/nolabel_line144/oled_data_reg[15]_4         |                                                |                8 |             22 |
|  clk1/CLK                                                     |                                                |                                                |                4 |             24 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/enemyAlive[5]_i_1_n_1       |                                                |                9 |             24 |
| ~ac/J_MIC3_Pin4_OBUF                                          |                                                |                                                |                4 |             24 |
|  v1/clk1/clk_out                                              | v1/max_mic0                                    |                                                |                3 |             24 |
|  count_6_25mHz                                                | d1/nolabel_line111/oled_data_n_1               |                                                |                8 |             24 |
|  CLK_IBUF_BUFG                                                |                                                | clk1/CLK                                       |                3 |             24 |
|  d1/clk4/count_381Hz                                          |                                                |                                                |                5 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletY                     |                4 |             26 |
|  v1/clk1/clk_out                                              |                                                | v1/count_sample[12]_i_1_n_1                    |                4 |             26 |
|  count_0_16s                                                  | d1/nolabel_line144/score[12]_i_1_n_1           |                                                |                8 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[5][6]_i_1_n_1       |                7 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[3][6]_i_1_n_1       |                5 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[4][6]_i_1_n_1       |                5 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[2][6]_i_1_n_1       |                5 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[1][6]_i_1_n_1       |                6 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[7][6]_i_1_n_1       |                5 |             26 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/spaceX[6]_i_1_n_1           | d1/nolabel_line154/bulletX[6][6]_i_1_n_1       |                4 |             26 |
|  d1/nolabel_line154/nolabel_line196/oled_data_reg[15]_i_2_n_1 |                                                |                                                |               14 |             32 |
|  n_0_16095_BUFG                                               |                                                |                                                |               13 |             32 |
| ~count_6_25mHz                                                |                                                |                                                |                6 |             36 |
| ~count_6_25mHz                                                | d1/dis/delay[0]_i_1_n_1                        |                                                |                5 |             40 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[4][6]_i_1_n_1     |                                                |               23 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[2][6]_i_1_n_1     |                                                |               20 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[5][6]_i_1_n_1     |                                                |               18 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[0][6]_i_1_n_1     |                                                |               18 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[3][6]_i_1_n_1     |                                                |               18 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkType                |                                                |               19 |             56 |
|  nolabel_line157/count_0_16s                                  | n_0_16095_BUFG                                 |                                                |               10 |             56 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/fireworkY[1][6]_i_1_n_1     |                                                |               21 |             56 |
|  count_0_16s                                                  |                                                |                                                |               22 |             62 |
|  CLK_IBUF_BUFG                                                |                                                | v1/clk1/clear                                  |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/nolabel_line151/clk1/clear                  |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/nolabel_line154/clk2/clear                  |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/nolabel_line157/clk2/clear                  |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/clk4/count[0]_i_1__1_n_1                    |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | v1/d1/clk2/count[0]_i_1__5_n_1                 |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/clk3/clear                                  |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | d1/clk2/count[0]_i_1__2_n_1                    |                8 |             64 |
|  CLK_IBUF_BUFG                                                |                                                | clk1/count[0]_i_1__3_n_1                       |                8 |             64 |
| ~count_6_25mHz                                                | d1/dis/state                                   |                                                |                8 |             64 |
|  nolabel_line157/count_0_16s                                  | d1/nolabel_line157/state0                      |                                                |               13 |             68 |
|  nolabel_line154/count_0_16s                                  | d1/nolabel_line154/enemyX[0][6]_i_1_n_1        | d1/nolabel_line154/transition_state[3]_i_1_n_1 |               17 |             84 |
| ~count_6_25mHz                                                |                                                | d1/dis/spi_word[39]_i_1_n_1                    |               19 |             90 |
|  count_0_16s                                                  | d1/nolabel_line144/hook_dir                    |                                                |               32 |            118 |
|  nolabel_line151/count_10Hz                                   |                                                |                                                |               48 |            184 |
+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


