# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rc5_assign.srcs/sources_1/new/rc5_encoder.vhd" \

# Do not sort compile order
nosort
