\hypertarget{group__CMSIS__core__base}{}\section{Core Definitions}
\label{group__CMSIS__core__base}\index{Core Definitions@{Core Definitions}}


Definitions for base addresses, unions, and structures.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}}~(0x\+E000\+E000\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{I\+T\+M\+\_\+\+B\+A\+SE}}~(0x\+E0000000\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{D\+W\+T\+\_\+\+B\+A\+SE}}~(0x\+E0001000\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{T\+P\+I\+\_\+\+B\+A\+SE}}~(0x\+E0040000\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+B\+A\+SE}}~(0x\+E000\+E\+D\+F0\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0010\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{N\+V\+I\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0100\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{S\+C\+B\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0\+D00\+U\+L)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{S\+Cn\+S\+CB}}~((\mbox{\hyperlink{structSCnSCB__Type}{S\+Cn\+S\+C\+B\+\_\+\+Type}}    $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}}      )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{S\+CB}}~((\mbox{\hyperlink{structSCB__Type}{S\+C\+B\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{S\+C\+B\+\_\+\+B\+A\+SE}}      )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}}~((\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}}   $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+B\+A\+SE}}  )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{N\+V\+IC}}~((\mbox{\hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type}}      $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{N\+V\+I\+C\+\_\+\+B\+A\+SE}}     )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}{I\+TM}}~((\mbox{\hyperlink{structITM__Type}{I\+T\+M\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{I\+T\+M\+\_\+\+B\+A\+SE}}      )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{D\+WT}}~((\mbox{\hyperlink{structDWT__Type}{D\+W\+T\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{D\+W\+T\+\_\+\+B\+A\+SE}}      )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{T\+PI}}~((\mbox{\hyperlink{structTPI__Type}{T\+P\+I\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{T\+P\+I\+\_\+\+B\+A\+SE}}      )
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}}~((\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+B\+A\+SE}})
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Definitions for base addresses, unions, and structures. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}\label{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{CoreDebug}{CoreDebug}}
{\footnotesize\ttfamily \#define Core\+Debug~((\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+B\+A\+SE}})}

Core Debug configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}\label{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{CoreDebug\_BASE}{CoreDebug\_BASE}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+B\+A\+SE~(0x\+E000\+E\+D\+F0\+U\+L)}

Core Debug Base Address \mbox{\Hypertarget{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}\label{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{DWT}{DWT}}
{\footnotesize\ttfamily \#define D\+WT~((\mbox{\hyperlink{structDWT__Type}{D\+W\+T\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{D\+W\+T\+\_\+\+B\+A\+SE}}      )}

D\+WT configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}\label{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{DWT\_BASE}{DWT\_BASE}}
{\footnotesize\ttfamily \#define D\+W\+T\+\_\+\+B\+A\+SE~(0x\+E0001000\+U\+L)}

D\+WT Base Address \mbox{\Hypertarget{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}\label{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{ITM}{ITM}}
{\footnotesize\ttfamily \#define I\+TM~((\mbox{\hyperlink{structITM__Type}{I\+T\+M\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{I\+T\+M\+\_\+\+B\+A\+SE}}      )}

I\+TM configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}\label{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{ITM\_BASE}{ITM\_BASE}}
{\footnotesize\ttfamily \#define I\+T\+M\+\_\+\+B\+A\+SE~(0x\+E0000000\+U\+L)}

I\+TM Base Address \mbox{\Hypertarget{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}\label{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \#define N\+V\+IC~((\mbox{\hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type}}      $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{N\+V\+I\+C\+\_\+\+B\+A\+SE}}     )}

N\+V\+IC configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}\label{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{NVIC\_BASE}{NVIC\_BASE}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0100\+U\+L)}

N\+V\+IC Base Address \mbox{\Hypertarget{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}\label{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SCB}{SCB}}
{\footnotesize\ttfamily \#define S\+CB~((\mbox{\hyperlink{structSCB__Type}{S\+C\+B\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{S\+C\+B\+\_\+\+B\+A\+SE}}      )}

S\+CB configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\label{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SCB\_BASE}{SCB\_BASE}}
{\footnotesize\ttfamily \#define S\+C\+B\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0\+D00\+U\+L)}

System Control Block Base Address \mbox{\Hypertarget{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}\label{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SCnSCB}{SCnSCB}}
{\footnotesize\ttfamily \#define S\+Cn\+S\+CB~((\mbox{\hyperlink{structSCnSCB__Type}{S\+Cn\+S\+C\+B\+\_\+\+Type}}    $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}}      )}

System control Register not in S\+CB \mbox{\Hypertarget{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}\label{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SCS\_BASE}{SCS\_BASE}}
{\footnotesize\ttfamily \#define S\+C\+S\+\_\+\+B\+A\+SE~(0x\+E000\+E000\+U\+L)}

System Control Space Base Address \mbox{\Hypertarget{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}\label{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SysTick}{SysTick}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}}   $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+B\+A\+SE}}  )}

Sys\+Tick configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}\label{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{SysTick\_BASE}{SysTick\_BASE}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}} +  0x0010\+U\+L)}

Sys\+Tick Base Address \mbox{\Hypertarget{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}\label{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{TPI}{TPI}}
{\footnotesize\ttfamily \#define T\+PI~((\mbox{\hyperlink{structTPI__Type}{T\+P\+I\+\_\+\+Type}}       $\ast$)     \mbox{\hyperlink{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{T\+P\+I\+\_\+\+B\+A\+SE}}      )}

T\+PI configuration struct \mbox{\Hypertarget{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}\label{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\subsubsection{\texorpdfstring{TPI\_BASE}{TPI\_BASE}}
{\footnotesize\ttfamily \#define T\+P\+I\+\_\+\+B\+A\+SE~(0x\+E0040000\+U\+L)}

T\+PI Base Address 