@ARTICLE{Lewis1987, 
author={S. H. Lewis and P. R. Gray}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A pipelined 5-Msample/s 9-bit analog-to-digital converter}, 
year={1987}, 
volume={22}, 
number={6}, 
pages={954-961}, 
keywords={Analogue-digital conversion;CMOS integrated circuits;Pipeline processing;analogue-digital conversion;pipeline processing;Analog-digital conversion;CMOS technology;Capacitance;Circuits;Clocks;Costs;Error correction;Image converters;Prototypes;Throughput}, 
doi={10.1109/JSSC.1987.1052843}, 
ISSN={0018-9200}, 
month={Dec},}

%--------- Current Mode Algorithmic ------------------
@ARTICLE{Nairn1990, 
author={D. G. Nairn and C. A. T. Salama}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Current-mode algorithmic analog-to-digital converters}, 
year={1990}, 
volume={25}, 
number={4}, 
pages={997-1004}, 
keywords={CMOS integrated circuits;analogue-digital conversion;3 micron;500 kHz;A/D convertor;CMOS process;algorithmic ADC;analog-to-digital converters;current mirror structures;current-mode technique;high sampling rates;Algorithm design and analysis;Analog-digital conversion;CMOS process;Capacitors;Circuits;Dynamic range;Mirrors;Sampling methods;Signal sampling;Voltage}, 
doi={10.1109/4.58292}, 
ISSN={0018-9200}, 
month={Aug},}
@ARTICLE{Wang1991, 
author={Z. Wang}, 
journal={IEEE Transactions on Circuits and Systems}, 
title={Design methodology of CMOS algorithmic current A/D converters in view of transistor mismatches}, 
year={1991}, 
volume={38}, 
number={6}, 
pages={660-667}, 
keywords={CMOS integrated circuits;analogue-digital conversion;CMOS;algorithmic current A/D converters;error sources;glitching;offset;optimum sizes;reference current;scaling;transistor mismatches;Algorithm design and analysis;CMOS process;Circuit simulation;Circuit theory;Circuits and systems;Computational modeling;Design methodology;Inverse problems;Mirrors;Semiconductor device modeling}, 
doi={10.1109/31.81864}, 
ISSN={0098-4094}, 
month={Jun},}
@INPROCEEDINGS{Khodabndehloo2009, 
author={G. Khodabndehloo and M. Mirhassani and M. Ahmadi}, 
booktitle={2009 European Conference on Circuit Theory and Design}, 
title={An area-speed efficient method for current mode analog to digital converters}, 
year={2009}, 
volume={}, 
number={}, 
pages={201-204}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;current-mode circuits;CMOS technology;analog-to-digital converter;area-speed efficient method;current mode ADC design;Analog computers;Analog-digital conversion;CMOS process;CMOS technology;Converters;Current mode circuits;Digital-analog conversion;Integrated circuit technology;Power supplies;Voltage}, 
doi={10.1109/ECCTD.2009.5274948}, 
ISSN={}, 
month={Aug},}
@INPROCEEDINGS{Bhatia2011, 
author={V. Bhatia and N. Pandey and A. Bhattacharyya}, 
booktitle={2011 International Conference on Multimedia, Signal Processing and Communication Technologies}, 
title={Performance comparison of an algorithmic current- mode ADC implemented using different current comparators}, 
year={2011}, 
volume={}, 
number={}, 
pages={141-144}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;current comparators;CMOS technology;algorithmic current-mode ADC;analog-to-digital converter;current comparators;size 0.18 mum;voltage 1.8 V;Algorithm design and analysis;CMOS integrated circuits;Power dissipation;Signal processing;Signal processing algorithms;Simulation;Topology}, 
doi={10.1109/MSPCT.2011.6150458}, 
ISSN={}, 
month={Dec},}
@INPROCEEDINGS{Inoue2017, 
author={K. Inoue and T. Matsuura and A. Hyogo and H. San}, 
booktitle={2017 MIXDES - 24th International Conference "Mixed Design of Integrated Circuits and Systems}, 
title={Non-binary cyclic and binary SAR hybrid ADC}, 
year={2017}, 
volume={}, 
number={}, 
pages={105-109}, 
keywords={analogue-digital conversion;MSB conversion;automatic beta-value estimation;beta-weighted cyclic;binary SAR hybrid ADC;binary weighted capacitor array;conversion speed improvement;nonbinary cyclic A-D converter;power consumption reduction;residual voltage;successive approximation algorithm;Estimation;Integrated circuits;Timing;β-expansion;SAR ADC;cyclic ADC;high speed operation;low power consumption;non-binary}, 
doi={10.23919/MIXDES.2017.8005163}, 
ISSN={}, 
month={June},}
@INPROCEEDINGS{Naderi2017, 
author={M. H. Naderi and J. Silva-Martinez}, 
booktitle={2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)}, 
title={Algorithmic-pipelined ADC with a modified residue curve for better linearity}, 
year={2017}, 
volume={}, 
number={}, 
pages={1446-1449}, 
keywords={OFDM modulation;analogue-digital conversion;digital-analogue conversion;integrated circuit design;pipeline processing;thermal noise;Algorithmic-Pipelined ADC;Algorithmic-Pipelined architecture;Algorithmic-pipelined ADC;MDAC;OFDM coded signals;Sub-ADC;minimum total required transconductance;modified residue curve;multibit per stage pipelined ADC;multiplying DAC errors;pipelined ADC designers;power-efficient architecture;residue curve;thermal noise;Algorithm design and analysis;Capacitors;Computer architecture;Linearity;Power demand;Thermal noise;Transconductance;MDAC errors;algorithmic pipelined ADC;residue curve;total required transconductance}, 
doi={10.1109/MWSCAS.2017.8053205}, 
ISSN={}, 
month={Aug},}

%--------- Digital Correction OpAmp ------------------
@ARTICLE{Murmann2003, 
author={B. Murmann and B. E. Boser}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification}, 
year={2003}, 
volume={38}, 
number={12}, 
pages={2040-2050}, 
keywords={CMOS analogue integrated circuits;amplifiers;analogue-digital conversion;harmonic distortion;open loop systems;parameter estimation;pipeline processing;0.35-μm double-poly quadruple-metal CMOS technology;0.5 LSB;0.9 LSB;12 bit;12-bit 75-MS/s pipelined ADC;12-bit 75-MSamples/s proof-of-concept prototype;3 V;67 dB;74 dB;CMOS analog integrated circuits;IC consumes 290 mW;Nyquist input frequencies;adaptive systems;analog-to-digital conversion;differential nonlinearity;digital background calibration technique;high-speed pipelined analog-to-digital converters;integral nonlinearity;linearization techniques;multibit first stage;open-loop residue amplification;parameter estimation;power dissipation;power-efficient open-loop stages;precision amplifiers;residue amplifier power savings;signal-to-noise ratio;total harmonic distortion;Analog-digital conversion;CMOS technology;Calibration;Distortion measurement;Frequency measurement;High power amplifiers;Power amplifiers;Power dissipation;Prototypes;Signal to noise ratio}, 
doi={10.1109/JSSC.2003.819167}, 
ISSN={0018-9200}, 
month={Dec},}

@INPROCEEDINGS{Anderson2005, 
author={M. Anderson and K. Norling and A. Dreyfert and J. Yuan}, 
booktitle={Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.}, 
title={A reconfigurable pipelined ADC in 0.18 {$\mu$}m CMOS}, 
year={2005}, 
volume={}, 
number={}, 
pages={326-329}, 
keywords={CMOS integrated circuits;analogue-digital conversion;integrated circuit design;pipeline arithmetic;radiofrequency integrated circuits;reconfigurable architectures;0.18 micron;1.54 MHz;94 mW;RF-CMOS process;analog-digital converter;cyclic ADC architectures;pipelined ADC architectures;reconfigurable pipelined ADC;Capacitors;Circuits;Clocks;Digital control;Frequency;Pipelines;Sampling methods;Signal generators;Switches;Voltage control}, 
doi={10.1109/VLSIC.2005.1469397}, 
ISSN={2158-5601}, 
month={June},}

% -------- Zero Crossing / Comparator Based ----------
@ARTICLE{Toth2003, 
author={L. Toth and Y. P. Tsividis}, 
journal={IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications}, 
title={Generalization of the principle of chopper stabilization}, 
year={2003}, 
volume={50}, 
number={8}, 
pages={975-983}, 
keywords={amplifiers;choppers (circuits);circuit stability;amplifier;chopper stabilization;linear dynamical circuit;nonlinear circuit;Choppers;Circuit noise;Laboratories;Low-frequency noise;Low-noise amplifiers;Noise level;Noise reduction;Nonlinear circuits;Switches;Switching circuits}, 
doi={10.1109/TCSI.2003.815188}, 
ISSN={1057-7122}, 
month={Aug},}
@ARTICLE{Fiorenza2006, 
author={J. K. Fiorenza and T. Sepke and P. Holloway and C. G. Sodini and H. S. Lee}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies}, 
year={2006}, 
volume={41}, 
number={12}, 
pages={2658-2668}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);mixed analogue-digital integrated circuits;switched capacitor networks;0.18 micron;10 bit;2.5 mW;3.8 MHz;analog circuit;analog-to-digital conversion;charge transfer;comparator circuit;current source;mixed-signal circuits;pipeline ADC;scaled CMOS technologies;switched-capacitor circuits;virtual ground condition;Analog circuits;CMOS analog integrated circuits;CMOS technology;Charge transfer;Energy consumption;Operational amplifiers;Pipelines;Prototypes;Switched capacitor circuits;Switching circuits;A/D;ADC;CBSC;analog-to-digital conversion;comparator-based switched-capacitor circuits;pipeline;scaled CMOS;switched-capacitor circuits}, 
doi={10.1109/JSSC.2006.884330}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Sepke2008, 
author={T. Sepke and P. Holloway and C. G. Sodini and H. S. Lee}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Noise Analysis for Comparator-Based Circuits}, 
year={2009}, 
volume={56}, 
number={3}, 
pages={541-553}, 
keywords={analogue-digital conversion;comparators (circuits);operational amplifiers;Nyquist rate;broadband noise;comparator-based switched-capacitor pipeline analog-to-digital converter;folded flicker noise;noise analysis;op-amp-based designs;virtual ground threshold detection comparator;Comparator-based switched-capacitor circuits (CBSCs);comparators;noise analysis;switched-capacitor circuits;zero-crossing-based circuits (ZCBCs)}, 
doi={10.1109/TCSI.2008.2002547}, 
ISSN={1549-8328}, 
month={March},}
@ARTICLE{Brooks2009, 
author={L. Brooks and H. S. Lee}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC}, 
year={2009}, 
volume={44}, 
number={12}, 
pages={3329-3343}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;operational amplifiers;CMOS;chopping offset compensation technique;fully differential zero-crossing based pipelined ADC;op-amp based circuits;power 4.5 mW;power supply rejection;size 90 nm;zero-crossing based switch capacitor circuits;Energy consumption;Latches;Operational amplifiers;Power supplies;Robustness;Signal resolution;Switched capacitor circuits;Switches;Switching circuits;Voltage;A/D;ADC;CBSC;CHS;ZCBC;chopper stabilization;chopping;comparator-based switched-capacitor circuits;offset compensation;scaled CMOS;zero-crossing based circuits}, 
doi={10.1109/JSSC.2009.2032639}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Lee2011, 
author={S. Lee and A. P. Chandrakasan and H. S. Lee}, 
booktitle={2011 Proceedings of the ESSCIRC (ESSCIRC)}, 
title={A 12b 5-to-50MS/s 0.5-to-1V voltage scalable zero-crossing based pipelined ADC}, 
year={2011}, 
volume={}, 
number={}, 
pages={355-358}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;low-power electronics;FOM;GP CMOS process;LP CMOS process;calibration;energy efficient operation;general purpose CMOS process;low power CMOS process;low-voltage operation;noise figure 67.7 dB;noise figure 68.1 dB;size 65 nm;supply voltage scaling;unidirectional coarse-fine charge transfer scheme;voltage 0.5 V to 1 V;voltage 1.2 V;voltage scalable ZCB pipelined ADC;voltage scalable zero-crossing based pipelined ADC;word length 12 bit;Calibration;Capacitors;Charge transfer;Inverters;Power demand;Resistors;Voltage measurement}, 
doi={10.1109/ESSCIRC.2011.6044980}, 
ISSN={1930-8833}, 
month={Sept},}
@ARTICLE{SKLee2011, 
author={S. K. Lee and S. J. Park and H. J. Park and J. Y. Sim}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface}, 
year={2011}, 
volume={46}, 
number={3}, 
pages={651-659}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);low-power electronics;sensors;CMOS;ENOB successive approximation ADC;analog-to-digital converter;conversion-step ADC;differential multistage VCDL;energy 21 fJ;input-referred noise reduction;low-noise time-domain comparator;offset reduction;power 1.3 muW;size 0.18 mum;static power consumption elimination;voltage 0.6 V;word length 10 bit;Analog-to-digital converter;comparator;sensor interface;successive approximation ADC}, 
doi={10.1109/JSSC.2010.2102590}, 
ISSN={0018-9200}, 
month={March},}
@ARTICLE{Steyaert2012, 
author={F. Michel and M. S. J. Steyaert}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 250 mV 7.5 {$\mu$}W 61 dB SNDR SC {$\Delta\Sigma$} Modulator Using Near-Threshold-Voltage-Biased Inverter Amplifiers in 130 nm CMOS}, 
year={2012}, 
volume={47}, 
number={3}, 
pages={709-721}, 
keywords={CMOS analogue integrated circuits;amplifiers;delta-sigma modulation;invertors;modulators;switched capacitor networks;CMOS;PVT variation;circuit techniques;inverter-based integrators;level shifting circuit;near threshold voltage-biased inverter amplifiers;oversampling ratio;power 7.5 muW;process voltage temperature variation;saturation voltage;switched-capacitor biasing approach;switched-capacitor delta-sigma modulator;transistor threshold voltage;ultra-low voltage switched-capacitor {$\Delta\Sigma$} converter;voltage 250 mV;Gain;Inverters;Logic gates;MOS devices;Modulation;Noise;Transistors;Analog integrated circuits;analog-to-digital converter;delta-sigma;inverter-based switched capacitor circuits;low power;ultra-low voltage}, 
doi={10.1109/JSSC.2011.2179732}, 
ISSN={0018-9200}, 
month={March},}
@ARTICLE{Lee2012, 
author={S. Lee and A. P. Chandrakasan and H. S. Lee}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 12 b 5-to-50 MS/s 0.5-to-1 V Voltage Scalable Zero-Crossing Based Pipelined ADC}, 
year={2012}, 
volume={47}, 
number={7}, 
pages={1603-1614}, 
keywords={CMOS integrated circuits;analogue-digital conversion;calibration;charge exchange;energy conservation;ladder networks;low-power electronics;pipeline processing;power aware computing;switched capacitor networks;CMOS process;FOM;GP technology;LP technology;SNDR;ZCB circuit technique;ZCB pipelined ADC;digital implementation characteristics;energy efficient operation;flash resistor ladder scaling;general purpose technology;identical design file;low power technology;nominal supply;power 4.07 mW;power 4.93 mW;programmable ramp rates;size 65 nm;supply voltage range;supply voltage scalability;supply voltage scaling;unidirectional coarse-fine charge transfer scheme;voltage 0.5 V to 1.2 V;voltage scalable zero-crossing-based pipelined ADC;Accuracy;Capacitors;Charge transfer;Detectors;Noise;Power demand;Resistors;Analog-to-digital conversion (ADC);calibration;pipeline;scalability;switched-capacitor circuits;voltage scaling;zero-crossing;zero-crossing based circuits (ZCBC)}, 
doi={10.1109/JSSC.2012.2191184}, 
ISSN={0018-9200}, 
month={July},}

% -------- Ring Amplifier ----------
@ARTICLE{Hershberg2012, 
author={B. Hershberg and S. Weaver and K. Sobue and S. Takeuchi and K. Hamashita and U. K. Moon}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Ring Amplifiers for Switched Capacitor Circuits}, 
year={2012}, 
volume={47}, 
number={12}, 
pages={2928-2942}, 
%keywords={CMOS analogue integrated circuits;amplifiers;analogue-digital conversion;CMOS technology;SNDR pipelined ADC;Split-CLS;compression-immunity;power 5.1 mW;rapid stabilization;ring amplification;ring amplifier;size 0.18 micron;slew-based charging;switched capacitor circuit;word length 10.5 bit;word length 15 bit;Accuracy;CMOS integrated circuits;Gain;Inverters;Ring oscillators;Stability analysis;Transistors;A/D;ADC;CLS;RAMP;analog to digital conversion;analog to digital converter;correlated level shifting;high resolution;low power;nanoscale CMOS;rail-to-rail;ring amp;ring amplification;ring amplifier;ringamp;scalability;scaling;slew-based;split-CLS;stabilized ring oscillator;switched capacitor}, 
doi={10.1109/JSSC.2012.2217865}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{YLim2015, 
author={Y. Lim and M. P. Flynn}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers}, 
year={2015}, 
volume={50}, 
number={10}, 
pages={2331-2341}, 
keywords={analogue-digital conversion;energy conservation;logic design;logic testing;low-power electronics;operational amplifiers;switched capacitor networks;Nyquist frequency;OTA;PVT variation;SFDR;SNDR;SNR;autozero scheme;autozero switch;comparatorless pipeline ADC structure;energy efficiency;gain error;operational amplifiers;parasitic capacitance;power 2.46 mW;process supply voltage and temperature variation;rail-to-rail output swing;self-biased ring amplifier scheme;self-biased ring amplifiers;slew-based charging;subADC;switched-capacitor circuits;Capacitors;Inverters;Noise;Pipelines;Power supplies;Switches;Transistors;A/D;ADC;analog to digital converter;auto-zero;comparator-less ADC;energy efficient;low power;ring amplifier;self-biased ring amplifier;switched capacitor}, 
doi={10.1109/JSSC.2015.2453332}, 
ISSN={0018-9200}, 
month={Oct},}
@ARTICLE{YLim2015FD, 
author={Y. Lim and M. P. Flynn}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC}, 
year={2015}, 
volume={50}, 
number={12}, 
pages={2901-2911}, 
keywords={CMOS integrated circuits;analogue-digital conversion;differential amplifiers;digital-analogue conversion;switched capacitor networks;CMOS integrated circuit;Nyquist frequency;SAR assisted pipeline ADC;digital-analog switching method;floated detect-and-skip capacitive DAC;fully differential ring amplifier;power 1 mW;single ended ring amplifier;size 65 nm;switched capacitor interstage residue amplifier;Capacitors;Gain;Linearity;Noise;Pipeline processing;Pipelines;Switches;ADC;SAR ADC;SAR-assisted pipeline ADC;analog to digital converter;energy efficient ADC;fully differential ring amplifier;low power ADC;pipeline ADC;pipelined SAR ADC;switched capacitor}, 
doi={10.1109/JSSC.2015.2463094}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Megawer2016, 
author={K. M. Megawer and F. A. Hussien and M. M. Aboudina and A. N. Mohieldin}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={An adaptive slew rate and dead zone ring amplifier}, 
year={2016}, 
volume={}, 
number={}, 
pages={305-308}, 
keywords={amplifiers;integrated circuit design;adaptive slew rate;auto-zeroing stability problem;dead zone ring amplifier;size 130 nm;voltage 1.2 V;Capacitance;Capacitors;Inverters;Resistors;Stability analysis;Time factors;Transistors}, 
doi={10.1109/ISCAS.2016.7527231}, 
ISSN={}, 
month={May},}
@INPROCEEDINGS{YCao2017, 
author={Y. Cao and Y. Chen and T. Zhang and F. Ye and J. Ren}, 
booktitle={2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)}, 
title={An improved ring amplifier with process- and supply voltage-insensitive dead-zone}, 
year={2017}, 
volume={}, 
number={}, 
pages={811-814}, 
abstract={Conventional ring amplifier suffers from stability problem, the problem is exacerbated when process, voltage and temperature (PVT) variations are taken into considerations. Prior works are mainly focused on stability problem, the influence of PVT on transient response were barely discussed. In this paper the influence of process variations on stability and transient response is analyzed, a process- and supply voltage-robust ring amplifier is presented. The mechanism of the proposed process- and voltage-insensitive dead-zone (DZ) is analyzed. Simulations showed that the proposed ring amplifier stays stable and maintains good transient performance over different process corners, the stability with supply voltage variations is also improved.}, 
keywords={amplifiers;transient response;dead-zone;ring amplifier;transient response;Circuit stability;Resistance;Resistors;Robustness;Stability analysis;Thermal stability;Transistors;PVT;dynamic offset;ring amplifier;stability}, 
doi={10.1109/MWSCAS.2017.8053047}, 
ISSN={}, 
month={Aug},}
@INPROCEEDINGS{Lagos2017, 
author={J. Lagos and B. Hershberg and E. Martens and P. Wambacq and J. Craninckx}, 
booktitle={2017 Symposium on VLSI Circuits}, 
title={A single-channel, 600Msps, 12bit, ringamp-based pipelined ADC in 28nm CMOS}, 
year={2017}, 
volume={}, 
number={}, 
pages={C96-C97}, 
keywords={CMOS integrated circuits;analogue-digital conversion;feedback amplifiers;integrated circuit design;low-power electronics;ADC;CMOS designs;FoM;SFDR;common-mode feedback;figure-of-merit;power 14.2 mW;resistors;ring amplifier;size 28 nm;voltage 0.9 V;word length 12 bit;Architecture;Bandwidth;Linearity;Nanoscale devices;Resistors;Robustness;Steady-state}, 
doi={10.23919/VLSIC.2017.8008561}, 
ISSN={}, 
month={June},}
