WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500380 heartbeat IPC: 3.9994 cumulative IPC: 3.9994 (Simulation time: 0 hr 0 min 35 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500381 cumulative IPC: 3.9994 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500381 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9114000 heartbeat IPC: 1.51204 cumulative IPC: 1.51204 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14603736 heartbeat IPC: 1.82159 cumulative IPC: 1.65244 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 21377310 heartbeat IPC: 1.47633 cumulative IPC: 1.58925 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 26848646 heartbeat IPC: 1.82771 cumulative IPC: 1.64283 (Simulation time: 0 hr 5 min 36 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 33909349 heartbeat IPC: 1.41629 cumulative IPC: 1.59191 (Simulation time: 0 hr 6 min 51 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 31408969 cumulative IPC: 1.59191 (Simulation time: 0 hr 6 min 51 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 31408969 (Simulation time: 0 hr 6 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.59191 instructions: 50000001 cycles: 31408969
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.026 Average ROB Occupancy at Mispredict: 343.876
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.026
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     808580  HIT:     472188  MISS:     336392
LLC LOAD         ACCESS:     313187  HIT:     175592  MISS:     137595
LLC RFO          ACCESS:     244744  HIT:      56533  MISS:     188211
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     243098  HIT:     239740  MISS:       3358
LLC TRANSLATION  ACCESS:       7551  HIT:        323  MISS:       7228
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 408.689 cycles
cpu0_DTLB TOTAL       ACCESS:   14826602  HIT:   14512778  MISS:     313824
cpu0_DTLB LOAD         ACCESS:   14826602  HIT:   14512778  MISS:     313824
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.5391 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   17867954  HIT:   13376100  MISS:    4491854
cpu0_L1D LOAD         ACCESS:   11683518  HIT:    9826063  MISS:    1857455
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6153406  HIT:    3549940  MISS:    2603466
cpu0_L1D TRANSLATION  ACCESS:      31030  HIT:         97  MISS:      30933
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.7179 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     867153  HIT:     123136  MISS:     744017
cpu0_L2C LOAD         ACCESS:     359053  HIT:      45866  MISS:     313187
cpu0_L2C RFO          ACCESS:     250800  HIT:       6053  MISS:     244747
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249699  HIT:      71167  MISS:     178532
cpu0_L2C TRANSLATION  ACCESS:       7601  HIT:         50  MISS:       7551
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 200.449 cycles
cpu0_STLB TOTAL       ACCESS:      12926  HIT:       7886  MISS:       5040
cpu0_STLB LOAD         ACCESS:      12926  HIT:       7886  MISS:       5040
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1319.51 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      72960
  ROW_BUFFER_MISS:     259752
 AVG DBUS CONGESTED CYCLE:    3.96675
 WQ ROW_BUFFER_HIT:       7072
  ROW_BUFFER_MISS:     173900  FULL:          0

