	component nios_cpu is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			led_green_export : out std_logic_vector(7 downto 0);                     -- export
			led_red_export   : out std_logic_vector(17 downto 0);                    -- export
			push_btns_export : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			switches_export  : in  std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component nios_cpu;

