$date
	Sun Jan 18 02:05:54 2026
$end
$version
	Questa Altera Starter FPGA Edition Version 2025.2
$end
$timescale
	1ns
$end

$scope module top $end

$scope module svtests_uvm_vcd_smoke_inst $end
$var reg 8 ! svtests_vcd_smoke_counter [7:0] $end
$var reg 1 " svtests_vcd_smoke_done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
$end
#1
b1 !
#2
b10 !
#3
b11 !
#4
b100 !
#5
b101 !
#6
b110 !
#7
b111 !
#8
b1000 !
#9
b1001 !
#10
b1010 !
#11
b1011 !
#12
b1100 !
#13
b1101 !
#14
b1110 !
#15
b1111 !
#16
b10000 !
1"
