Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 15 15:20:36 2018
| Host         : LAPTOP-FP1VM2Q7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file dsed_audio_methodology_drc_routed.rpt -rpx dsed_audio_methodology_drc_routed.rpx
| Design       : dsed_audio
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| TIMING-2  | Warning  | Invalid primary clock source pin | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 2          |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock CLK12M/inst/clk_in1 is created on an inappropriate pin CLK12M/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_12M 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on jack_pwm relative to clock(s) VIRTUAL_clk_out1_clk_12M 
Related violations: <none>


