--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.368ns.
--------------------------------------------------------------------------------
Slack:                  3.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.358ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.358ns (1.919ns logic, 4.439ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.055ns logic, 4.290ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  3.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.189ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_8 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CQ     Tcko                  0.456   count<8>
                                                       count_8
    SLICE_X29Y114.D2     net (fanout=2)        0.670   count<8>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (1.919ns logic, 4.270ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  4.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_6 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_6 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.CQ     Tcko                  0.456   count<7>
                                                       count_6
    SLICE_X29Y114.D4     net (fanout=2)        0.447   count<6>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (1.919ns logic, 4.047ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.944ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.859 - 0.832)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.BQ     Tcko                  0.456   count<9>
                                                       count_9
    SLICE_X29Y114.D5     net (fanout=2)        0.425   count<9>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (1.919ns logic, 4.025ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  4.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.BQ     Tcko                  0.456   count<7>
                                                       count_5
    SLICE_X29Y114.D6     net (fanout=2)        0.167   count<5>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.919ns logic, 3.767ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  4.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.BQ     Tcko                  0.456   count<8>
                                                       count_2
    SLICE_X29Y114.A3     net (fanout=2)        0.842   count<2>
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.795ns logic, 3.777ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.BQ     Tcko                  0.456   count<3>
                                                       count_1
    SLICE_X29Y114.A2     net (fanout=2)        0.811   count<1>
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.795ns logic, 3.746ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.BMUX   Tshcko                0.591   count<8>
                                                       count_4
    SLICE_X29Y114.A4     net (fanout=2)        0.588   count<4>
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.930ns logic, 3.523ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  4.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.DQ     Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X29Y114.A6     net (fanout=2)        0.451   count<3>
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.795ns logic, 3.386ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.AQ     Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X29Y114.A5     net (fanout=2)        0.418   count<0>
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.AMUX   Tilo                  0.381   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.795ns logic, 3.353ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.257ns logic, 2.981ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.164 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y115.SR     net (fanout=3)        0.651   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y115.CLK    Tsrck                 0.429   count<9>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.257ns logic, 2.980ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.257ns logic, 2.981ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.257ns logic, 2.981ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.393ns logic, 2.832ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.164 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y115.SR     net (fanout=3)        0.651   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y115.CLK    Tsrck                 0.429   count<9>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.393ns logic, 2.831ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.393ns logic, 2.832ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.165 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y113.SR     net (fanout=3)        0.652   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y113.CLK    Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.393ns logic, 2.832ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkout (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkout to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.AQ     Tcko                  0.456   clkout_OBUF
                                                       clkout
    SLICE_X31Y114.A3     net (fanout=1)        0.493   clkout_OBUF
    SLICE_X31Y114.AMUX   Tilo                  0.379   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.110   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.669ns logic, 2.603ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y114.SR     net (fanout=3)        0.563   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y114.CLK    Tsrck                 0.429   count<7>
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.393ns logic, 2.743ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y114.SR     net (fanout=3)        0.563   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y114.CLK    Tsrck                 0.429   count<7>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.393ns logic, 2.743ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y114.CMUX   Tshcko                0.592   count<8>
                                                       count_10
    SLICE_X29Y114.D1     net (fanout=2)        0.690   count<10>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y114.SR     net (fanout=3)        0.563   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y114.CLK    Tsrck                 0.429   count<7>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.393ns logic, 2.743ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  5.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y114.SR     net (fanout=3)        0.563   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y114.CLK    Tsrck                 0.429   count<7>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.257ns logic, 2.892ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  5.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y114.D3     net (fanout=2)        0.839   count<7>
    SLICE_X29Y114.D      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>_SW0
    SLICE_X29Y114.A1     net (fanout=1)        0.665   N3
    SLICE_X29Y114.A      Tilo                  0.124   count<8>
                                                       count[31]_GND_1_o_equal_3_o<31>
    SLICE_X31Y114.A2     net (fanout=3)        0.825   count[31]_GND_1_o_equal_3_o
    SLICE_X31Y114.A      Tilo                  0.124   clkout_OBUF
                                                       count[31]_GND_1_o_equal_3_o_01
    SLICE_X28Y114.SR     net (fanout=3)        0.563   count[31]_GND_1_o_equal_3_o_0
    SLICE_X28Y114.CLK    Tsrck                 0.429   count<7>
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.257ns logic, 2.892ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X28Y113.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_6/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_6/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_6/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<9>/CLK
  Logical resource: count_9/CK
  Location pin: SLICE_X28Y115.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<9>/CLK
  Logical resource: count_9/CK
  Location pin: SLICE_X28Y115.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<9>/CLK
  Logical resource: count_9/CK
  Location pin: SLICE_X28Y115.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.368|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 211 paths, 0 nets, and 44 connections

Design statistics:
   Minimum period:   6.368ns{1}   (Maximum frequency: 157.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov  8 20:33:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



