// Seed: 3012577740
module module_0 (
    input tri0 id_0,
    input uwire id_1
    , id_5 = 1,
    input supply0 id_2,
    input tri1 id_3
);
  logic [1 'b0 : 1] id_6;
  assign id_5 = -1;
  reg   id_7;
  logic id_8;
  assign module_1.id_6 = 0;
  logic [7:0] id_9, id_10;
  always
    case (((id_5)))
      !id_3, id_3: id_7 <= id_6 == id_3 - id_9 && id_10[1];
      -1'h0: id_5 = id_5 - 1;
    endcase
  parameter id_11 = -1;
endmodule
program module_1 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input wand id_7
);
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
endprogram
