Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan 19 16:44:54 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 221
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 5          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 5          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 74         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 10         |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                   | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 20         |
| TIMING-18 | Warning          | Missing input or output delay                      | 66         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 35         |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects        | 2          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock CLK_200M is created on an inappropriate pin nolabel_line192/BUFG0/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock CLK_200M is defined downstream of clock SYSCLK_200MP_IN and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks CLK_200M and GMII_RX_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_200M] -to [get_clocks GMII_RX_CLK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks CLK_200M and GMII_TX_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_200M] -to [get_clocks GMII_TX_CLK]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks GMII_RX_CLK and CLK_200M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_RX_CLK] -to [get_clocks CLK_200M]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks GMII_RX_CLK and GMII_TX_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_RX_CLK] -to [get_clocks GMII_TX_CLK]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks GMII_TX_CLK and CLK_200M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_TX_CLK] -to [get_clocks CLK_200M]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks CLK_200M and GMII_RX_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_200M] -to [get_clocks GMII_RX_CLK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks CLK_200M and GMII_TX_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_200M] -to [get_clocks GMII_TX_CLK]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks GMII_RX_CLK and CLK_200M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_RX_CLK] -to [get_clocks CLK_200M]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks GMII_RX_CLK and GMII_TX_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_RX_CLK] -to [get_clocks GMII_TX_CLK]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks GMII_TX_CLK and CLK_200M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GMII_TX_CLK] -to [get_clocks CLK_200M]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[0]_C/CLR, LOC_REG/x03_Reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[1]_C/CLR, LOC_REG/x03_Reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x03_Reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x03_Reg_reg[2]_C/CLR, LOC_REG/x03_Reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[0]_C/CLR, LOC_REG/x04_Reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[1]_C/CLR, LOC_REG/x04_Reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[2]_C/CLR, LOC_REG/x04_Reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[3]_C/CLR, LOC_REG/x04_Reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[4]_C/CLR, LOC_REG/x04_Reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[5]_C/CLR, LOC_REG/x04_Reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[6]_C/CLR, LOC_REG/x04_Reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x04_Reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x04_Reg_reg[7]_C/CLR, LOC_REG/x04_Reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[0]_C/CLR, LOC_REG/x05_Reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[1]_C/CLR, LOC_REG/x05_Reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[2]_C/CLR, LOC_REG/x05_Reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[3]_C/CLR, LOC_REG/x05_Reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[4]_C/CLR, LOC_REG/x05_Reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[5]_C/CLR, LOC_REG/x05_Reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[6]_C/CLR, LOC_REG/x05_Reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x05_Reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x05_Reg_reg[7]_C/CLR, LOC_REG/x05_Reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[0]_C/CLR, LOC_REG/x06_Reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[1]_C/CLR, LOC_REG/x06_Reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[2]_C/CLR, LOC_REG/x06_Reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[3]_C/CLR, LOC_REG/x06_Reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[4]_C/CLR, LOC_REG/x06_Reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[5]_C/CLR, LOC_REG/x06_Reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[6]_C/CLR, LOC_REG/x06_Reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x06_Reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x06_Reg_reg[7]_C/CLR, LOC_REG/x06_Reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[0]_C/CLR, LOC_REG/x07_Reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[1]_C/CLR, LOC_REG/x07_Reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[2]_C/CLR, LOC_REG/x07_Reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[3]_C/CLR, LOC_REG/x07_Reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[4]_C/CLR, LOC_REG/x07_Reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[5]_C/CLR, LOC_REG/x07_Reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[6]_C/CLR, LOC_REG/x07_Reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell LOC_REG/x07_Reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LOC_REG/x07_Reg_reg[7]_C/CLR, LOC_REG/x07_Reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X37Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X34Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X36Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X38Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X32Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X30Y85 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X31Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X33Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X32Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X29Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.710 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C (clocked by CLK_200M) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D (clocked by GMII_RX_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.869 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.875 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.882 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.891 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.891 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C (clocked by GMII_RX_CLK) and nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D (clocked by CLK_200M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GMII_MDIO relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWITCH[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWITCH[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWITCH[2] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWITCH[3] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[10] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[11] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[12] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[13] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[14] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[15] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[16] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[17] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[18] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[19] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[2] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[3] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[4] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[5] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[6] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[7] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[8] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_N[9] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[10] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[11] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[12] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[13] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[14] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[15] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[16] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[17] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[18] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[19] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[2] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[3] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[4] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[5] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[6] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[7] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[8] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on HA_HPC_P[9] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on I2C_SDA relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on SW_N relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on FMC_DEBUGOUT_N[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on FMC_DEBUGOUT_N[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on FMC_DEBUGOUT_P[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on FMC_DEBUGOUT_P[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on GMII_GTXCLK relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[0] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[1] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[2] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[3] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[4] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[5] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[6] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on GMII_TXD[7] relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on GMII_TX_EN relative to clock(s) GMII_TX_CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[0] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[1] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[2] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[3] relative to clock(s) CLK_200M
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on GPIO_SMA_OUT relative to clock(s) CLK_200M
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch LOC_REG/x03_Reg_reg[0]_LDC cannot be properly analyzed as its control pin LOC_REG/x03_Reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LOC_REG/x03_Reg_reg[1]_LDC cannot be properly analyzed as its control pin LOC_REG/x03_Reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch LOC_REG/x03_Reg_reg[2]_LDC cannot be properly analyzed as its control pin LOC_REG/x03_Reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[0]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[1]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[2]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[3]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[4]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[5]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[6]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch LOC_REG/x04_Reg_reg[7]_LDC cannot be properly analyzed as its control pin LOC_REG/x04_Reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[0]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[1]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[2]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[3]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[4]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[5]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[6]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch LOC_REG/x05_Reg_reg[7]_LDC cannot be properly analyzed as its control pin LOC_REG/x05_Reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[0]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[1]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[2]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[3]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[4]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[5]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[6]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch LOC_REG/x06_Reg_reg[7]_LDC cannot be properly analyzed as its control pin LOC_REG/x06_Reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[0]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[1]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[2]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[3]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[4]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[5]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[6]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch LOC_REG/x07_Reg_reg[7]_LDC cannot be properly analyzed as its control pin LOC_REG/x07_Reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '57' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/comet/Desktop/COTTRI_PROJECT/Firmware/Extinction2/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc (Line: 27)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '88' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/comet/Desktop/COTTRI_PROJECT/Firmware/Extinction2/TDCKC705/from_other_repo/SiTCP.xdc (Line: 7)
Related violations: <none>


