// Seed: 1365940872
module module_0;
  logic id_1 = -1;
  assign module_2.id_3 = 0;
  assign module_1.id_2 = 0;
  assign id_1 = id_1 == -1;
endmodule
module module_0 #(
    parameter id_4 = 32'd19,
    parameter id_5 = 32'd24
) (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    output tri1  _id_4,
    output tri0  _id_5
);
  assign id_3 = -1;
  wire module_1;
  ;
  module_0 modCall_1 ();
  wire [id_4 : id_5] id_7;
endmodule
module module_2 #(
    parameter id_7 = 32'd23
) (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5
);
  module_0 modCall_1 ();
  parameter id_7 = 1;
  wire [id_7 : ""] id_8;
endmodule
