// Mem file initialization records.
//
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// Vivado v2018.3_AR71948 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday January 21, 2020 - 04:53:36 pm, from:
//
//     Map file     - /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/bd/base_mb/base_mb.bmm
//     Data file(s) - /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'base_mb_i_microblaze_0.base_mb_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
