#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 31 03:17:39 2015
# Process ID: 16207
# Log file: /home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/clockmaker.vds
# Journal file: /home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clockmaker.tcl -notrace
Command: synth_design -top clockmaker -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 938.688 ; gain = 139.520 ; free physical = 26812 ; free virtual = 28644
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clockmaker' [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v:27]
INFO: [Synth 8-638] synthesizing module 'clkgen0' [/home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/.Xil/Vivado-16207-asbestos/realtime/clkgen0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clkgen0' (1#1) [/home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/.Xil/Vivado-16207-asbestos/realtime/clkgen0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'slowdivider' [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/slowdivider.v:23]
	Parameter LOGLENGTH bound to: 15 - type: integer 
	Parameter COUNTVAL bound to: 10400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowdivider' (2#1) [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/slowdivider.v:23]
INFO: [Synth 8-638] synthesizing module 'slowdivider__parameterized0' [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/slowdivider.v:23]
	Parameter LOGLENGTH bound to: 9 - type: integer 
	Parameter COUNTVAL bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowdivider__parameterized0' (2#1) [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/slowdivider.v:23]
WARNING: [Synth 8-3848] Net clk100mhz in module/entity clockmaker does not have driver. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v:31]
INFO: [Synth 8-256] done synthesizing module 'clockmaker' (3#1) [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v:27]
WARNING: [Synth 8-3331] design clockmaker has unconnected port clk100MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.977 ; gain = 175.809 ; free physical = 26775 ; free virtual = 28607
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin lrclkgen:clk100mhz to constant 0 [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v:32]
WARNING: [Synth 8-3295] tying undriven pin serialclkgen:clk100mhz to constant 0 [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.977 ; gain = 175.809 ; free physical = 26774 ; free virtual = 28607
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/.Xil/Vivado-16207-asbestos/dcp/clkgen0_in_context.xdc] for cell 'someclocks'
Finished Parsing XDC File [/home/yanni/DSPDude/modules/clockgen/clockgen.runs/synth_1/.Xil/Vivado-16207-asbestos/dcp/clkgen0_in_context.xdc] for cell 'someclocks'
Parsing XDC File [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:172]
Finished Parsing XDC File [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/clockmaker_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.531 ; gain = 0.000 ; free physical = 26512 ; free virtual = 28346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26512 ; free virtual = 28345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26512 ; free virtual = 28345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26512 ; free virtual = 28345
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26508 ; free virtual = 28342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slowdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module slowdivider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26508 ; free virtual = 28342
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lrclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serialclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serialclkgen/output_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design clockmaker has unconnected port clk100MHz
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26508 ; free virtual = 28342
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26508 ; free virtual = 28342

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26507 ; free virtual = 28342
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26507 ; free virtual = 28342

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26507 ; free virtual = 28342
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: Source pin 'someclocks/clk_100mhz' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'someclocks/clk_100mhz' to '\serialclkgen/output_reg_reg /C'
info: Source pin 'someclocks/clk_100mhz' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'someclocks/clk_100mhz' to '\serialclkgen/output_reg_reg /C'
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26506 ; free virtual = 28341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26506 ; free virtual = 28341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[15] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[14] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[13] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[12] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[11] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[10] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[9] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[8] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[7] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[6] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[5] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[4] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[3] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[2] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[1] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/count_reg[0] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\lrclkgen/output_reg_reg ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[9] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[8] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[7] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[6] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[5] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[4] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[3] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[2] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[1] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/count_reg[0] ) is unused and will be removed from module clockmaker.
WARNING: [Synth 8-3332] Sequential element (\serialclkgen/output_reg_reg ) is unused and will be removed from module clockmaker.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clkgen0       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clkgen0 |     1|
|2     |IBUF    |     1|
|3     |OBUF    |     4|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.531 ; gain = 59.285 ; free physical = 26498 ; free virtual = 28333
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 487.363 ; free physical = 26498 ; free virtual = 28333
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.531 ; gain = 378.844 ; free physical = 26497 ; free virtual = 28332
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1286.539 ; gain = 0.000 ; free physical = 26496 ; free virtual = 28330
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 03:17:58 2015...
