Coverage Report by instance with details

=================================================================================
=== Instance: /lab4_pkg
=== Design Unit: work.lab4_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      6        na        na   100.00%
        Coverpoints/Crosses         14        na        na        na
            Covergroup Bins       1352      1352         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /lab4_pkg/coverage/coverage__1/input_data_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   823        823          -                      
    missing/total bins:                                     0        823          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_point_alu_a                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_point_alu_b                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                               540        540          -                      
        missing/total bins:                                 0        540          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/lab4_pkg::coverage::coverage__1::input_data_coverage  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   823        823          -                      
    missing/total bins:                                     0        823          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD]                                    2997          3          -    Covered              
        bin auto[SUB]                                    3142          3          -    Covered              
        bin auto[MUL]                                    3123          3          -    Covered              
        bin auto[DIV]                                    3092          3          -    Covered              
        bin auto[LSL]                                    3118          3          -    Covered              
        bin auto[LSR]                                    3101          3          -    Covered              
        bin auto[RL]                                     3237          3          -    Covered              
        bin auto[RR]                                     3052          3          -    Covered              
        bin auto[AND]                                    3161          3          -    Covered              
        bin auto[OR]                                     3173          3          -    Covered              
        bin auto[XOR]                                    3240          3          -    Covered              
        bin auto[NOR]                                    6331          3          -    Covered              
        bin auto[NAND]                                   3065          3          -    Covered              
        bin auto[A_COMP_B]                               3053          3          -    Covered              
        bin auto[A_EQL_B]                                3105          3          -    Covered              
    Coverpoint coverage_point_alu_a                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1904          3          -    Covered              
        bin med_low                                      8144          3          -    Covered              
        bin med_high                                     9766          3          -    Covered              
        bin high_low                                    19836          3          -    Covered              
        bin high_med                                    10003          3          -    Covered              
        bin high_hight                                  10981          3          -    Covered              
    Coverpoint coverage_point_alu_b                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1954          3          -    Covered              
        bin med_low                                      8159          3          -    Covered              
        bin med_high                                     9674          3          -    Covered              
        bin high_low                                    20085          3          -    Covered              
        bin high_med                                    10143          3          -    Covered              
        bin high_hight                                  10562          3          -    Covered              
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_cov[15=>15]                        191          3          -    Covered              
        bin transition_cov[15=>14]                        191          3          -    Covered              
        bin transition_cov[15=>13]                        208          3          -    Covered              
        bin transition_cov[15=>12]                        193          3          -    Covered              
        bin transition_cov[15=>11]                        177          3          -    Covered              
        bin transition_cov[15=>10]                        194          3          -    Covered              
        bin transition_cov[15=>9]                         188          3          -    Covered              
        bin transition_cov[15=>8]                         178          3          -    Covered              
        bin transition_cov[15=>7]                         202          3          -    Covered              
        bin transition_cov[15=>6]                         207          3          -    Covered              
        bin transition_cov[15=>5]                         189          3          -    Covered              
        bin transition_cov[15=>4]                         201          3          -    Covered              
        bin transition_cov[15=>3]                         192          3          -    Covered              
        bin transition_cov[15=>2]                         221          3          -    Covered              
        bin transition_cov[15=>1]                         212          3          -    Covered              
        bin transition_cov[15=>0]                         161          3          -    Covered              
        bin transition_cov[14=>15]                        201          3          -    Covered              
        bin transition_cov[14=>14]                        164          3          -    Covered              
        bin transition_cov[14=>13]                        196          3          -    Covered              
        bin transition_cov[14=>12]                        206          3          -    Covered              
        bin transition_cov[14=>11]                        207          3          -    Covered              
        bin transition_cov[14=>10]                        191          3          -    Covered              
        bin transition_cov[14=>9]                         214          3          -    Covered              
        bin transition_cov[14=>8]                         203          3          -    Covered              
        bin transition_cov[14=>7]                         165          3          -    Covered              
        bin transition_cov[14=>6]                         198          3          -    Covered              
        bin transition_cov[14=>5]                         189          3          -    Covered              
        bin transition_cov[14=>4]                         180          3          -    Covered              
        bin transition_cov[14=>3]                         188          3          -    Covered              
        bin transition_cov[14=>2]                         187          3          -    Covered              
        bin transition_cov[14=>1]                         159          3          -    Covered              
        bin transition_cov[14=>0]                         205          3          -    Covered              
        bin transition_cov[13=>15]                        198          3          -    Covered              
        bin transition_cov[13=>14]                        178          3          -    Covered              
        bin transition_cov[13=>13]                        197          3          -    Covered              
        bin transition_cov[13=>12]                        214          3          -    Covered              
        bin transition_cov[13=>11]                        196          3          -    Covered              
        bin transition_cov[13=>10]                        197          3          -    Covered              
        bin transition_cov[13=>9]                         165          3          -    Covered              
        bin transition_cov[13=>8]                         194          3          -    Covered              
        bin transition_cov[13=>7]                         183          3          -    Covered              
        bin transition_cov[13=>6]                         196          3          -    Covered              
        bin transition_cov[13=>5]                         177          3          -    Covered              
        bin transition_cov[13=>4]                         208          3          -    Covered              
        bin transition_cov[13=>3]                         189          3          -    Covered              
        bin transition_cov[13=>2]                         187          3          -    Covered              
        bin transition_cov[13=>1]                         200          3          -    Covered              
        bin transition_cov[13=>0]                         186          3          -    Covered              
        bin transition_cov[12=>15]                        167          3          -    Covered              
        bin transition_cov[12=>14]                        212          3          -    Covered              
        bin transition_cov[12=>13]                        176          3          -    Covered              
        bin transition_cov[12=>12]                        209          3          -    Covered              
        bin transition_cov[12=>11]                        188          3          -    Covered              
        bin transition_cov[12=>10]                        230          3          -    Covered              
        bin transition_cov[12=>9]                         212          3          -    Covered              
        bin transition_cov[12=>8]                         188          3          -    Covered              
        bin transition_cov[12=>7]                         218          3          -    Covered              
        bin transition_cov[12=>6]                         215          3          -    Covered              
        bin transition_cov[12=>5]                         205          3          -    Covered              
        bin transition_cov[12=>4]                         222          3          -    Covered              
        bin transition_cov[12=>3]                         193          3          -    Covered              
        bin transition_cov[12=>2]                         176          3          -    Covered              
        bin transition_cov[12=>1]                         187          3          -    Covered              
        bin transition_cov[12=>0]                         195          3          -    Covered              
        bin transition_cov[11=>15]                        223          3          -    Covered              
        bin transition_cov[11=>14]                        186          3          -    Covered              
        bin transition_cov[11=>13]                        202          3          -    Covered              
        bin transition_cov[11=>12]                        198          3          -    Covered              
        bin transition_cov[11=>11]                        209          3          -    Covered              
        bin transition_cov[11=>10]                        190          3          -    Covered              
        bin transition_cov[11=>9]                         210          3          -    Covered              
        bin transition_cov[11=>8]                         208          3          -    Covered              
        bin transition_cov[11=>7]                         182          3          -    Covered              
        bin transition_cov[11=>6]                         184          3          -    Covered              
        bin transition_cov[11=>5]                         173          3          -    Covered              
        bin transition_cov[11=>4]                         171          3          -    Covered              
        bin transition_cov[11=>3]                         196          3          -    Covered              
        bin transition_cov[11=>2]                         179          3          -    Covered              
        bin transition_cov[11=>1]                         223          3          -    Covered              
        bin transition_cov[11=>0]                         204          3          -    Covered              
        bin transition_cov[10=>15]                        207          3          -    Covered              
        bin transition_cov[10=>14]                        176          3          -    Covered              
        bin transition_cov[10=>13]                        182          3          -    Covered              
        bin transition_cov[10=>12]                        196          3          -    Covered              
        bin transition_cov[10=>11]                        207          3          -    Covered              
        bin transition_cov[10=>10]                        212          3          -    Covered              
        bin transition_cov[10=>9]                         197          3          -    Covered              
        bin transition_cov[10=>8]                         196          3          -    Covered              
        bin transition_cov[10=>7]                         182          3          -    Covered              
        bin transition_cov[10=>6]                         229          3          -    Covered              
        bin transition_cov[10=>5]                         209          3          -    Covered              
        bin transition_cov[10=>4]                         198          3          -    Covered              
        bin transition_cov[10=>3]                         198          3          -    Covered              
        bin transition_cov[10=>2]                         203          3          -    Covered              
        bin transition_cov[10=>1]                         233          3          -    Covered              
        bin transition_cov[10=>0]                         215          3          -    Covered              
        bin transition_cov[9=>15]                         205          3          -    Covered              
        bin transition_cov[9=>14]                         211          3          -    Covered              
        bin transition_cov[9=>13]                         173          3          -    Covered              
        bin transition_cov[9=>12]                         178          3          -    Covered              
        bin transition_cov[9=>11]                         195          3          -    Covered              
        bin transition_cov[9=>10]                         190          3          -    Covered              
        bin transition_cov[9=>9]                          193          3          -    Covered              
        bin transition_cov[9=>8]                          211          3          -    Covered              
        bin transition_cov[9=>7]                          201          3          -    Covered              
        bin transition_cov[9=>6]                          217          3          -    Covered              
        bin transition_cov[9=>5]                          207          3          -    Covered              
        bin transition_cov[9=>4]                          202          3          -    Covered              
        bin transition_cov[9=>3]                          178          3          -    Covered              
        bin transition_cov[9=>2]                          218          3          -    Covered              
        bin transition_cov[9=>1]                          197          3          -    Covered              
        bin transition_cov[9=>0]                          197          3          -    Covered              
        bin transition_cov[8=>15]                         205          3          -    Covered              
        bin transition_cov[8=>14]                         214          3          -    Covered              
        bin transition_cov[8=>13]                         204          3          -    Covered              
        bin transition_cov[8=>12]                         184          3          -    Covered              
        bin transition_cov[8=>11]                         195          3          -    Covered              
        bin transition_cov[8=>10]                         207          3          -    Covered              
        bin transition_cov[8=>9]                          175          3          -    Covered              
        bin transition_cov[8=>8]                          212          3          -    Covered              
        bin transition_cov[8=>7]                          211          3          -    Covered              
        bin transition_cov[8=>6]                          190          3          -    Covered              
        bin transition_cov[8=>5]                          185          3          -    Covered              
        bin transition_cov[8=>4]                          196          3          -    Covered              
        bin transition_cov[8=>3]                          196          3          -    Covered              
        bin transition_cov[8=>2]                          193          3          -    Covered              
        bin transition_cov[8=>1]                          211          3          -    Covered              
        bin transition_cov[8=>0]                          183          3          -    Covered              
        bin transition_cov[7=>15]                         184          3          -    Covered              
        bin transition_cov[7=>14]                         191          3          -    Covered              
        bin transition_cov[7=>13]                         189          3          -    Covered              
        bin transition_cov[7=>12]                         208          3          -    Covered              
        bin transition_cov[7=>11]                         184          3          -    Covered              
        bin transition_cov[7=>10]                         201          3          -    Covered              
        bin transition_cov[7=>9]                          199          3          -    Covered              
        bin transition_cov[7=>8]                          197          3          -    Covered              
        bin transition_cov[7=>7]                          196          3          -    Covered              
        bin transition_cov[7=>6]                          184          3          -    Covered              
        bin transition_cov[7=>5]                          207          3          -    Covered              
        bin transition_cov[7=>4]                          206          3          -    Covered              
        bin transition_cov[7=>3]                          184          3          -    Covered              
        bin transition_cov[7=>2]                          172          3          -    Covered              
        bin transition_cov[7=>1]                          166          3          -    Covered              
        bin transition_cov[7=>0]                          184          3          -    Covered              
        bin transition_cov[6=>15]                         183          3          -    Covered              
        bin transition_cov[6=>14]                         193          3          -    Covered              
        bin transition_cov[6=>13]                         214          3          -    Covered              
        bin transition_cov[6=>12]                         197          3          -    Covered              
        bin transition_cov[6=>11]                         204          3          -    Covered              
        bin transition_cov[6=>10]                         222          3          -    Covered              
        bin transition_cov[6=>9]                          219          3          -    Covered              
        bin transition_cov[6=>8]                          207          3          -    Covered              
        bin transition_cov[6=>7]                          175          3          -    Covered              
        bin transition_cov[6=>6]                          221          3          -    Covered              
        bin transition_cov[6=>5]                          202          3          -    Covered              
        bin transition_cov[6=>4]                          205          3          -    Covered              
        bin transition_cov[6=>3]                          219          3          -    Covered              
        bin transition_cov[6=>2]                          190          3          -    Covered              
        bin transition_cov[6=>1]                          202          3          -    Covered              
        bin transition_cov[6=>0]                          183          3          -    Covered              
        bin transition_cov[5=>15]                         166          3          -    Covered              
        bin transition_cov[5=>14]                         219          3          -    Covered              
        bin transition_cov[5=>13]                         194          3          -    Covered              
        bin transition_cov[5=>12]                         201          3          -    Covered              
        bin transition_cov[5=>11]                         193          3          -    Covered              
        bin transition_cov[5=>10]                         199          3          -    Covered              
        bin transition_cov[5=>9]                          204          3          -    Covered              
        bin transition_cov[5=>8]                          200          3          -    Covered              
        bin transition_cov[5=>7]                          198          3          -    Covered              
        bin transition_cov[5=>6]                          194          3          -    Covered              
        bin transition_cov[5=>5]                          190          3          -    Covered              
        bin transition_cov[5=>4]                          172          3          -    Covered              
        bin transition_cov[5=>3]                          194          3          -    Covered              
        bin transition_cov[5=>2]                          193          3          -    Covered              
        bin transition_cov[5=>1]                          178          3          -    Covered              
        bin transition_cov[5=>0]                          206          3          -    Covered              
        bin transition_cov[4=>15]                         190          3          -    Covered              
        bin transition_cov[4=>14]                         206          3          -    Covered              
        bin transition_cov[4=>13]                         177          3          -    Covered              
        bin transition_cov[4=>12]                         203          3          -    Covered              
        bin transition_cov[4=>11]                         202          3          -    Covered              
        bin transition_cov[4=>10]                         189          3          -    Covered              
        bin transition_cov[4=>9]                          200          3          -    Covered              
        bin transition_cov[4=>8]                          186          3          -    Covered              
        bin transition_cov[4=>7]                          201          3          -    Covered              
        bin transition_cov[4=>6]                          198          3          -    Covered              
        bin transition_cov[4=>5]                          196          3          -    Covered              
        bin transition_cov[4=>4]                          185          3          -    Covered              
        bin transition_cov[4=>3]                          215          3          -    Covered              
        bin transition_cov[4=>2]                          188          3          -    Covered              
        bin transition_cov[4=>1]                          203          3          -    Covered              
        bin transition_cov[4=>0]                          179          3          -    Covered              
        bin transition_cov[3=>15]                         182          3          -    Covered              
        bin transition_cov[3=>14]                         180          3          -    Covered              
        bin transition_cov[3=>13]                         177          3          -    Covered              
        bin transition_cov[3=>12]                         214          3          -    Covered              
        bin transition_cov[3=>11]                         175          3          -    Covered              
        bin transition_cov[3=>10]                         224          3          -    Covered              
        bin transition_cov[3=>9]                          210          3          -    Covered              
        bin transition_cov[3=>8]                          199          3          -    Covered              
        bin transition_cov[3=>7]                          181          3          -    Covered              
        bin transition_cov[3=>6]                          198          3          -    Covered              
        bin transition_cov[3=>5]                          197          3          -    Covered              
        bin transition_cov[3=>4]                          202          3          -    Covered              
        bin transition_cov[3=>3]                          190          3          -    Covered              
        bin transition_cov[3=>2]                          185          3          -    Covered              
        bin transition_cov[3=>1]                          197          3          -    Covered              
        bin transition_cov[3=>0]                          181          3          -    Covered              
        bin transition_cov[2=>15]                         224          3          -    Covered              
        bin transition_cov[2=>14]                         174          3          -    Covered              
        bin transition_cov[2=>13]                         190          3          -    Covered              
        bin transition_cov[2=>12]                         202          3          -    Covered              
        bin transition_cov[2=>11]                         199          3          -    Covered              
        bin transition_cov[2=>10]                         207          3          -    Covered              
        bin transition_cov[2=>9]                          209          3          -    Covered              
        bin transition_cov[2=>8]                          174          3          -    Covered              
        bin transition_cov[2=>7]                          185          3          -    Covered              
        bin transition_cov[2=>6]                          199          3          -    Covered              
        bin transition_cov[2=>5]                          204          3          -    Covered              
        bin transition_cov[2=>4]                          178          3          -    Covered              
        bin transition_cov[2=>3]                          187          3          -    Covered              
        bin transition_cov[2=>2]                          208          3          -    Covered              
        bin transition_cov[2=>1]                          199          3          -    Covered              
        bin transition_cov[2=>0]                          184          3          -    Covered              
        bin transition_cov[1=>15]                         205          3          -    Covered              
        bin transition_cov[1=>14]                         180          3          -    Covered              
        bin transition_cov[1=>13]                         198          3          -    Covered              
        bin transition_cov[1=>12]                         189          3          -    Covered              
        bin transition_cov[1=>11]                         210          3          -    Covered              
        bin transition_cov[1=>10]                         198          3          -    Covered              
        bin transition_cov[1=>9]                          196          3          -    Covered              
        bin transition_cov[1=>8]                          200          3          -    Covered              
        bin transition_cov[1=>7]                          195          3          -    Covered              
        bin transition_cov[1=>6]                          195          3          -    Covered              
        bin transition_cov[1=>5]                          184          3          -    Covered              
        bin transition_cov[1=>4]                          197          3          -    Covered              
        bin transition_cov[1=>3]                          190          3          -    Covered              
        bin transition_cov[1=>2]                          222          3          -    Covered              
        bin transition_cov[1=>1]                          195          3          -    Covered              
        bin transition_cov[1=>0]                          188          3          -    Covered              
        bin transition_cov[0=>15]                         174          3          -    Covered              
        bin transition_cov[0=>14]                         178          3          -    Covered              
        bin transition_cov[0=>13]                         188          3          -    Covered              
        bin transition_cov[0=>12]                         201          3          -    Covered              
        bin transition_cov[0=>11]                         197          3          -    Covered              
        bin transition_cov[0=>10]                         189          3          -    Covered              
        bin transition_cov[0=>9]                          182          3          -    Covered              
        bin transition_cov[0=>8]                          207          3          -    Covered              
        bin transition_cov[0=>7]                          177          3          -    Covered              
        bin transition_cov[0=>6]                          212          3          -    Covered              
        bin transition_cov[0=>5]                          187          3          -    Covered              
        bin transition_cov[0=>4]                          195          3          -    Covered              
        bin transition_cov[0=>3]                          183          3          -    Covered              
        bin transition_cov[0=>2]                          201          3          -    Covered              
        bin transition_cov[0=>1]                          180          3          -    Covered              
        bin transition_cov[0=>0]                          146          3          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                               540        540          -                      
        missing/total bins:                                 0        540          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[A_EQL_B],high_hight,high_hight> 
                                                          145          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_hight> 
                                                          172          3          -    Covered              
            bin <auto[NAND],high_hight,high_hight>        147          3          -    Covered              
            bin <auto[NOR],high_hight,high_hight>         278          3          -    Covered              
            bin <auto[XOR],high_hight,high_hight>         163          3          -    Covered              
            bin <auto[OR],high_hight,high_hight>          161          3          -    Covered              
            bin <auto[AND],high_hight,high_hight>         138          3          -    Covered              
            bin <auto[RR],high_hight,high_hight>          127          3          -    Covered              
            bin <auto[RL],high_hight,high_hight>          174          3          -    Covered              
            bin <auto[LSR],high_hight,high_hight>         126          3          -    Covered              
            bin <auto[LSL],high_hight,high_hight>         145          3          -    Covered              
            bin <auto[DIV],high_hight,high_hight>         131          3          -    Covered              
            bin <auto[MUL],high_hight,high_hight>         168          3          -    Covered              
            bin <auto[SUB],high_hight,high_hight>         154          3          -    Covered              
            bin <auto[ADD],high_hight,high_hight>         147          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_hight> 
                                                          141          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_hight> 
                                                          110          3          -    Covered              
            bin <auto[NAND],high_med,high_hight>          132          3          -    Covered              
            bin <auto[NOR],high_med,high_hight>           275          3          -    Covered              
            bin <auto[XOR],high_med,high_hight>           147          3          -    Covered              
            bin <auto[OR],high_med,high_hight>            120          3          -    Covered              
            bin <auto[AND],high_med,high_hight>           131          3          -    Covered              
            bin <auto[RR],high_med,high_hight>            120          3          -    Covered              
            bin <auto[RL],high_med,high_hight>            124          3          -    Covered              
            bin <auto[LSR],high_med,high_hight>           117          3          -    Covered              
            bin <auto[LSL],high_med,high_hight>           132          3          -    Covered              
            bin <auto[DIV],high_med,high_hight>           136          3          -    Covered              
            bin <auto[MUL],high_med,high_hight>           136          3          -    Covered              
            bin <auto[SUB],high_med,high_hight>           125          3          -    Covered              
            bin <auto[ADD],high_med,high_hight>           128          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_hight> 
                                                          269          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_hight> 
                                                          238          3          -    Covered              
            bin <auto[NAND],high_low,high_hight>          251          3          -    Covered              
            bin <auto[NOR],high_low,high_hight>           550          3          -    Covered              
            bin <auto[XOR],high_low,high_hight>           294          3          -    Covered              
            bin <auto[OR],high_low,high_hight>            249          3          -    Covered              
            bin <auto[AND],high_low,high_hight>           268          3          -    Covered              
            bin <auto[RR],high_low,high_hight>            249          3          -    Covered              
            bin <auto[RL],high_low,high_hight>            250          3          -    Covered              
            bin <auto[LSR],high_low,high_hight>           248          3          -    Covered              
            bin <auto[LSL],high_low,high_hight>           255          3          -    Covered              
            bin <auto[DIV],high_low,high_hight>           283          3          -    Covered              
            bin <auto[MUL],high_low,high_hight>           257          3          -    Covered              
            bin <auto[SUB],high_low,high_hight>           246          3          -    Covered              
            bin <auto[ADD],high_low,high_hight>           256          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_hight> 
                                                          122          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_hight> 
                                                          126          3          -    Covered              
            bin <auto[NAND],med_high,high_hight>          130          3          -    Covered              
            bin <auto[NOR],med_high,high_hight>           262          3          -    Covered              
            bin <auto[XOR],med_high,high_hight>           144          3          -    Covered              
            bin <auto[OR],med_high,high_hight>            147          3          -    Covered              
            bin <auto[AND],med_high,high_hight>           145          3          -    Covered              
            bin <auto[RR],med_high,high_hight>            125          3          -    Covered              
            bin <auto[RL],med_high,high_hight>            117          3          -    Covered              
            bin <auto[LSR],med_high,high_hight>           116          3          -    Covered              
            bin <auto[LSL],med_high,high_hight>           125          3          -    Covered              
            bin <auto[DIV],med_high,high_hight>           131          3          -    Covered              
            bin <auto[MUL],med_high,high_hight>           138          3          -    Covered              
            bin <auto[SUB],med_high,high_hight>           117          3          -    Covered              
            bin <auto[ADD],med_high,high_hight>            91          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_hight>        116          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_hight> 
                                                          107          3          -    Covered              
            bin <auto[NAND],med_low,high_hight>            92          3          -    Covered              
            bin <auto[NOR],med_low,high_hight>            233          3          -    Covered              
            bin <auto[XOR],med_low,high_hight>             91          3          -    Covered              
            bin <auto[OR],med_low,high_hight>             123          3          -    Covered              
            bin <auto[AND],med_low,high_hight>            115          3          -    Covered              
            bin <auto[RR],med_low,high_hight>             105          3          -    Covered              
            bin <auto[RL],med_low,high_hight>             100          3          -    Covered              
            bin <auto[LSR],med_low,high_hight>            115          3          -    Covered              
            bin <auto[LSL],med_low,high_hight>             89          3          -    Covered              
            bin <auto[DIV],med_low,high_hight>            115          3          -    Covered              
            bin <auto[MUL],med_low,high_hight>             95          3          -    Covered              
            bin <auto[SUB],med_low,high_hight>            125          3          -    Covered              
            bin <auto[ADD],med_low,high_hight>            109          3          -    Covered              
            bin <auto[A_EQL_B],low,high_hight>             29          3          -    Covered              
            bin <auto[A_COMP_B],low,high_hight>            21          3          -    Covered              
            bin <auto[NAND],low,high_hight>                26          3          -    Covered              
            bin <auto[NOR],low,high_hight>                 45          3          -    Covered              
            bin <auto[XOR],low,high_hight>                 20          3          -    Covered              
            bin <auto[OR],low,high_hight>                  32          3          -    Covered              
            bin <auto[AND],low,high_hight>                 20          3          -    Covered              
            bin <auto[RR],low,high_hight>                  31          3          -    Covered              
            bin <auto[RL],low,high_hight>                  23          3          -    Covered              
            bin <auto[LSR],low,high_hight>                 22          3          -    Covered              
            bin <auto[LSL],low,high_hight>                 27          3          -    Covered              
            bin <auto[DIV],low,high_hight>                 23          3          -    Covered              
            bin <auto[MUL],low,high_hight>                 24          3          -    Covered              
            bin <auto[SUB],low,high_hight>                 20          3          -    Covered              
            bin <auto[ADD],low,high_hight>                 28          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,high_med> 
                                                          128          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_med> 
                                                          129          3          -    Covered              
            bin <auto[NAND],high_hight,high_med>          145          3          -    Covered              
            bin <auto[NOR],high_hight,high_med>           297          3          -    Covered              
            bin <auto[XOR],high_hight,high_med>           136          3          -    Covered              
            bin <auto[OR],high_hight,high_med>            143          3          -    Covered              
            bin <auto[AND],high_hight,high_med>           140          3          -    Covered              
            bin <auto[RR],high_hight,high_med>            141          3          -    Covered              
            bin <auto[RL],high_hight,high_med>            141          3          -    Covered              
            bin <auto[LSR],high_hight,high_med>           140          3          -    Covered              
            bin <auto[LSL],high_hight,high_med>           158          3          -    Covered              
            bin <auto[DIV],high_hight,high_med>           148          3          -    Covered              
            bin <auto[MUL],high_hight,high_med>           153          3          -    Covered              
            bin <auto[SUB],high_hight,high_med>           152          3          -    Covered              
            bin <auto[ADD],high_hight,high_med>           130          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_med>         135          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_med>        139          3          -    Covered              
            bin <auto[NAND],high_med,high_med>            114          3          -    Covered              
            bin <auto[NOR],high_med,high_med>             242          3          -    Covered              
            bin <auto[XOR],high_med,high_med>             130          3          -    Covered              
            bin <auto[OR],high_med,high_med>              127          3          -    Covered              
            bin <auto[AND],high_med,high_med>             133          3          -    Covered              
            bin <auto[RR],high_med,high_med>              129          3          -    Covered              
            bin <auto[RL],high_med,high_med>              139          3          -    Covered              
            bin <auto[LSR],high_med,high_med>             108          3          -    Covered              
            bin <auto[LSL],high_med,high_med>             133          3          -    Covered              
            bin <auto[DIV],high_med,high_med>             128          3          -    Covered              
            bin <auto[MUL],high_med,high_med>             129          3          -    Covered              
            bin <auto[SUB],high_med,high_med>             123          3          -    Covered              
            bin <auto[ADD],high_med,high_med>             126          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_med>         256          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_med>        255          3          -    Covered              
            bin <auto[NAND],high_low,high_med>            213          3          -    Covered              
            bin <auto[NOR],high_low,high_med>             494          3          -    Covered              
            bin <auto[XOR],high_low,high_med>             254          3          -    Covered              
            bin <auto[OR],high_low,high_med>              260          3          -    Covered              
            bin <auto[AND],high_low,high_med>             268          3          -    Covered              
            bin <auto[RR],high_low,high_med>              253          3          -    Covered              
            bin <auto[RL],high_low,high_med>              278          3          -    Covered              
            bin <auto[LSR],high_low,high_med>             246          3          -    Covered              
            bin <auto[LSL],high_low,high_med>             261          3          -    Covered              
            bin <auto[DIV],high_low,high_med>             254          3          -    Covered              
            bin <auto[MUL],high_low,high_med>             252          3          -    Covered              
            bin <auto[SUB],high_low,high_med>             239          3          -    Covered              
            bin <auto[ADD],high_low,high_med>             246          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_med>         119          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_med>        111          3          -    Covered              
            bin <auto[NAND],med_high,high_med>            122          3          -    Covered              
            bin <auto[NOR],med_high,high_med>             267          3          -    Covered              
            bin <auto[XOR],med_high,high_med>             119          3          -    Covered              
            bin <auto[OR],med_high,high_med>              130          3          -    Covered              
            bin <auto[AND],med_high,high_med>             128          3          -    Covered              
            bin <auto[RR],med_high,high_med>              108          3          -    Covered              
            bin <auto[RL],med_high,high_med>              131          3          -    Covered              
            bin <auto[LSR],med_high,high_med>             116          3          -    Covered              
            bin <auto[LSL],med_high,high_med>             113          3          -    Covered              
            bin <auto[DIV],med_high,high_med>             120          3          -    Covered              
            bin <auto[MUL],med_high,high_med>             148          3          -    Covered              
            bin <auto[SUB],med_high,high_med>             132          3          -    Covered              
            bin <auto[ADD],med_high,high_med>             131          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_med>          102          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_med>         104          3          -    Covered              
            bin <auto[NAND],med_low,high_med>              91          3          -    Covered              
            bin <auto[NOR],med_low,high_med>              216          3          -    Covered              
            bin <auto[XOR],med_low,high_med>               92          3          -    Covered              
            bin <auto[OR],med_low,high_med>                92          3          -    Covered              
            bin <auto[AND],med_low,high_med>               99          3          -    Covered              
            bin <auto[RR],med_low,high_med>                99          3          -    Covered              
            bin <auto[RL],med_low,high_med>               126          3          -    Covered              
            bin <auto[LSR],med_low,high_med>              101          3          -    Covered              
            bin <auto[LSL],med_low,high_med>              101          3          -    Covered              
            bin <auto[DIV],med_low,high_med>               92          3          -    Covered              
            bin <auto[MUL],med_low,high_med>              107          3          -    Covered              
            bin <auto[SUB],med_low,high_med>               97          3          -    Covered              
            bin <auto[ADD],med_low,high_med>              100          3          -    Covered              
            bin <auto[A_EQL_B],low,high_med>               19          3          -    Covered              
            bin <auto[A_COMP_B],low,high_med>              28          3          -    Covered              
            bin <auto[NAND],low,high_med>                  21          3          -    Covered              
            bin <auto[NOR],low,high_med>                   51          3          -    Covered              
            bin <auto[XOR],low,high_med>                   18          3          -    Covered              
            bin <auto[OR],low,high_med>                    20          3          -    Covered              
            bin <auto[AND],low,high_med>                   25          3          -    Covered              
            bin <auto[RR],low,high_med>                    32          3          -    Covered              
            bin <auto[RL],low,high_med>                    18          3          -    Covered              
            bin <auto[LSR],low,high_med>                   12          3          -    Covered              
            bin <auto[LSL],low,high_med>                   26          3          -    Covered              
            bin <auto[DIV],low,high_med>                   21          3          -    Covered              
            bin <auto[MUL],low,high_med>                   19          3          -    Covered              
            bin <auto[SUB],low,high_med>                   23          3          -    Covered              
            bin <auto[ADD],low,high_med>                   19          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,high_low> 
                                                          262          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_low> 
                                                          248          3          -    Covered              
            bin <auto[NAND],high_hight,high_low>          286          3          -    Covered              
            bin <auto[NOR],high_hight,high_low>           552          3          -    Covered              
            bin <auto[XOR],high_hight,high_low>           285          3          -    Covered              
            bin <auto[OR],high_hight,high_low>            278          3          -    Covered              
            bin <auto[AND],high_hight,high_low>           284          3          -    Covered              
            bin <auto[RR],high_hight,high_low>            255          3          -    Covered              
            bin <auto[RL],high_hight,high_low>            268          3          -    Covered              
            bin <auto[LSR],high_hight,high_low>           286          3          -    Covered              
            bin <auto[LSL],high_hight,high_low>           298          3          -    Covered              
            bin <auto[DIV],high_hight,high_low>           278          3          -    Covered              
            bin <auto[MUL],high_hight,high_low>           285          3          -    Covered              
            bin <auto[SUB],high_hight,high_low>           283          3          -    Covered              
            bin <auto[ADD],high_hight,high_low>           260          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_low>         253          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_low>        251          3          -    Covered              
            bin <auto[NAND],high_med,high_low>            242          3          -    Covered              
            bin <auto[NOR],high_med,high_low>             482          3          -    Covered              
            bin <auto[XOR],high_med,high_low>             270          3          -    Covered              
            bin <auto[OR],high_med,high_low>              247          3          -    Covered              
            bin <auto[AND],high_med,high_low>             263          3          -    Covered              
            bin <auto[RR],high_med,high_low>              240          3          -    Covered              
            bin <auto[RL],high_med,high_low>              260          3          -    Covered              
            bin <auto[LSR],high_med,high_low>             236          3          -    Covered              
            bin <auto[LSL],high_med,high_low>             270          3          -    Covered              
            bin <auto[DIV],high_med,high_low>             250          3          -    Covered              
            bin <auto[MUL],high_med,high_low>             262          3          -    Covered              
            bin <auto[SUB],high_med,high_low>             243          3          -    Covered              
            bin <auto[ADD],high_med,high_low>             233          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_low>         490          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_low>        497          3          -    Covered              
            bin <auto[NAND],high_low,high_low>            477          3          -    Covered              
            bin <auto[NOR],high_low,high_low>             979          3          -    Covered              
            bin <auto[XOR],high_low,high_low>             528          3          -    Covered              
            bin <auto[OR],high_low,high_low>              501          3          -    Covered              
            bin <auto[AND],high_low,high_low>             512          3          -    Covered              
            bin <auto[RR],high_low,high_low>              484          3          -    Covered              
            bin <auto[RL],high_low,high_low>              515          3          -    Covered              
            bin <auto[LSR],high_low,high_low>             499          3          -    Covered              
            bin <auto[LSL],high_low,high_low>             533          3          -    Covered              
            bin <auto[DIV],high_low,high_low>             492          3          -    Covered              
            bin <auto[MUL],high_low,high_low>             521          3          -    Covered              
            bin <auto[SUB],high_low,high_low>             495          3          -    Covered              
            bin <auto[ADD],high_low,high_low>             471          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_low>         238          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_low>        248          3          -    Covered              
            bin <auto[NAND],med_high,high_low>            237          3          -    Covered              
            bin <auto[NOR],med_high,high_low>             508          3          -    Covered              
            bin <auto[XOR],med_high,high_low>             260          3          -    Covered              
            bin <auto[OR],med_high,high_low>              241          3          -    Covered              
            bin <auto[AND],med_high,high_low>             243          3          -    Covered              
            bin <auto[RR],med_high,high_low>              226          3          -    Covered              
            bin <auto[RL],med_high,high_low>              262          3          -    Covered              
            bin <auto[LSR],med_high,high_low>             228          3          -    Covered              
            bin <auto[LSL],med_high,high_low>             239          3          -    Covered              
            bin <auto[DIV],med_high,high_low>             239          3          -    Covered              
            bin <auto[MUL],med_high,high_low>             273          3          -    Covered              
            bin <auto[SUB],med_high,high_low>             272          3          -    Covered              
            bin <auto[ADD],med_high,high_low>             239          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_low>          210          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_low>         202          3          -    Covered              
            bin <auto[NAND],med_low,high_low>             197          3          -    Covered              
            bin <auto[NOR],med_low,high_low>              429          3          -    Covered              
            bin <auto[XOR],med_low,high_low>              194          3          -    Covered              
            bin <auto[OR],med_low,high_low>               205          3          -    Covered              
            bin <auto[AND],med_low,high_low>              201          3          -    Covered              
            bin <auto[RR],med_low,high_low>               208          3          -    Covered              
            bin <auto[RL],med_low,high_low>               218          3          -    Covered              
            bin <auto[LSR],med_low,high_low>              228          3          -    Covered              
            bin <auto[LSL],med_low,high_low>              193          3          -    Covered              
            bin <auto[DIV],med_low,high_low>              189          3          -    Covered              
            bin <auto[MUL],med_low,high_low>              199          3          -    Covered              
            bin <auto[SUB],med_low,high_low>              191          3          -    Covered              
            bin <auto[ADD],med_low,high_low>              209          3          -    Covered              
            bin <auto[A_EQL_B],low,high_low>               41          3          -    Covered              
            bin <auto[A_COMP_B],low,high_low>              46          3          -    Covered              
            bin <auto[NAND],low,high_low>                  35          3          -    Covered              
            bin <auto[NOR],low,high_low>                  101          3          -    Covered              
            bin <auto[XOR],low,high_low>                   41          3          -    Covered              
            bin <auto[OR],low,high_low>                    42          3          -    Covered              
            bin <auto[AND],low,high_low>                   40          3          -    Covered              
            bin <auto[RR],low,high_low>                    47          3          -    Covered              
            bin <auto[RL],low,high_low>                    45          3          -    Covered              
            bin <auto[LSR],low,high_low>                   41          3          -    Covered              
            bin <auto[LSL],low,high_low>                   45          3          -    Covered              
            bin <auto[DIV],low,high_low>                   50          3          -    Covered              
            bin <auto[MUL],low,high_low>                   48          3          -    Covered              
            bin <auto[SUB],low,high_low>                   38          3          -    Covered              
            bin <auto[ADD],low,high_low>                   47          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,med_high> 
                                                          123          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,med_high> 
                                                          112          3          -    Covered              
            bin <auto[NAND],high_hight,med_high>          158          3          -    Covered              
            bin <auto[NOR],high_hight,med_high>           244          3          -    Covered              
            bin <auto[XOR],high_hight,med_high>           143          3          -    Covered              
            bin <auto[OR],high_hight,med_high>            129          3          -    Covered              
            bin <auto[AND],high_hight,med_high>           135          3          -    Covered              
            bin <auto[RR],high_hight,med_high>            133          3          -    Covered              
            bin <auto[RL],high_hight,med_high>            146          3          -    Covered              
            bin <auto[LSR],high_hight,med_high>           146          3          -    Covered              
            bin <auto[LSL],high_hight,med_high>           113          3          -    Covered              
            bin <auto[DIV],high_hight,med_high>           112          3          -    Covered              
            bin <auto[MUL],high_hight,med_high>           124          3          -    Covered              
            bin <auto[SUB],high_hight,med_high>           116          3          -    Covered              
            bin <auto[ADD],high_hight,med_high>           111          3          -    Covered              
            bin <auto[A_EQL_B],high_med,med_high>         124          3          -    Covered              
            bin <auto[A_COMP_B],high_med,med_high>        118          3          -    Covered              
            bin <auto[NAND],high_med,med_high>             98          3          -    Covered              
            bin <auto[NOR],high_med,med_high>             266          3          -    Covered              
            bin <auto[XOR],high_med,med_high>             138          3          -    Covered              
            bin <auto[OR],high_med,med_high>              132          3          -    Covered              
            bin <auto[AND],high_med,med_high>             138          3          -    Covered              
            bin <auto[RR],high_med,med_high>              137          3          -    Covered              
            bin <auto[RL],high_med,med_high>              116          3          -    Covered              
            bin <auto[LSR],high_med,med_high>             125          3          -    Covered              
            bin <auto[LSL],high_med,med_high>             131          3          -    Covered              
            bin <auto[DIV],high_med,med_high>             125          3          -    Covered              
            bin <auto[MUL],high_med,med_high>             109          3          -    Covered              
            bin <auto[SUB],high_med,med_high>             128          3          -    Covered              
            bin <auto[ADD],high_med,med_high>             139          3          -    Covered              
            bin <auto[A_EQL_B],high_low,med_high>         257          3          -    Covered              
            bin <auto[A_COMP_B],high_low,med_high>        230          3          -    Covered              
            bin <auto[NAND],high_low,med_high>            209          3          -    Covered              
            bin <auto[NOR],high_low,med_high>             519          3          -    Covered              
            bin <auto[XOR],high_low,med_high>             244          3          -    Covered              
            bin <auto[OR],high_low,med_high>              261          3          -    Covered              
            bin <auto[AND],high_low,med_high>             261          3          -    Covered              
            bin <auto[RR],high_low,med_high>              250          3          -    Covered              
            bin <auto[RL],high_low,med_high>              238          3          -    Covered              
            bin <auto[LSR],high_low,med_high>             246          3          -    Covered              
            bin <auto[LSL],high_low,med_high>             254          3          -    Covered              
            bin <auto[DIV],high_low,med_high>             227          3          -    Covered              
            bin <auto[MUL],high_low,med_high>             229          3          -    Covered              
            bin <auto[SUB],high_low,med_high>             251          3          -    Covered              
            bin <auto[ADD],high_low,med_high>             244          3          -    Covered              
            bin <auto[A_EQL_B],med_high,med_high>         127          3          -    Covered              
            bin <auto[A_COMP_B],med_high,med_high>        116          3          -    Covered              
            bin <auto[NAND],med_high,med_high>            118          3          -    Covered              
            bin <auto[NOR],med_high,med_high>             227          3          -    Covered              
            bin <auto[XOR],med_high,med_high>             116          3          -    Covered              
            bin <auto[OR],med_high,med_high>              111          3          -    Covered              
            bin <auto[AND],med_high,med_high>             119          3          -    Covered              
            bin <auto[RR],med_high,med_high>              113          3          -    Covered              
            bin <auto[RL],med_high,med_high>              110          3          -    Covered              
            bin <auto[LSR],med_high,med_high>             122          3          -    Covered              
            bin <auto[LSL],med_high,med_high>             132          3          -    Covered              
            bin <auto[DIV],med_high,med_high>             121          3          -    Covered              
            bin <auto[MUL],med_high,med_high>             109          3          -    Covered              
            bin <auto[SUB],med_high,med_high>             133          3          -    Covered              
            bin <auto[ADD],med_high,med_high>             111          3          -    Covered              
            bin <auto[A_EQL_B],med_low,med_high>          105          3          -    Covered              
            bin <auto[A_COMP_B],med_low,med_high>         102          3          -    Covered              
            bin <auto[NAND],med_low,med_high>             108          3          -    Covered              
            bin <auto[NOR],med_low,med_high>              197          3          -    Covered              
            bin <auto[XOR],med_low,med_high>               94          3          -    Covered              
            bin <auto[OR],med_low,med_high>                98          3          -    Covered              
            bin <auto[AND],med_low,med_high>               78          3          -    Covered              
            bin <auto[RR],med_low,med_high>               102          3          -    Covered              
            bin <auto[RL],med_low,med_high>                98          3          -    Covered              
            bin <auto[LSR],med_low,med_high>              103          3          -    Covered              
            bin <auto[LSL],med_low,med_high>               84          3          -    Covered              
            bin <auto[DIV],med_low,med_high>              113          3          -    Covered              
            bin <auto[MUL],med_low,med_high>              107          3          -    Covered              
            bin <auto[SUB],med_low,med_high>               95          3          -    Covered              
            bin <auto[ADD],med_low,med_high>               83          3          -    Covered              
            bin <auto[A_EQL_B],low,med_high>               23          3          -    Covered              
            bin <auto[A_COMP_B],low,med_high>              30          3          -    Covered              
            bin <auto[NAND],low,med_high>                  25          3          -    Covered              
            bin <auto[NOR],low,med_high>                   49          3          -    Covered              
            bin <auto[XOR],low,med_high>                   30          3          -    Covered              
            bin <auto[OR],low,med_high>                    15          3          -    Covered              
            bin <auto[AND],low,med_high>                   26          3          -    Covered              
            bin <auto[RR],low,med_high>                    24          3          -    Covered              
            bin <auto[RL],low,med_high>                    23          3          -    Covered              
            bin <auto[LSR],low,med_high>                   18          3          -    Covered              
            bin <auto[LSL],low,med_high>                   27          3          -    Covered              
            bin <auto[DIV],low,med_high>                   18          3          -    Covered              
            bin <auto[MUL],low,med_high>                   26          3          -    Covered              
            bin <auto[SUB],low,med_high>                   21          3          -    Covered              
            bin <auto[ADD],low,med_high>                   28          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,med_low>        110          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,med_low> 
                                                           92          3          -    Covered              
            bin <auto[NAND],high_hight,med_low>           101          3          -    Covered              
            bin <auto[NOR],high_hight,med_low>            221          3          -    Covered              
            bin <auto[XOR],high_hight,med_low>            122          3          -    Covered              
            bin <auto[OR],high_hight,med_low>             119          3          -    Covered              
            bin <auto[AND],high_hight,med_low>            131          3          -    Covered              
            bin <auto[RR],high_hight,med_low>             113          3          -    Covered              
            bin <auto[RL],high_hight,med_low>             124          3          -    Covered              
            bin <auto[LSR],high_hight,med_low>            108          3          -    Covered              
            bin <auto[LSL],high_hight,med_low>            100          3          -    Covered              
            bin <auto[DIV],high_hight,med_low>            125          3          -    Covered              
            bin <auto[MUL],high_hight,med_low>             97          3          -    Covered              
            bin <auto[SUB],high_hight,med_low>            130          3          -    Covered              
            bin <auto[ADD],high_hight,med_low>            104          3          -    Covered              
            bin <auto[A_EQL_B],high_med,med_low>          112          3          -    Covered              
            bin <auto[A_COMP_B],high_med,med_low>          98          3          -    Covered              
            bin <auto[NAND],high_med,med_low>              98          3          -    Covered              
            bin <auto[NOR],high_med,med_low>              193          3          -    Covered              
            bin <auto[XOR],high_med,med_low>              111          3          -    Covered              
            bin <auto[OR],high_med,med_low>                99          3          -    Covered              
            bin <auto[AND],high_med,med_low>              106          3          -    Covered              
            bin <auto[RR],high_med,med_low>               104          3          -    Covered              
            bin <auto[RL],high_med,med_low>               111          3          -    Covered              
            bin <auto[LSR],high_med,med_low>              102          3          -    Covered              
            bin <auto[LSL],high_med,med_low>               95          3          -    Covered              
            bin <auto[DIV],high_med,med_low>               91          3          -    Covered              
            bin <auto[MUL],high_med,med_low>               99          3          -    Covered              
            bin <auto[SUB],high_med,med_low>              101          3          -    Covered              
            bin <auto[ADD],high_med,med_low>              108          3          -    Covered              
            bin <auto[A_EQL_B],high_low,med_low>          194          3          -    Covered              
            bin <auto[A_COMP_B],high_low,med_low>         197          3          -    Covered              
            bin <auto[NAND],high_low,med_low>             204          3          -    Covered              
            bin <auto[NOR],high_low,med_low>              386          3          -    Covered              
            bin <auto[XOR],high_low,med_low>              217          3          -    Covered              
            bin <auto[OR],high_low,med_low>               206          3          -    Covered              
            bin <auto[AND],high_low,med_low>              192          3          -    Covered              
            bin <auto[RR],high_low,med_low>               197          3          -    Covered              
            bin <auto[RL],high_low,med_low>               225          3          -    Covered              
            bin <auto[LSR],high_low,med_low>              206          3          -    Covered              
            bin <auto[LSL],high_low,med_low>              210          3          -    Covered              
            bin <auto[DIV],high_low,med_low>              186          3          -    Covered              
            bin <auto[MUL],high_low,med_low>              189          3          -    Covered              
            bin <auto[SUB],high_low,med_low>              214          3          -    Covered              
            bin <auto[ADD],high_low,med_low>              215          3          -    Covered              
            bin <auto[A_EQL_B],med_high,med_low>           84          3          -    Covered              
            bin <auto[A_COMP_B],med_high,med_low>         120          3          -    Covered              
            bin <auto[NAND],med_high,med_low>              82          3          -    Covered              
            bin <auto[NOR],med_high,med_low>              219          3          -    Covered              
            bin <auto[XOR],med_high,med_low>               93          3          -    Covered              
            bin <auto[OR],med_high,med_low>                98          3          -    Covered              
            bin <auto[AND],med_high,med_low>               90          3          -    Covered              
            bin <auto[RR],med_high,med_low>                97          3          -    Covered              
            bin <auto[RL],med_high,med_low>               110          3          -    Covered              
            bin <auto[LSR],med_high,med_low>               95          3          -    Covered              
            bin <auto[LSL],med_high,med_low>              108          3          -    Covered              
            bin <auto[DIV],med_high,med_low>               88          3          -    Covered              
            bin <auto[MUL],med_high,med_low>              111          3          -    Covered              
            bin <auto[SUB],med_high,med_low>               93          3          -    Covered              
            bin <auto[ADD],med_high,med_low>               84          3          -    Covered              
            bin <auto[A_EQL_B],med_low,med_low>            86          3          -    Covered              
            bin <auto[A_COMP_B],med_low,med_low>           75          3          -    Covered              
            bin <auto[NAND],med_low,med_low>               78          3          -    Covered              
            bin <auto[NOR],med_low,med_low>               180          3          -    Covered              
            bin <auto[XOR],med_low,med_low>                93          3          -    Covered              
            bin <auto[OR],med_low,med_low>                 85          3          -    Covered              
            bin <auto[AND],med_low,med_low>                86          3          -    Covered              
            bin <auto[RR],med_low,med_low>                 82          3          -    Covered              
            bin <auto[RL],med_low,med_low>                 89          3          -    Covered              
            bin <auto[LSR],med_low,med_low>                82          3          -    Covered              
            bin <auto[LSL],med_low,med_low>                73          3          -    Covered              
            bin <auto[DIV],med_low,med_low>                76          3          -    Covered              
            bin <auto[MUL],med_low,med_low>                80          3          -    Covered              
            bin <auto[SUB],med_low,med_low>                89          3          -    Covered              
            bin <auto[ADD],med_low,med_low>                68          3          -    Covered              
            bin <auto[A_EQL_B],low,med_low>                23          3          -    Covered              
            bin <auto[A_COMP_B],low,med_low>               18          3          -    Covered              
            bin <auto[NAND],low,med_low>                   21          3          -    Covered              
            bin <auto[NOR],low,med_low>                    39          3          -    Covered              
            bin <auto[XOR],low,med_low>                    25          3          -    Covered              
            bin <auto[OR],low,med_low>                     23          3          -    Covered              
            bin <auto[AND],low,med_low>                    22          3          -    Covered              
            bin <auto[RR],low,med_low>                     13          3          -    Covered              
            bin <auto[RL],low,med_low>                     21          3          -    Covered              
            bin <auto[LSR],low,med_low>                    20          3          -    Covered              
            bin <auto[LSL],low,med_low>                    25          3          -    Covered              
            bin <auto[DIV],low,med_low>                    21          3          -    Covered              
            bin <auto[MUL],low,med_low>                    17          3          -    Covered              
            bin <auto[SUB],low,med_low>                    26          3          -    Covered              
            bin <auto[ADD],low,med_low>                    22          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,low>             23          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,low>            26          3          -    Covered              
            bin <auto[NAND],high_hight,low>                20          3          -    Covered              
            bin <auto[NOR],high_hight,low>                 48          3          -    Covered              
            bin <auto[XOR],high_hight,low>                 25          3          -    Covered              
            bin <auto[OR],high_hight,low>                  27          3          -    Covered              
            bin <auto[AND],high_hight,low>                 36          3          -    Covered              
            bin <auto[RR],high_hight,low>                  32          3          -    Covered              
            bin <auto[RL],high_hight,low>                  25          3          -    Covered              
            bin <auto[LSR],high_hight,low>                 28          3          -    Covered              
            bin <auto[LSL],high_hight,low>                 28          3          -    Covered              
            bin <auto[DIV],high_hight,low>                 26          3          -    Covered              
            bin <auto[MUL],high_hight,low>                 30          3          -    Covered              
            bin <auto[SUB],high_hight,low>                 25          3          -    Covered              
            bin <auto[ADD],high_hight,low>                 35          3          -    Covered              
            bin <auto[A_EQL_B],high_med,low>               18          3          -    Covered              
            bin <auto[A_COMP_B],high_med,low>              34          3          -    Covered              
            bin <auto[NAND],high_med,low>                  31          3          -    Covered              
            bin <auto[NOR],high_med,low>                   54          3          -    Covered              
            bin <auto[XOR],high_med,low>                   27          3          -    Covered              
            bin <auto[OR],high_med,low>                    18          3          -    Covered              
            bin <auto[AND],high_med,low>                   19          3          -    Covered              
            bin <auto[RR],high_med,low>                    26          3          -    Covered              
            bin <auto[RL],high_med,low>                    27          3          -    Covered              
            bin <auto[LSR],high_med,low>                   24          3          -    Covered              
            bin <auto[LSL],high_med,low>                   19          3          -    Covered              
            bin <auto[DIV],high_med,low>                   25          3          -    Covered              
            bin <auto[MUL],high_med,low>                   11          3          -    Covered              
            bin <auto[SUB],high_med,low>                   23          3          -    Covered              
            bin <auto[ADD],high_med,low>                   27          3          -    Covered              
            bin <auto[A_EQL_B],high_low,low>               35          3          -    Covered              
            bin <auto[A_COMP_B],high_low,low>              51          3          -    Covered              
            bin <auto[NAND],high_low,low>                  53          3          -    Covered              
            bin <auto[NOR],high_low,low>                   98          3          -    Covered              
            bin <auto[XOR],high_low,low>                   47          3          -    Covered              
            bin <auto[OR],high_low,low>                    39          3          -    Covered              
            bin <auto[AND],high_low,low>                   43          3          -    Covered              
            bin <auto[RR],high_low,low>                    49          3          -    Covered              
            bin <auto[RL],high_low,low>                    51          3          -    Covered              
            bin <auto[LSR],high_low,low>                   45          3          -    Covered              
            bin <auto[LSL],high_low,low>                   44          3          -    Covered              
            bin <auto[DIV],high_low,low>                   47          3          -    Covered              
            bin <auto[MUL],high_low,low>                   30          3          -    Covered              
            bin <auto[SUB],high_low,low>                   40          3          -    Covered              
            bin <auto[ADD],high_low,low>                   53          3          -    Covered              
            bin <auto[A_EQL_B],med_high,low>               29          3          -    Covered              
            bin <auto[A_COMP_B],med_high,low>              22          3          -    Covered              
            bin <auto[NAND],med_high,low>                  22          3          -    Covered              
            bin <auto[NOR],med_high,low>                   41          3          -    Covered              
            bin <auto[XOR],med_high,low>                   21          3          -    Covered              
            bin <auto[OR],med_high,low>                    23          3          -    Covered              
            bin <auto[AND],med_high,low>                   31          3          -    Covered              
            bin <auto[RR],med_high,low>                    27          3          -    Covered              
            bin <auto[RL],med_high,low>                    28          3          -    Covered              
            bin <auto[LSR],med_high,low>                   22          3          -    Covered              
            bin <auto[LSL],med_high,low>                   22          3          -    Covered              
            bin <auto[DIV],med_high,low>                   33          3          -    Covered              
            bin <auto[MUL],med_high,low>                   25          3          -    Covered              
            bin <auto[SUB],med_high,low>                   22          3          -    Covered              
            bin <auto[ADD],med_high,low>                   21          3          -    Covered              
            bin <auto[A_EQL_B],med_low,low>                19          3          -    Covered              
            bin <auto[A_COMP_B],med_low,low>               27          3          -    Covered              
            bin <auto[NAND],med_low,low>                   23          3          -    Covered              
            bin <auto[NOR],med_low,low>                    50          3          -    Covered              
            bin <auto[XOR],med_low,low>                    21          3          -    Covered              
            bin <auto[OR],med_low,low>                     23          3          -    Covered              
            bin <auto[AND],med_low,low>                    24          3          -    Covered              
            bin <auto[RR],med_low,low>                     14          3          -    Covered              
            bin <auto[RL],med_low,low>                     23          3          -    Covered              
            bin <auto[LSR],med_low,low>                    17          3          -    Covered              
            bin <auto[LSL],med_low,low>                    17          3          -    Covered              
            bin <auto[DIV],med_low,low>                    18          3          -    Covered              
            bin <auto[MUL],med_low,low>                    15          3          -    Covered              
            bin <auto[SUB],med_low,low>                    20          3          -    Covered              
            bin <auto[ADD],med_low,low>                    25          3          -    Covered              
            bin <auto[A_EQL_B],low,low>                     6          3          -    Covered              
            bin <auto[A_COMP_B],low,low>                    7          3          -    Covered              
            bin <auto[NAND],low,low>                        5          3          -    Covered              
            bin <auto[NOR],low,low>                        17          3          -    Covered              
            bin <auto[XOR],low,low>                         7          3          -    Covered              
            bin <auto[OR],low,low>                          8          3          -    Covered              
            bin <auto[AND],low,low>                         5          3          -    Covered              
            bin <auto[RR],low,low>                          6          3          -    Covered              
            bin <auto[RL],low,low>                          8          3          -    Covered              
            bin <auto[LSR],low,low>                         5          3          -    Covered              
            bin <auto[LSL],low,low>                         5          3          -    Covered              
            bin <auto[DIV],low,low>                         6          3          -    Covered              
            bin <auto[MUL],low,low>                         3          3          -    Covered              
            bin <auto[SUB],low,low>                         6          3          -    Covered              
            bin <auto[ADD],low,low>                         3          3          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_min_max_value 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_alu_a_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       178          1          -    Covered              
        bin value_255                                     193          1          -    Covered              
    Coverpoint coverage_point_alu_b_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       203          1          -    Covered              
        bin value_255                                     176          1          -    Covered              
 Covergroup instance \/lab4_pkg::coverage::coverage__1::cg_min_max_value  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_alu_a_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       178          1          -    Covered              
        bin value_255                                     193          1          -    Covered              
    Coverpoint coverage_point_alu_b_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       203          1          -    Covered              
        bin value_255                                     176          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/transition_cg    100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/lab4_pkg::coverage::coverage__1::transition_cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_cov[15=>15]                        191          1          -    Covered              
        bin transition_cov[15=>14]                        191          1          -    Covered              
        bin transition_cov[15=>13]                        208          1          -    Covered              
        bin transition_cov[15=>12]                        193          1          -    Covered              
        bin transition_cov[15=>11]                        177          1          -    Covered              
        bin transition_cov[15=>10]                        194          1          -    Covered              
        bin transition_cov[15=>9]                         188          1          -    Covered              
        bin transition_cov[15=>8]                         178          1          -    Covered              
        bin transition_cov[15=>7]                         202          1          -    Covered              
        bin transition_cov[15=>6]                         207          1          -    Covered              
        bin transition_cov[15=>5]                         189          1          -    Covered              
        bin transition_cov[15=>4]                         201          1          -    Covered              
        bin transition_cov[15=>3]                         192          1          -    Covered              
        bin transition_cov[15=>2]                         221          1          -    Covered              
        bin transition_cov[15=>1]                         212          1          -    Covered              
        bin transition_cov[15=>0]                         161          1          -    Covered              
        bin transition_cov[14=>15]                        201          1          -    Covered              
        bin transition_cov[14=>14]                        164          1          -    Covered              
        bin transition_cov[14=>13]                        196          1          -    Covered              
        bin transition_cov[14=>12]                        206          1          -    Covered              
        bin transition_cov[14=>11]                        207          1          -    Covered              
        bin transition_cov[14=>10]                        191          1          -    Covered              
        bin transition_cov[14=>9]                         214          1          -    Covered              
        bin transition_cov[14=>8]                         203          1          -    Covered              
        bin transition_cov[14=>7]                         165          1          -    Covered              
        bin transition_cov[14=>6]                         198          1          -    Covered              
        bin transition_cov[14=>5]                         189          1          -    Covered              
        bin transition_cov[14=>4]                         180          1          -    Covered              
        bin transition_cov[14=>3]                         188          1          -    Covered              
        bin transition_cov[14=>2]                         187          1          -    Covered              
        bin transition_cov[14=>1]                         159          1          -    Covered              
        bin transition_cov[14=>0]                         205          1          -    Covered              
        bin transition_cov[13=>15]                        198          1          -    Covered              
        bin transition_cov[13=>14]                        178          1          -    Covered              
        bin transition_cov[13=>13]                        197          1          -    Covered              
        bin transition_cov[13=>12]                        214          1          -    Covered              
        bin transition_cov[13=>11]                        196          1          -    Covered              
        bin transition_cov[13=>10]                        197          1          -    Covered              
        bin transition_cov[13=>9]                         165          1          -    Covered              
        bin transition_cov[13=>8]                         194          1          -    Covered              
        bin transition_cov[13=>7]                         183          1          -    Covered              
        bin transition_cov[13=>6]                         196          1          -    Covered              
        bin transition_cov[13=>5]                         177          1          -    Covered              
        bin transition_cov[13=>4]                         208          1          -    Covered              
        bin transition_cov[13=>3]                         189          1          -    Covered              
        bin transition_cov[13=>2]                         187          1          -    Covered              
        bin transition_cov[13=>1]                         200          1          -    Covered              
        bin transition_cov[13=>0]                         186          1          -    Covered              
        bin transition_cov[12=>15]                        167          1          -    Covered              
        bin transition_cov[12=>14]                        212          1          -    Covered              
        bin transition_cov[12=>13]                        176          1          -    Covered              
        bin transition_cov[12=>12]                        209          1          -    Covered              
        bin transition_cov[12=>11]                        188          1          -    Covered              
        bin transition_cov[12=>10]                        230          1          -    Covered              
        bin transition_cov[12=>9]                         212          1          -    Covered              
        bin transition_cov[12=>8]                         188          1          -    Covered              
        bin transition_cov[12=>7]                         218          1          -    Covered              
        bin transition_cov[12=>6]                         215          1          -    Covered              
        bin transition_cov[12=>5]                         205          1          -    Covered              
        bin transition_cov[12=>4]                         222          1          -    Covered              
        bin transition_cov[12=>3]                         193          1          -    Covered              
        bin transition_cov[12=>2]                         176          1          -    Covered              
        bin transition_cov[12=>1]                         187          1          -    Covered              
        bin transition_cov[12=>0]                         195          1          -    Covered              
        bin transition_cov[11=>15]                        223          1          -    Covered              
        bin transition_cov[11=>14]                        186          1          -    Covered              
        bin transition_cov[11=>13]                        202          1          -    Covered              
        bin transition_cov[11=>12]                        198          1          -    Covered              
        bin transition_cov[11=>11]                        209          1          -    Covered              
        bin transition_cov[11=>10]                        190          1          -    Covered              
        bin transition_cov[11=>9]                         210          1          -    Covered              
        bin transition_cov[11=>8]                         208          1          -    Covered              
        bin transition_cov[11=>7]                         182          1          -    Covered              
        bin transition_cov[11=>6]                         184          1          -    Covered              
        bin transition_cov[11=>5]                         173          1          -    Covered              
        bin transition_cov[11=>4]                         171          1          -    Covered              
        bin transition_cov[11=>3]                         196          1          -    Covered              
        bin transition_cov[11=>2]                         179          1          -    Covered              
        bin transition_cov[11=>1]                         223          1          -    Covered              
        bin transition_cov[11=>0]                         204          1          -    Covered              
        bin transition_cov[10=>15]                        207          1          -    Covered              
        bin transition_cov[10=>14]                        176          1          -    Covered              
        bin transition_cov[10=>13]                        182          1          -    Covered              
        bin transition_cov[10=>12]                        196          1          -    Covered              
        bin transition_cov[10=>11]                        207          1          -    Covered              
        bin transition_cov[10=>10]                        212          1          -    Covered              
        bin transition_cov[10=>9]                         197          1          -    Covered              
        bin transition_cov[10=>8]                         196          1          -    Covered              
        bin transition_cov[10=>7]                         182          1          -    Covered              
        bin transition_cov[10=>6]                         229          1          -    Covered              
        bin transition_cov[10=>5]                         209          1          -    Covered              
        bin transition_cov[10=>4]                         198          1          -    Covered              
        bin transition_cov[10=>3]                         198          1          -    Covered              
        bin transition_cov[10=>2]                         203          1          -    Covered              
        bin transition_cov[10=>1]                         233          1          -    Covered              
        bin transition_cov[10=>0]                         215          1          -    Covered              
        bin transition_cov[9=>15]                         205          1          -    Covered              
        bin transition_cov[9=>14]                         211          1          -    Covered              
        bin transition_cov[9=>13]                         173          1          -    Covered              
        bin transition_cov[9=>12]                         178          1          -    Covered              
        bin transition_cov[9=>11]                         195          1          -    Covered              
        bin transition_cov[9=>10]                         190          1          -    Covered              
        bin transition_cov[9=>9]                          193          1          -    Covered              
        bin transition_cov[9=>8]                          211          1          -    Covered              
        bin transition_cov[9=>7]                          201          1          -    Covered              
        bin transition_cov[9=>6]                          217          1          -    Covered              
        bin transition_cov[9=>5]                          207          1          -    Covered              
        bin transition_cov[9=>4]                          202          1          -    Covered              
        bin transition_cov[9=>3]                          178          1          -    Covered              
        bin transition_cov[9=>2]                          218          1          -    Covered              
        bin transition_cov[9=>1]                          197          1          -    Covered              
        bin transition_cov[9=>0]                          197          1          -    Covered              
        bin transition_cov[8=>15]                         205          1          -    Covered              
        bin transition_cov[8=>14]                         214          1          -    Covered              
        bin transition_cov[8=>13]                         204          1          -    Covered              
        bin transition_cov[8=>12]                         184          1          -    Covered              
        bin transition_cov[8=>11]                         195          1          -    Covered              
        bin transition_cov[8=>10]                         207          1          -    Covered              
        bin transition_cov[8=>9]                          175          1          -    Covered              
        bin transition_cov[8=>8]                          212          1          -    Covered              
        bin transition_cov[8=>7]                          211          1          -    Covered              
        bin transition_cov[8=>6]                          190          1          -    Covered              
        bin transition_cov[8=>5]                          185          1          -    Covered              
        bin transition_cov[8=>4]                          196          1          -    Covered              
        bin transition_cov[8=>3]                          196          1          -    Covered              
        bin transition_cov[8=>2]                          193          1          -    Covered              
        bin transition_cov[8=>1]                          211          1          -    Covered              
        bin transition_cov[8=>0]                          183          1          -    Covered              
        bin transition_cov[7=>15]                         184          1          -    Covered              
        bin transition_cov[7=>14]                         191          1          -    Covered              
        bin transition_cov[7=>13]                         189          1          -    Covered              
        bin transition_cov[7=>12]                         208          1          -    Covered              
        bin transition_cov[7=>11]                         184          1          -    Covered              
        bin transition_cov[7=>10]                         201          1          -    Covered              
        bin transition_cov[7=>9]                          199          1          -    Covered              
        bin transition_cov[7=>8]                          197          1          -    Covered              
        bin transition_cov[7=>7]                          196          1          -    Covered              
        bin transition_cov[7=>6]                          184          1          -    Covered              
        bin transition_cov[7=>5]                          207          1          -    Covered              
        bin transition_cov[7=>4]                          206          1          -    Covered              
        bin transition_cov[7=>3]                          184          1          -    Covered              
        bin transition_cov[7=>2]                          172          1          -    Covered              
        bin transition_cov[7=>1]                          166          1          -    Covered              
        bin transition_cov[7=>0]                          184          1          -    Covered              
        bin transition_cov[6=>15]                         183          1          -    Covered              
        bin transition_cov[6=>14]                         193          1          -    Covered              
        bin transition_cov[6=>13]                         214          1          -    Covered              
        bin transition_cov[6=>12]                         197          1          -    Covered              
        bin transition_cov[6=>11]                         204          1          -    Covered              
        bin transition_cov[6=>10]                         222          1          -    Covered              
        bin transition_cov[6=>9]                          219          1          -    Covered              
        bin transition_cov[6=>8]                          207          1          -    Covered              
        bin transition_cov[6=>7]                          175          1          -    Covered              
        bin transition_cov[6=>6]                          221          1          -    Covered              
        bin transition_cov[6=>5]                          202          1          -    Covered              
        bin transition_cov[6=>4]                          205          1          -    Covered              
        bin transition_cov[6=>3]                          219          1          -    Covered              
        bin transition_cov[6=>2]                          190          1          -    Covered              
        bin transition_cov[6=>1]                          202          1          -    Covered              
        bin transition_cov[6=>0]                          183          1          -    Covered              
        bin transition_cov[5=>15]                         166          1          -    Covered              
        bin transition_cov[5=>14]                         219          1          -    Covered              
        bin transition_cov[5=>13]                         194          1          -    Covered              
        bin transition_cov[5=>12]                         201          1          -    Covered              
        bin transition_cov[5=>11]                         193          1          -    Covered              
        bin transition_cov[5=>10]                         199          1          -    Covered              
        bin transition_cov[5=>9]                          204          1          -    Covered              
        bin transition_cov[5=>8]                          200          1          -    Covered              
        bin transition_cov[5=>7]                          198          1          -    Covered              
        bin transition_cov[5=>6]                          194          1          -    Covered              
        bin transition_cov[5=>5]                          190          1          -    Covered              
        bin transition_cov[5=>4]                          172          1          -    Covered              
        bin transition_cov[5=>3]                          194          1          -    Covered              
        bin transition_cov[5=>2]                          193          1          -    Covered              
        bin transition_cov[5=>1]                          178          1          -    Covered              
        bin transition_cov[5=>0]                          206          1          -    Covered              
        bin transition_cov[4=>15]                         190          1          -    Covered              
        bin transition_cov[4=>14]                         206          1          -    Covered              
        bin transition_cov[4=>13]                         177          1          -    Covered              
        bin transition_cov[4=>12]                         203          1          -    Covered              
        bin transition_cov[4=>11]                         202          1          -    Covered              
        bin transition_cov[4=>10]                         189          1          -    Covered              
        bin transition_cov[4=>9]                          200          1          -    Covered              
        bin transition_cov[4=>8]                          186          1          -    Covered              
        bin transition_cov[4=>7]                          201          1          -    Covered              
        bin transition_cov[4=>6]                          198          1          -    Covered              
        bin transition_cov[4=>5]                          196          1          -    Covered              
        bin transition_cov[4=>4]                          185          1          -    Covered              
        bin transition_cov[4=>3]                          215          1          -    Covered              
        bin transition_cov[4=>2]                          188          1          -    Covered              
        bin transition_cov[4=>1]                          203          1          -    Covered              
        bin transition_cov[4=>0]                          179          1          -    Covered              
        bin transition_cov[3=>15]                         182          1          -    Covered              
        bin transition_cov[3=>14]                         180          1          -    Covered              
        bin transition_cov[3=>13]                         177          1          -    Covered              
        bin transition_cov[3=>12]                         214          1          -    Covered              
        bin transition_cov[3=>11]                         175          1          -    Covered              
        bin transition_cov[3=>10]                         224          1          -    Covered              
        bin transition_cov[3=>9]                          210          1          -    Covered              
        bin transition_cov[3=>8]                          199          1          -    Covered              
        bin transition_cov[3=>7]                          181          1          -    Covered              
        bin transition_cov[3=>6]                          198          1          -    Covered              
        bin transition_cov[3=>5]                          197          1          -    Covered              
        bin transition_cov[3=>4]                          202          1          -    Covered              
        bin transition_cov[3=>3]                          190          1          -    Covered              
        bin transition_cov[3=>2]                          185          1          -    Covered              
        bin transition_cov[3=>1]                          197          1          -    Covered              
        bin transition_cov[3=>0]                          181          1          -    Covered              
        bin transition_cov[2=>15]                         224          1          -    Covered              
        bin transition_cov[2=>14]                         174          1          -    Covered              
        bin transition_cov[2=>13]                         190          1          -    Covered              
        bin transition_cov[2=>12]                         202          1          -    Covered              
        bin transition_cov[2=>11]                         199          1          -    Covered              
        bin transition_cov[2=>10]                         207          1          -    Covered              
        bin transition_cov[2=>9]                          209          1          -    Covered              
        bin transition_cov[2=>8]                          174          1          -    Covered              
        bin transition_cov[2=>7]                          185          1          -    Covered              
        bin transition_cov[2=>6]                          199          1          -    Covered              
        bin transition_cov[2=>5]                          204          1          -    Covered              
        bin transition_cov[2=>4]                          178          1          -    Covered              
        bin transition_cov[2=>3]                          187          1          -    Covered              
        bin transition_cov[2=>2]                          208          1          -    Covered              
        bin transition_cov[2=>1]                          199          1          -    Covered              
        bin transition_cov[2=>0]                          184          1          -    Covered              
        bin transition_cov[1=>15]                         205          1          -    Covered              
        bin transition_cov[1=>14]                         180          1          -    Covered              
        bin transition_cov[1=>13]                         198          1          -    Covered              
        bin transition_cov[1=>12]                         189          1          -    Covered              
        bin transition_cov[1=>11]                         210          1          -    Covered              
        bin transition_cov[1=>10]                         198          1          -    Covered              
        bin transition_cov[1=>9]                          196          1          -    Covered              
        bin transition_cov[1=>8]                          200          1          -    Covered              
        bin transition_cov[1=>7]                          195          1          -    Covered              
        bin transition_cov[1=>6]                          195          1          -    Covered              
        bin transition_cov[1=>5]                          184          1          -    Covered              
        bin transition_cov[1=>4]                          197          1          -    Covered              
        bin transition_cov[1=>3]                          190          1          -    Covered              
        bin transition_cov[1=>2]                          222          1          -    Covered              
        bin transition_cov[1=>1]                          195          1          -    Covered              
        bin transition_cov[1=>0]                          188          1          -    Covered              
        bin transition_cov[0=>15]                         174          1          -    Covered              
        bin transition_cov[0=>14]                         178          1          -    Covered              
        bin transition_cov[0=>13]                         188          1          -    Covered              
        bin transition_cov[0=>12]                         201          1          -    Covered              
        bin transition_cov[0=>11]                         197          1          -    Covered              
        bin transition_cov[0=>10]                         189          1          -    Covered              
        bin transition_cov[0=>9]                          182          1          -    Covered              
        bin transition_cov[0=>8]                          207          1          -    Covered              
        bin transition_cov[0=>7]                          177          1          -    Covered              
        bin transition_cov[0=>6]                          212          1          -    Covered              
        bin transition_cov[0=>5]                          187          1          -    Covered              
        bin transition_cov[0=>4]                          195          1          -    Covered              
        bin transition_cov[0=>3]                          183          1          -    Covered              
        bin transition_cov[0=>2]                          201          1          -    Covered              
        bin transition_cov[0=>1]                          180          1          -    Covered              
        bin transition_cov[0=>0]                          146          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_reset         100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    49990          1          -    Covered              
        bin value[1]                                       10          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_alu_co_out    100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    43910          1          -    Covered              
        bin value[1]                                     6077          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/input_alu_in_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   265        265          -                      
    missing/total bins:                                     0        265          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                   637304          1          -    Covered              
        bin value[1]                                   562456          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                              149970          1          -    Covered              
        bin bit_number[1]                              149970          1          -    Covered              
        bin bit_number[2]                              149970          1          -    Covered              
        bin bit_number[3]                              149970          1          -    Covered              
        bin bit_number[4]                              149970          1          -    Covered              
        bin bit_number[5]                              149970          1          -    Covered              
        bin bit_number[6]                              149970          1          -    Covered              
        bin bit_number[7]                              149970          1          -    Covered              
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD]                                   71928          1          -    Covered              
        bin auto[SUB]                                   75408          1          -    Covered              
        bin auto[MUL]                                   74952          1          -    Covered              
        bin auto[DIV]                                   74208          1          -    Covered              
        bin auto[LSL]                                   74832          1          -    Covered              
        bin auto[LSR]                                   74424          1          -    Covered              
        bin auto[RL]                                    77688          1          -    Covered              
        bin auto[RR]                                    73248          1          -    Covered              
        bin auto[AND]                                   75864          1          -    Covered              
        bin auto[OR]                                    76152          1          -    Covered              
        bin auto[XOR]                                   77760          1          -    Covered              
        bin auto[NOR]                                  151944          1          -    Covered              
        bin auto[NAND]                                  73560          1          -    Covered              
        bin auto[A_COMP_B]                              73272          1          -    Covered              
        bin auto[A_EQL_B]                               74520          1          -    Covered              
    Cross cp_bit_and_val_opcode                       100.00%        100          -    Covered              
        covered/total bins:                               240        240          -                      
        missing/total bins:                                 0        240          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[A_EQL_B],bit_number[7],value[1]> 
                                                         3092          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[7],value[1]> 
                                                         3049          1          -    Covered              
            bin <auto[NAND],bit_number[7],value[1]> 
                                                         4621          1          -    Covered              
            bin <auto[NOR],bit_number[7],value[1]>       9524          1          -    Covered              
            bin <auto[XOR],bit_number[7],value[1]>       4864          1          -    Covered              
            bin <auto[OR],bit_number[7],value[1]>        5631          1          -    Covered              
            bin <auto[AND],bit_number[7],value[1]>       4048          1          -    Covered              
            bin <auto[RR],bit_number[7],value[1]>        4619          1          -    Covered              
            bin <auto[RL],bit_number[7],value[1]>        4881          1          -    Covered              
            bin <auto[LSR],bit_number[7],value[1]>       3078          1          -    Covered              
            bin <auto[LSL],bit_number[7],value[1]>       4728          1          -    Covered              
            bin <auto[DIV],bit_number[7],value[1]>       3123          1          -    Covered              
            bin <auto[MUL],bit_number[7],value[1]>       4794          1          -    Covered              
            bin <auto[SUB],bit_number[7],value[1]>       4710          1          -    Covered              
            bin <auto[ADD],bit_number[7],value[1]>       4584          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[6],value[1]> 
                                                         3086          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[6],value[1]> 
                                                         3011          1          -    Covered              
            bin <auto[NAND],bit_number[6],value[1]> 
                                                         4681          1          -    Covered              
            bin <auto[NOR],bit_number[6],value[1]>       9473          1          -    Covered              
            bin <auto[XOR],bit_number[6],value[1]>       4934          1          -    Covered              
            bin <auto[OR],bit_number[6],value[1]>        5537          1          -    Covered              
            bin <auto[AND],bit_number[6],value[1]>       3933          1          -    Covered              
            bin <auto[RR],bit_number[6],value[1]>        4527          1          -    Covered              
            bin <auto[RL],bit_number[6],value[1]>        4888          1          -    Covered              
            bin <auto[LSR],bit_number[6],value[1]>       4635          1          -    Covered              
            bin <auto[LSL],bit_number[6],value[1]>       4682          1          -    Covered              
            bin <auto[DIV],bit_number[6],value[1]>       3111          1          -    Covered              
            bin <auto[MUL],bit_number[6],value[1]>       4749          1          -    Covered              
            bin <auto[SUB],bit_number[6],value[1]>       4723          1          -    Covered              
            bin <auto[ADD],bit_number[6],value[1]>       4448          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[5],value[1]> 
                                                         3181          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[5],value[1]> 
                                                         3032          1          -    Covered              
            bin <auto[NAND],bit_number[5],value[1]> 
                                                         4615          1          -    Covered              
            bin <auto[NOR],bit_number[5],value[1]>       9514          1          -    Covered              
            bin <auto[XOR],bit_number[5],value[1]>       4884          1          -    Covered              
            bin <auto[OR],bit_number[5],value[1]>        5640          1          -    Covered              
            bin <auto[AND],bit_number[5],value[1]>       3842          1          -    Covered              
            bin <auto[RR],bit_number[5],value[1]>        4587          1          -    Covered              
            bin <auto[RL],bit_number[5],value[1]>        4888          1          -    Covered              
            bin <auto[LSR],bit_number[5],value[1]>       4583          1          -    Covered              
            bin <auto[LSL],bit_number[5],value[1]>       4632          1          -    Covered              
            bin <auto[DIV],bit_number[5],value[1]>       3123          1          -    Covered              
            bin <auto[MUL],bit_number[5],value[1]>       4709          1          -    Covered              
            bin <auto[SUB],bit_number[5],value[1]>       4753          1          -    Covered              
            bin <auto[ADD],bit_number[5],value[1]>       4460          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[4],value[1]> 
                                                         3162          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[4],value[1]> 
                                                         3059          1          -    Covered              
            bin <auto[NAND],bit_number[4],value[1]> 
                                                         4627          1          -    Covered              
            bin <auto[NOR],bit_number[4],value[1]>       9518          1          -    Covered              
            bin <auto[XOR],bit_number[4],value[1]>       4884          1          -    Covered              
            bin <auto[OR],bit_number[4],value[1]>        5533          1          -    Covered              
            bin <auto[AND],bit_number[4],value[1]>       3986          1          -    Covered              
            bin <auto[RR],bit_number[4],value[1]>        4584          1          -    Covered              
            bin <auto[RL],bit_number[4],value[1]>        4859          1          -    Covered              
            bin <auto[LSR],bit_number[4],value[1]>       4574          1          -    Covered              
            bin <auto[LSL],bit_number[4],value[1]>       4605          1          -    Covered              
            bin <auto[DIV],bit_number[4],value[1]>       3142          1          -    Covered              
            bin <auto[MUL],bit_number[4],value[1]>       4664          1          -    Covered              
            bin <auto[SUB],bit_number[4],value[1]>       4816          1          -    Covered              
            bin <auto[ADD],bit_number[4],value[1]>       4461          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[3],value[1]> 
                                                         3049          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[3],value[1]> 
                                                         3026          1          -    Covered              
            bin <auto[NAND],bit_number[3],value[1]> 
                                                         4563          1          -    Covered              
            bin <auto[NOR],bit_number[3],value[1]>       9526          1          -    Covered              
            bin <auto[XOR],bit_number[3],value[1]>       4914          1          -    Covered              
            bin <auto[OR],bit_number[3],value[1]>        5664          1          -    Covered              
            bin <auto[AND],bit_number[3],value[1]>       3988          1          -    Covered              
            bin <auto[RR],bit_number[3],value[1]>        4611          1          -    Covered              
            bin <auto[RL],bit_number[3],value[1]>        4874          1          -    Covered              
            bin <auto[LSR],bit_number[3],value[1]>       4652          1          -    Covered              
            bin <auto[LSL],bit_number[3],value[1]>       4713          1          -    Covered              
            bin <auto[DIV],bit_number[3],value[1]>       3217          1          -    Covered              
            bin <auto[MUL],bit_number[3],value[1]>       4593          1          -    Covered              
            bin <auto[SUB],bit_number[3],value[1]>       4697          1          -    Covered              
            bin <auto[ADD],bit_number[3],value[1]>       4493          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[2],value[1]> 
                                                         3154          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[2],value[1]> 
                                                         3102          1          -    Covered              
            bin <auto[NAND],bit_number[2],value[1]> 
                                                         4537          1          -    Covered              
            bin <auto[NOR],bit_number[2],value[1]>       9497          1          -    Covered              
            bin <auto[XOR],bit_number[2],value[1]>       4838          1          -    Covered              
            bin <auto[OR],bit_number[2],value[1]>        5559          1          -    Covered              
            bin <auto[AND],bit_number[2],value[1]>       4029          1          -    Covered              
            bin <auto[RR],bit_number[2],value[1]>        4563          1          -    Covered              
            bin <auto[RL],bit_number[2],value[1]>        4869          1          -    Covered              
            bin <auto[LSR],bit_number[2],value[1]>       4605          1          -    Covered              
            bin <auto[LSL],bit_number[2],value[1]>       4808          1          -    Covered              
            bin <auto[DIV],bit_number[2],value[1]>       3378          1          -    Covered              
            bin <auto[MUL],bit_number[2],value[1]>       4482          1          -    Covered              
            bin <auto[SUB],bit_number[2],value[1]>       4752          1          -    Covered              
            bin <auto[ADD],bit_number[2],value[1]>       4480          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[1],value[1]> 
                                                         3101          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[1],value[1]> 
                                                         3112          1          -    Covered              
            bin <auto[NAND],bit_number[1],value[1]> 
                                                         4639          1          -    Covered              
            bin <auto[NOR],bit_number[1],value[1]>       9468          1          -    Covered              
            bin <auto[XOR],bit_number[1],value[1]>       4826          1          -    Covered              
            bin <auto[OR],bit_number[1],value[1]>        5581          1          -    Covered              
            bin <auto[AND],bit_number[1],value[1]>       3883          1          -    Covered              
            bin <auto[RR],bit_number[1],value[1]>        4562          1          -    Covered              
            bin <auto[RL],bit_number[1],value[1]>        4809          1          -    Covered              
            bin <auto[LSR],bit_number[1],value[1]>       4617          1          -    Covered              
            bin <auto[LSL],bit_number[1],value[1]>       4739          1          -    Covered              
            bin <auto[DIV],bit_number[1],value[1]>       3571          1          -    Covered              
            bin <auto[MUL],bit_number[1],value[1]>       4199          1          -    Covered              
            bin <auto[SUB],bit_number[1],value[1]>       4794          1          -    Covered              
            bin <auto[ADD],bit_number[1],value[1]>       4441          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[0],value[1]> 
                                                         3091          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[0],value[1]> 
                                                         4562          1          -    Covered              
            bin <auto[NAND],bit_number[0],value[1]> 
                                                         4555          1          -    Covered              
            bin <auto[NOR],bit_number[0],value[1]>       9498          1          -    Covered              
            bin <auto[XOR],bit_number[0],value[1]>       4864          1          -    Covered              
            bin <auto[OR],bit_number[0],value[1]>        5475          1          -    Covered              
            bin <auto[AND],bit_number[0],value[1]>       3924          1          -    Covered              
            bin <auto[RR],bit_number[0],value[1]>        4614          1          -    Covered              
            bin <auto[RL],bit_number[0],value[1]>        4814          1          -    Covered              
            bin <auto[LSR],bit_number[0],value[1]>       4603          1          -    Covered              
            bin <auto[LSL],bit_number[0],value[1]>       3104          1          -    Covered              
            bin <auto[DIV],bit_number[0],value[1]>       4176          1          -    Covered              
            bin <auto[MUL],bit_number[0],value[1]>       3724          1          -    Covered              
            bin <auto[SUB],bit_number[0],value[1]>       4736          1          -    Covered              
            bin <auto[ADD],bit_number[0],value[1]>       4460          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[7],value[0]> 
                                                         6223          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[7],value[0]> 
                                                         6110          1          -    Covered              
            bin <auto[NAND],bit_number[7],value[0]> 
                                                         4574          1          -    Covered              
            bin <auto[NOR],bit_number[7],value[0]>       9469          1          -    Covered              
            bin <auto[XOR],bit_number[7],value[0]>       4856          1          -    Covered              
            bin <auto[OR],bit_number[7],value[0]>        3888          1          -    Covered              
            bin <auto[AND],bit_number[7],value[0]>       5435          1          -    Covered              
            bin <auto[RR],bit_number[7],value[0]>        4537          1          -    Covered              
            bin <auto[RL],bit_number[7],value[0]>        4830          1          -    Covered              
            bin <auto[LSR],bit_number[7],value[0]>       6225          1          -    Covered              
            bin <auto[LSL],bit_number[7],value[0]>       4626          1          -    Covered              
            bin <auto[DIV],bit_number[7],value[0]>       6153          1          -    Covered              
            bin <auto[MUL],bit_number[7],value[0]>       4575          1          -    Covered              
            bin <auto[SUB],bit_number[7],value[0]>       4716          1          -    Covered              
            bin <auto[ADD],bit_number[7],value[0]>       4407          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[6],value[0]> 
                                                         6229          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[6],value[0]> 
                                                         6148          1          -    Covered              
            bin <auto[NAND],bit_number[6],value[0]> 
                                                         4514          1          -    Covered              
            bin <auto[NOR],bit_number[6],value[0]>       9520          1          -    Covered              
            bin <auto[XOR],bit_number[6],value[0]>       4786          1          -    Covered              
            bin <auto[OR],bit_number[6],value[0]>        3982          1          -    Covered              
            bin <auto[AND],bit_number[6],value[0]>       5550          1          -    Covered              
            bin <auto[RR],bit_number[6],value[0]>        4629          1          -    Covered              
            bin <auto[RL],bit_number[6],value[0]>        4823          1          -    Covered              
            bin <auto[LSR],bit_number[6],value[0]>       4668          1          -    Covered              
            bin <auto[LSL],bit_number[6],value[0]>       4672          1          -    Covered              
            bin <auto[DIV],bit_number[6],value[0]>       6165          1          -    Covered              
            bin <auto[MUL],bit_number[6],value[0]>       4620          1          -    Covered              
            bin <auto[SUB],bit_number[6],value[0]>       4703          1          -    Covered              
            bin <auto[ADD],bit_number[6],value[0]>       4543          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[5],value[0]> 
                                                         6134          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[5],value[0]> 
                                                         6127          1          -    Covered              
            bin <auto[NAND],bit_number[5],value[0]> 
                                                         4580          1          -    Covered              
            bin <auto[NOR],bit_number[5],value[0]>       9479          1          -    Covered              
            bin <auto[XOR],bit_number[5],value[0]>       4836          1          -    Covered              
            bin <auto[OR],bit_number[5],value[0]>        3879          1          -    Covered              
            bin <auto[AND],bit_number[5],value[0]>       5641          1          -    Covered              
            bin <auto[RR],bit_number[5],value[0]>        4569          1          -    Covered              
            bin <auto[RL],bit_number[5],value[0]>        4823          1          -    Covered              
            bin <auto[LSR],bit_number[5],value[0]>       4720          1          -    Covered              
            bin <auto[LSL],bit_number[5],value[0]>       4722          1          -    Covered              
            bin <auto[DIV],bit_number[5],value[0]>       6153          1          -    Covered              
            bin <auto[MUL],bit_number[5],value[0]>       4660          1          -    Covered              
            bin <auto[SUB],bit_number[5],value[0]>       4673          1          -    Covered              
            bin <auto[ADD],bit_number[5],value[0]>       4531          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[4],value[0]> 
                                                         6153          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[4],value[0]> 
                                                         6100          1          -    Covered              
            bin <auto[NAND],bit_number[4],value[0]> 
                                                         4568          1          -    Covered              
            bin <auto[NOR],bit_number[4],value[0]>       9475          1          -    Covered              
            bin <auto[XOR],bit_number[4],value[0]>       4836          1          -    Covered              
            bin <auto[OR],bit_number[4],value[0]>        3986          1          -    Covered              
            bin <auto[AND],bit_number[4],value[0]>       5497          1          -    Covered              
            bin <auto[RR],bit_number[4],value[0]>        4572          1          -    Covered              
            bin <auto[RL],bit_number[4],value[0]>        4852          1          -    Covered              
            bin <auto[LSR],bit_number[4],value[0]>       4729          1          -    Covered              
            bin <auto[LSL],bit_number[4],value[0]>       4749          1          -    Covered              
            bin <auto[DIV],bit_number[4],value[0]>       6134          1          -    Covered              
            bin <auto[MUL],bit_number[4],value[0]>       4705          1          -    Covered              
            bin <auto[SUB],bit_number[4],value[0]>       4610          1          -    Covered              
            bin <auto[ADD],bit_number[4],value[0]>       4530          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[3],value[0]> 
                                                         6266          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[3],value[0]> 
                                                         6133          1          -    Covered              
            bin <auto[NAND],bit_number[3],value[0]> 
                                                         4632          1          -    Covered              
            bin <auto[NOR],bit_number[3],value[0]>       9467          1          -    Covered              
            bin <auto[XOR],bit_number[3],value[0]>       4806          1          -    Covered              
            bin <auto[OR],bit_number[3],value[0]>        3855          1          -    Covered              
            bin <auto[AND],bit_number[3],value[0]>       5495          1          -    Covered              
            bin <auto[RR],bit_number[3],value[0]>        4545          1          -    Covered              
            bin <auto[RL],bit_number[3],value[0]>        4837          1          -    Covered              
            bin <auto[LSR],bit_number[3],value[0]>       4651          1          -    Covered              
            bin <auto[LSL],bit_number[3],value[0]>       4641          1          -    Covered              
            bin <auto[DIV],bit_number[3],value[0]>       6059          1          -    Covered              
            bin <auto[MUL],bit_number[3],value[0]>       4776          1          -    Covered              
            bin <auto[SUB],bit_number[3],value[0]>       4729          1          -    Covered              
            bin <auto[ADD],bit_number[3],value[0]>       4498          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[2],value[0]> 
                                                         6161          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[2],value[0]> 
                                                         6057          1          -    Covered              
            bin <auto[NAND],bit_number[2],value[0]> 
                                                         4658          1          -    Covered              
            bin <auto[NOR],bit_number[2],value[0]>       9496          1          -    Covered              
            bin <auto[XOR],bit_number[2],value[0]>       4882          1          -    Covered              
            bin <auto[OR],bit_number[2],value[0]>        3960          1          -    Covered              
            bin <auto[AND],bit_number[2],value[0]>       5454          1          -    Covered              
            bin <auto[RR],bit_number[2],value[0]>        4593          1          -    Covered              
            bin <auto[RL],bit_number[2],value[0]>        4842          1          -    Covered              
            bin <auto[LSR],bit_number[2],value[0]>       4698          1          -    Covered              
            bin <auto[LSL],bit_number[2],value[0]>       4546          1          -    Covered              
            bin <auto[DIV],bit_number[2],value[0]>       5898          1          -    Covered              
            bin <auto[MUL],bit_number[2],value[0]>       4887          1          -    Covered              
            bin <auto[SUB],bit_number[2],value[0]>       4674          1          -    Covered              
            bin <auto[ADD],bit_number[2],value[0]>       4511          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[1],value[0]> 
                                                         6214          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[1],value[0]> 
                                                         6047          1          -    Covered              
            bin <auto[NAND],bit_number[1],value[0]> 
                                                         4556          1          -    Covered              
            bin <auto[NOR],bit_number[1],value[0]>       9525          1          -    Covered              
            bin <auto[XOR],bit_number[1],value[0]>       4894          1          -    Covered              
            bin <auto[OR],bit_number[1],value[0]>        3938          1          -    Covered              
            bin <auto[AND],bit_number[1],value[0]>       5600          1          -    Covered              
            bin <auto[RR],bit_number[1],value[0]>        4594          1          -    Covered              
            bin <auto[RL],bit_number[1],value[0]>        4902          1          -    Covered              
            bin <auto[LSR],bit_number[1],value[0]>       4686          1          -    Covered              
            bin <auto[LSL],bit_number[1],value[0]>       4615          1          -    Covered              
            bin <auto[DIV],bit_number[1],value[0]>       5705          1          -    Covered              
            bin <auto[MUL],bit_number[1],value[0]>       5170          1          -    Covered              
            bin <auto[SUB],bit_number[1],value[0]>       4632          1          -    Covered              
            bin <auto[ADD],bit_number[1],value[0]>       4550          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[0],value[0]> 
                                                         6224          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[0],value[0]> 
                                                         4597          1          -    Covered              
            bin <auto[NAND],bit_number[0],value[0]> 
                                                         4640          1          -    Covered              
            bin <auto[NOR],bit_number[0],value[0]>       9495          1          -    Covered              
            bin <auto[XOR],bit_number[0],value[0]>       4856          1          -    Covered              
            bin <auto[OR],bit_number[0],value[0]>        4044          1          -    Covered              
            bin <auto[AND],bit_number[0],value[0]>       5559          1          -    Covered              
            bin <auto[RR],bit_number[0],value[0]>        4542          1          -    Covered              
            bin <auto[RL],bit_number[0],value[0]>        4897          1          -    Covered              
            bin <auto[LSR],bit_number[0],value[0]>       4700          1          -    Covered              
            bin <auto[LSL],bit_number[0],value[0]>       6250          1          -    Covered              
            bin <auto[DIV],bit_number[0],value[0]>       5100          1          -    Covered              
            bin <auto[MUL],bit_number[0],value[0]>       5645          1          -    Covered              
            bin <auto[SUB],bit_number[0],value[0]>       4690          1          -    Covered              
            bin <auto[ADD],bit_number[0],value[0]>       4531          1          -    Covered              

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /lab4_pkg/coverage/coverage__1/input_data_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   823        823          -                      
    missing/total bins:                                     0        823          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_point_alu_a                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_point_alu_b                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                               540        540          -                      
        missing/total bins:                                 0        540          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/lab4_pkg::coverage::coverage__1::input_data_coverage  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   823        823          -                      
    missing/total bins:                                     0        823          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD]                                    2997          3          -    Covered              
        bin auto[SUB]                                    3142          3          -    Covered              
        bin auto[MUL]                                    3123          3          -    Covered              
        bin auto[DIV]                                    3092          3          -    Covered              
        bin auto[LSL]                                    3118          3          -    Covered              
        bin auto[LSR]                                    3101          3          -    Covered              
        bin auto[RL]                                     3237          3          -    Covered              
        bin auto[RR]                                     3052          3          -    Covered              
        bin auto[AND]                                    3161          3          -    Covered              
        bin auto[OR]                                     3173          3          -    Covered              
        bin auto[XOR]                                    3240          3          -    Covered              
        bin auto[NOR]                                    6331          3          -    Covered              
        bin auto[NAND]                                   3065          3          -    Covered              
        bin auto[A_COMP_B]                               3053          3          -    Covered              
        bin auto[A_EQL_B]                                3105          3          -    Covered              
    Coverpoint coverage_point_alu_a                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1904          3          -    Covered              
        bin med_low                                      8144          3          -    Covered              
        bin med_high                                     9766          3          -    Covered              
        bin high_low                                    19836          3          -    Covered              
        bin high_med                                    10003          3          -    Covered              
        bin high_hight                                  10981          3          -    Covered              
    Coverpoint coverage_point_alu_b                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1954          3          -    Covered              
        bin med_low                                      8159          3          -    Covered              
        bin med_high                                     9674          3          -    Covered              
        bin high_low                                    20085          3          -    Covered              
        bin high_med                                    10143          3          -    Covered              
        bin high_hight                                  10562          3          -    Covered              
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_cov[15=>15]                        191          3          -    Covered              
        bin transition_cov[15=>14]                        191          3          -    Covered              
        bin transition_cov[15=>13]                        208          3          -    Covered              
        bin transition_cov[15=>12]                        193          3          -    Covered              
        bin transition_cov[15=>11]                        177          3          -    Covered              
        bin transition_cov[15=>10]                        194          3          -    Covered              
        bin transition_cov[15=>9]                         188          3          -    Covered              
        bin transition_cov[15=>8]                         178          3          -    Covered              
        bin transition_cov[15=>7]                         202          3          -    Covered              
        bin transition_cov[15=>6]                         207          3          -    Covered              
        bin transition_cov[15=>5]                         189          3          -    Covered              
        bin transition_cov[15=>4]                         201          3          -    Covered              
        bin transition_cov[15=>3]                         192          3          -    Covered              
        bin transition_cov[15=>2]                         221          3          -    Covered              
        bin transition_cov[15=>1]                         212          3          -    Covered              
        bin transition_cov[15=>0]                         161          3          -    Covered              
        bin transition_cov[14=>15]                        201          3          -    Covered              
        bin transition_cov[14=>14]                        164          3          -    Covered              
        bin transition_cov[14=>13]                        196          3          -    Covered              
        bin transition_cov[14=>12]                        206          3          -    Covered              
        bin transition_cov[14=>11]                        207          3          -    Covered              
        bin transition_cov[14=>10]                        191          3          -    Covered              
        bin transition_cov[14=>9]                         214          3          -    Covered              
        bin transition_cov[14=>8]                         203          3          -    Covered              
        bin transition_cov[14=>7]                         165          3          -    Covered              
        bin transition_cov[14=>6]                         198          3          -    Covered              
        bin transition_cov[14=>5]                         189          3          -    Covered              
        bin transition_cov[14=>4]                         180          3          -    Covered              
        bin transition_cov[14=>3]                         188          3          -    Covered              
        bin transition_cov[14=>2]                         187          3          -    Covered              
        bin transition_cov[14=>1]                         159          3          -    Covered              
        bin transition_cov[14=>0]                         205          3          -    Covered              
        bin transition_cov[13=>15]                        198          3          -    Covered              
        bin transition_cov[13=>14]                        178          3          -    Covered              
        bin transition_cov[13=>13]                        197          3          -    Covered              
        bin transition_cov[13=>12]                        214          3          -    Covered              
        bin transition_cov[13=>11]                        196          3          -    Covered              
        bin transition_cov[13=>10]                        197          3          -    Covered              
        bin transition_cov[13=>9]                         165          3          -    Covered              
        bin transition_cov[13=>8]                         194          3          -    Covered              
        bin transition_cov[13=>7]                         183          3          -    Covered              
        bin transition_cov[13=>6]                         196          3          -    Covered              
        bin transition_cov[13=>5]                         177          3          -    Covered              
        bin transition_cov[13=>4]                         208          3          -    Covered              
        bin transition_cov[13=>3]                         189          3          -    Covered              
        bin transition_cov[13=>2]                         187          3          -    Covered              
        bin transition_cov[13=>1]                         200          3          -    Covered              
        bin transition_cov[13=>0]                         186          3          -    Covered              
        bin transition_cov[12=>15]                        167          3          -    Covered              
        bin transition_cov[12=>14]                        212          3          -    Covered              
        bin transition_cov[12=>13]                        176          3          -    Covered              
        bin transition_cov[12=>12]                        209          3          -    Covered              
        bin transition_cov[12=>11]                        188          3          -    Covered              
        bin transition_cov[12=>10]                        230          3          -    Covered              
        bin transition_cov[12=>9]                         212          3          -    Covered              
        bin transition_cov[12=>8]                         188          3          -    Covered              
        bin transition_cov[12=>7]                         218          3          -    Covered              
        bin transition_cov[12=>6]                         215          3          -    Covered              
        bin transition_cov[12=>5]                         205          3          -    Covered              
        bin transition_cov[12=>4]                         222          3          -    Covered              
        bin transition_cov[12=>3]                         193          3          -    Covered              
        bin transition_cov[12=>2]                         176          3          -    Covered              
        bin transition_cov[12=>1]                         187          3          -    Covered              
        bin transition_cov[12=>0]                         195          3          -    Covered              
        bin transition_cov[11=>15]                        223          3          -    Covered              
        bin transition_cov[11=>14]                        186          3          -    Covered              
        bin transition_cov[11=>13]                        202          3          -    Covered              
        bin transition_cov[11=>12]                        198          3          -    Covered              
        bin transition_cov[11=>11]                        209          3          -    Covered              
        bin transition_cov[11=>10]                        190          3          -    Covered              
        bin transition_cov[11=>9]                         210          3          -    Covered              
        bin transition_cov[11=>8]                         208          3          -    Covered              
        bin transition_cov[11=>7]                         182          3          -    Covered              
        bin transition_cov[11=>6]                         184          3          -    Covered              
        bin transition_cov[11=>5]                         173          3          -    Covered              
        bin transition_cov[11=>4]                         171          3          -    Covered              
        bin transition_cov[11=>3]                         196          3          -    Covered              
        bin transition_cov[11=>2]                         179          3          -    Covered              
        bin transition_cov[11=>1]                         223          3          -    Covered              
        bin transition_cov[11=>0]                         204          3          -    Covered              
        bin transition_cov[10=>15]                        207          3          -    Covered              
        bin transition_cov[10=>14]                        176          3          -    Covered              
        bin transition_cov[10=>13]                        182          3          -    Covered              
        bin transition_cov[10=>12]                        196          3          -    Covered              
        bin transition_cov[10=>11]                        207          3          -    Covered              
        bin transition_cov[10=>10]                        212          3          -    Covered              
        bin transition_cov[10=>9]                         197          3          -    Covered              
        bin transition_cov[10=>8]                         196          3          -    Covered              
        bin transition_cov[10=>7]                         182          3          -    Covered              
        bin transition_cov[10=>6]                         229          3          -    Covered              
        bin transition_cov[10=>5]                         209          3          -    Covered              
        bin transition_cov[10=>4]                         198          3          -    Covered              
        bin transition_cov[10=>3]                         198          3          -    Covered              
        bin transition_cov[10=>2]                         203          3          -    Covered              
        bin transition_cov[10=>1]                         233          3          -    Covered              
        bin transition_cov[10=>0]                         215          3          -    Covered              
        bin transition_cov[9=>15]                         205          3          -    Covered              
        bin transition_cov[9=>14]                         211          3          -    Covered              
        bin transition_cov[9=>13]                         173          3          -    Covered              
        bin transition_cov[9=>12]                         178          3          -    Covered              
        bin transition_cov[9=>11]                         195          3          -    Covered              
        bin transition_cov[9=>10]                         190          3          -    Covered              
        bin transition_cov[9=>9]                          193          3          -    Covered              
        bin transition_cov[9=>8]                          211          3          -    Covered              
        bin transition_cov[9=>7]                          201          3          -    Covered              
        bin transition_cov[9=>6]                          217          3          -    Covered              
        bin transition_cov[9=>5]                          207          3          -    Covered              
        bin transition_cov[9=>4]                          202          3          -    Covered              
        bin transition_cov[9=>3]                          178          3          -    Covered              
        bin transition_cov[9=>2]                          218          3          -    Covered              
        bin transition_cov[9=>1]                          197          3          -    Covered              
        bin transition_cov[9=>0]                          197          3          -    Covered              
        bin transition_cov[8=>15]                         205          3          -    Covered              
        bin transition_cov[8=>14]                         214          3          -    Covered              
        bin transition_cov[8=>13]                         204          3          -    Covered              
        bin transition_cov[8=>12]                         184          3          -    Covered              
        bin transition_cov[8=>11]                         195          3          -    Covered              
        bin transition_cov[8=>10]                         207          3          -    Covered              
        bin transition_cov[8=>9]                          175          3          -    Covered              
        bin transition_cov[8=>8]                          212          3          -    Covered              
        bin transition_cov[8=>7]                          211          3          -    Covered              
        bin transition_cov[8=>6]                          190          3          -    Covered              
        bin transition_cov[8=>5]                          185          3          -    Covered              
        bin transition_cov[8=>4]                          196          3          -    Covered              
        bin transition_cov[8=>3]                          196          3          -    Covered              
        bin transition_cov[8=>2]                          193          3          -    Covered              
        bin transition_cov[8=>1]                          211          3          -    Covered              
        bin transition_cov[8=>0]                          183          3          -    Covered              
        bin transition_cov[7=>15]                         184          3          -    Covered              
        bin transition_cov[7=>14]                         191          3          -    Covered              
        bin transition_cov[7=>13]                         189          3          -    Covered              
        bin transition_cov[7=>12]                         208          3          -    Covered              
        bin transition_cov[7=>11]                         184          3          -    Covered              
        bin transition_cov[7=>10]                         201          3          -    Covered              
        bin transition_cov[7=>9]                          199          3          -    Covered              
        bin transition_cov[7=>8]                          197          3          -    Covered              
        bin transition_cov[7=>7]                          196          3          -    Covered              
        bin transition_cov[7=>6]                          184          3          -    Covered              
        bin transition_cov[7=>5]                          207          3          -    Covered              
        bin transition_cov[7=>4]                          206          3          -    Covered              
        bin transition_cov[7=>3]                          184          3          -    Covered              
        bin transition_cov[7=>2]                          172          3          -    Covered              
        bin transition_cov[7=>1]                          166          3          -    Covered              
        bin transition_cov[7=>0]                          184          3          -    Covered              
        bin transition_cov[6=>15]                         183          3          -    Covered              
        bin transition_cov[6=>14]                         193          3          -    Covered              
        bin transition_cov[6=>13]                         214          3          -    Covered              
        bin transition_cov[6=>12]                         197          3          -    Covered              
        bin transition_cov[6=>11]                         204          3          -    Covered              
        bin transition_cov[6=>10]                         222          3          -    Covered              
        bin transition_cov[6=>9]                          219          3          -    Covered              
        bin transition_cov[6=>8]                          207          3          -    Covered              
        bin transition_cov[6=>7]                          175          3          -    Covered              
        bin transition_cov[6=>6]                          221          3          -    Covered              
        bin transition_cov[6=>5]                          202          3          -    Covered              
        bin transition_cov[6=>4]                          205          3          -    Covered              
        bin transition_cov[6=>3]                          219          3          -    Covered              
        bin transition_cov[6=>2]                          190          3          -    Covered              
        bin transition_cov[6=>1]                          202          3          -    Covered              
        bin transition_cov[6=>0]                          183          3          -    Covered              
        bin transition_cov[5=>15]                         166          3          -    Covered              
        bin transition_cov[5=>14]                         219          3          -    Covered              
        bin transition_cov[5=>13]                         194          3          -    Covered              
        bin transition_cov[5=>12]                         201          3          -    Covered              
        bin transition_cov[5=>11]                         193          3          -    Covered              
        bin transition_cov[5=>10]                         199          3          -    Covered              
        bin transition_cov[5=>9]                          204          3          -    Covered              
        bin transition_cov[5=>8]                          200          3          -    Covered              
        bin transition_cov[5=>7]                          198          3          -    Covered              
        bin transition_cov[5=>6]                          194          3          -    Covered              
        bin transition_cov[5=>5]                          190          3          -    Covered              
        bin transition_cov[5=>4]                          172          3          -    Covered              
        bin transition_cov[5=>3]                          194          3          -    Covered              
        bin transition_cov[5=>2]                          193          3          -    Covered              
        bin transition_cov[5=>1]                          178          3          -    Covered              
        bin transition_cov[5=>0]                          206          3          -    Covered              
        bin transition_cov[4=>15]                         190          3          -    Covered              
        bin transition_cov[4=>14]                         206          3          -    Covered              
        bin transition_cov[4=>13]                         177          3          -    Covered              
        bin transition_cov[4=>12]                         203          3          -    Covered              
        bin transition_cov[4=>11]                         202          3          -    Covered              
        bin transition_cov[4=>10]                         189          3          -    Covered              
        bin transition_cov[4=>9]                          200          3          -    Covered              
        bin transition_cov[4=>8]                          186          3          -    Covered              
        bin transition_cov[4=>7]                          201          3          -    Covered              
        bin transition_cov[4=>6]                          198          3          -    Covered              
        bin transition_cov[4=>5]                          196          3          -    Covered              
        bin transition_cov[4=>4]                          185          3          -    Covered              
        bin transition_cov[4=>3]                          215          3          -    Covered              
        bin transition_cov[4=>2]                          188          3          -    Covered              
        bin transition_cov[4=>1]                          203          3          -    Covered              
        bin transition_cov[4=>0]                          179          3          -    Covered              
        bin transition_cov[3=>15]                         182          3          -    Covered              
        bin transition_cov[3=>14]                         180          3          -    Covered              
        bin transition_cov[3=>13]                         177          3          -    Covered              
        bin transition_cov[3=>12]                         214          3          -    Covered              
        bin transition_cov[3=>11]                         175          3          -    Covered              
        bin transition_cov[3=>10]                         224          3          -    Covered              
        bin transition_cov[3=>9]                          210          3          -    Covered              
        bin transition_cov[3=>8]                          199          3          -    Covered              
        bin transition_cov[3=>7]                          181          3          -    Covered              
        bin transition_cov[3=>6]                          198          3          -    Covered              
        bin transition_cov[3=>5]                          197          3          -    Covered              
        bin transition_cov[3=>4]                          202          3          -    Covered              
        bin transition_cov[3=>3]                          190          3          -    Covered              
        bin transition_cov[3=>2]                          185          3          -    Covered              
        bin transition_cov[3=>1]                          197          3          -    Covered              
        bin transition_cov[3=>0]                          181          3          -    Covered              
        bin transition_cov[2=>15]                         224          3          -    Covered              
        bin transition_cov[2=>14]                         174          3          -    Covered              
        bin transition_cov[2=>13]                         190          3          -    Covered              
        bin transition_cov[2=>12]                         202          3          -    Covered              
        bin transition_cov[2=>11]                         199          3          -    Covered              
        bin transition_cov[2=>10]                         207          3          -    Covered              
        bin transition_cov[2=>9]                          209          3          -    Covered              
        bin transition_cov[2=>8]                          174          3          -    Covered              
        bin transition_cov[2=>7]                          185          3          -    Covered              
        bin transition_cov[2=>6]                          199          3          -    Covered              
        bin transition_cov[2=>5]                          204          3          -    Covered              
        bin transition_cov[2=>4]                          178          3          -    Covered              
        bin transition_cov[2=>3]                          187          3          -    Covered              
        bin transition_cov[2=>2]                          208          3          -    Covered              
        bin transition_cov[2=>1]                          199          3          -    Covered              
        bin transition_cov[2=>0]                          184          3          -    Covered              
        bin transition_cov[1=>15]                         205          3          -    Covered              
        bin transition_cov[1=>14]                         180          3          -    Covered              
        bin transition_cov[1=>13]                         198          3          -    Covered              
        bin transition_cov[1=>12]                         189          3          -    Covered              
        bin transition_cov[1=>11]                         210          3          -    Covered              
        bin transition_cov[1=>10]                         198          3          -    Covered              
        bin transition_cov[1=>9]                          196          3          -    Covered              
        bin transition_cov[1=>8]                          200          3          -    Covered              
        bin transition_cov[1=>7]                          195          3          -    Covered              
        bin transition_cov[1=>6]                          195          3          -    Covered              
        bin transition_cov[1=>5]                          184          3          -    Covered              
        bin transition_cov[1=>4]                          197          3          -    Covered              
        bin transition_cov[1=>3]                          190          3          -    Covered              
        bin transition_cov[1=>2]                          222          3          -    Covered              
        bin transition_cov[1=>1]                          195          3          -    Covered              
        bin transition_cov[1=>0]                          188          3          -    Covered              
        bin transition_cov[0=>15]                         174          3          -    Covered              
        bin transition_cov[0=>14]                         178          3          -    Covered              
        bin transition_cov[0=>13]                         188          3          -    Covered              
        bin transition_cov[0=>12]                         201          3          -    Covered              
        bin transition_cov[0=>11]                         197          3          -    Covered              
        bin transition_cov[0=>10]                         189          3          -    Covered              
        bin transition_cov[0=>9]                          182          3          -    Covered              
        bin transition_cov[0=>8]                          207          3          -    Covered              
        bin transition_cov[0=>7]                          177          3          -    Covered              
        bin transition_cov[0=>6]                          212          3          -    Covered              
        bin transition_cov[0=>5]                          187          3          -    Covered              
        bin transition_cov[0=>4]                          195          3          -    Covered              
        bin transition_cov[0=>3]                          183          3          -    Covered              
        bin transition_cov[0=>2]                          201          3          -    Covered              
        bin transition_cov[0=>1]                          180          3          -    Covered              
        bin transition_cov[0=>0]                          146          3          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                               540        540          -                      
        missing/total bins:                                 0        540          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[A_EQL_B],high_hight,high_hight> 
                                                          145          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_hight> 
                                                          172          3          -    Covered              
            bin <auto[NAND],high_hight,high_hight>        147          3          -    Covered              
            bin <auto[NOR],high_hight,high_hight>         278          3          -    Covered              
            bin <auto[XOR],high_hight,high_hight>         163          3          -    Covered              
            bin <auto[OR],high_hight,high_hight>          161          3          -    Covered              
            bin <auto[AND],high_hight,high_hight>         138          3          -    Covered              
            bin <auto[RR],high_hight,high_hight>          127          3          -    Covered              
            bin <auto[RL],high_hight,high_hight>          174          3          -    Covered              
            bin <auto[LSR],high_hight,high_hight>         126          3          -    Covered              
            bin <auto[LSL],high_hight,high_hight>         145          3          -    Covered              
            bin <auto[DIV],high_hight,high_hight>         131          3          -    Covered              
            bin <auto[MUL],high_hight,high_hight>         168          3          -    Covered              
            bin <auto[SUB],high_hight,high_hight>         154          3          -    Covered              
            bin <auto[ADD],high_hight,high_hight>         147          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_hight> 
                                                          141          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_hight> 
                                                          110          3          -    Covered              
            bin <auto[NAND],high_med,high_hight>          132          3          -    Covered              
            bin <auto[NOR],high_med,high_hight>           275          3          -    Covered              
            bin <auto[XOR],high_med,high_hight>           147          3          -    Covered              
            bin <auto[OR],high_med,high_hight>            120          3          -    Covered              
            bin <auto[AND],high_med,high_hight>           131          3          -    Covered              
            bin <auto[RR],high_med,high_hight>            120          3          -    Covered              
            bin <auto[RL],high_med,high_hight>            124          3          -    Covered              
            bin <auto[LSR],high_med,high_hight>           117          3          -    Covered              
            bin <auto[LSL],high_med,high_hight>           132          3          -    Covered              
            bin <auto[DIV],high_med,high_hight>           136          3          -    Covered              
            bin <auto[MUL],high_med,high_hight>           136          3          -    Covered              
            bin <auto[SUB],high_med,high_hight>           125          3          -    Covered              
            bin <auto[ADD],high_med,high_hight>           128          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_hight> 
                                                          269          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_hight> 
                                                          238          3          -    Covered              
            bin <auto[NAND],high_low,high_hight>          251          3          -    Covered              
            bin <auto[NOR],high_low,high_hight>           550          3          -    Covered              
            bin <auto[XOR],high_low,high_hight>           294          3          -    Covered              
            bin <auto[OR],high_low,high_hight>            249          3          -    Covered              
            bin <auto[AND],high_low,high_hight>           268          3          -    Covered              
            bin <auto[RR],high_low,high_hight>            249          3          -    Covered              
            bin <auto[RL],high_low,high_hight>            250          3          -    Covered              
            bin <auto[LSR],high_low,high_hight>           248          3          -    Covered              
            bin <auto[LSL],high_low,high_hight>           255          3          -    Covered              
            bin <auto[DIV],high_low,high_hight>           283          3          -    Covered              
            bin <auto[MUL],high_low,high_hight>           257          3          -    Covered              
            bin <auto[SUB],high_low,high_hight>           246          3          -    Covered              
            bin <auto[ADD],high_low,high_hight>           256          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_hight> 
                                                          122          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_hight> 
                                                          126          3          -    Covered              
            bin <auto[NAND],med_high,high_hight>          130          3          -    Covered              
            bin <auto[NOR],med_high,high_hight>           262          3          -    Covered              
            bin <auto[XOR],med_high,high_hight>           144          3          -    Covered              
            bin <auto[OR],med_high,high_hight>            147          3          -    Covered              
            bin <auto[AND],med_high,high_hight>           145          3          -    Covered              
            bin <auto[RR],med_high,high_hight>            125          3          -    Covered              
            bin <auto[RL],med_high,high_hight>            117          3          -    Covered              
            bin <auto[LSR],med_high,high_hight>           116          3          -    Covered              
            bin <auto[LSL],med_high,high_hight>           125          3          -    Covered              
            bin <auto[DIV],med_high,high_hight>           131          3          -    Covered              
            bin <auto[MUL],med_high,high_hight>           138          3          -    Covered              
            bin <auto[SUB],med_high,high_hight>           117          3          -    Covered              
            bin <auto[ADD],med_high,high_hight>            91          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_hight>        116          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_hight> 
                                                          107          3          -    Covered              
            bin <auto[NAND],med_low,high_hight>            92          3          -    Covered              
            bin <auto[NOR],med_low,high_hight>            233          3          -    Covered              
            bin <auto[XOR],med_low,high_hight>             91          3          -    Covered              
            bin <auto[OR],med_low,high_hight>             123          3          -    Covered              
            bin <auto[AND],med_low,high_hight>            115          3          -    Covered              
            bin <auto[RR],med_low,high_hight>             105          3          -    Covered              
            bin <auto[RL],med_low,high_hight>             100          3          -    Covered              
            bin <auto[LSR],med_low,high_hight>            115          3          -    Covered              
            bin <auto[LSL],med_low,high_hight>             89          3          -    Covered              
            bin <auto[DIV],med_low,high_hight>            115          3          -    Covered              
            bin <auto[MUL],med_low,high_hight>             95          3          -    Covered              
            bin <auto[SUB],med_low,high_hight>            125          3          -    Covered              
            bin <auto[ADD],med_low,high_hight>            109          3          -    Covered              
            bin <auto[A_EQL_B],low,high_hight>             29          3          -    Covered              
            bin <auto[A_COMP_B],low,high_hight>            21          3          -    Covered              
            bin <auto[NAND],low,high_hight>                26          3          -    Covered              
            bin <auto[NOR],low,high_hight>                 45          3          -    Covered              
            bin <auto[XOR],low,high_hight>                 20          3          -    Covered              
            bin <auto[OR],low,high_hight>                  32          3          -    Covered              
            bin <auto[AND],low,high_hight>                 20          3          -    Covered              
            bin <auto[RR],low,high_hight>                  31          3          -    Covered              
            bin <auto[RL],low,high_hight>                  23          3          -    Covered              
            bin <auto[LSR],low,high_hight>                 22          3          -    Covered              
            bin <auto[LSL],low,high_hight>                 27          3          -    Covered              
            bin <auto[DIV],low,high_hight>                 23          3          -    Covered              
            bin <auto[MUL],low,high_hight>                 24          3          -    Covered              
            bin <auto[SUB],low,high_hight>                 20          3          -    Covered              
            bin <auto[ADD],low,high_hight>                 28          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,high_med> 
                                                          128          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_med> 
                                                          129          3          -    Covered              
            bin <auto[NAND],high_hight,high_med>          145          3          -    Covered              
            bin <auto[NOR],high_hight,high_med>           297          3          -    Covered              
            bin <auto[XOR],high_hight,high_med>           136          3          -    Covered              
            bin <auto[OR],high_hight,high_med>            143          3          -    Covered              
            bin <auto[AND],high_hight,high_med>           140          3          -    Covered              
            bin <auto[RR],high_hight,high_med>            141          3          -    Covered              
            bin <auto[RL],high_hight,high_med>            141          3          -    Covered              
            bin <auto[LSR],high_hight,high_med>           140          3          -    Covered              
            bin <auto[LSL],high_hight,high_med>           158          3          -    Covered              
            bin <auto[DIV],high_hight,high_med>           148          3          -    Covered              
            bin <auto[MUL],high_hight,high_med>           153          3          -    Covered              
            bin <auto[SUB],high_hight,high_med>           152          3          -    Covered              
            bin <auto[ADD],high_hight,high_med>           130          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_med>         135          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_med>        139          3          -    Covered              
            bin <auto[NAND],high_med,high_med>            114          3          -    Covered              
            bin <auto[NOR],high_med,high_med>             242          3          -    Covered              
            bin <auto[XOR],high_med,high_med>             130          3          -    Covered              
            bin <auto[OR],high_med,high_med>              127          3          -    Covered              
            bin <auto[AND],high_med,high_med>             133          3          -    Covered              
            bin <auto[RR],high_med,high_med>              129          3          -    Covered              
            bin <auto[RL],high_med,high_med>              139          3          -    Covered              
            bin <auto[LSR],high_med,high_med>             108          3          -    Covered              
            bin <auto[LSL],high_med,high_med>             133          3          -    Covered              
            bin <auto[DIV],high_med,high_med>             128          3          -    Covered              
            bin <auto[MUL],high_med,high_med>             129          3          -    Covered              
            bin <auto[SUB],high_med,high_med>             123          3          -    Covered              
            bin <auto[ADD],high_med,high_med>             126          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_med>         256          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_med>        255          3          -    Covered              
            bin <auto[NAND],high_low,high_med>            213          3          -    Covered              
            bin <auto[NOR],high_low,high_med>             494          3          -    Covered              
            bin <auto[XOR],high_low,high_med>             254          3          -    Covered              
            bin <auto[OR],high_low,high_med>              260          3          -    Covered              
            bin <auto[AND],high_low,high_med>             268          3          -    Covered              
            bin <auto[RR],high_low,high_med>              253          3          -    Covered              
            bin <auto[RL],high_low,high_med>              278          3          -    Covered              
            bin <auto[LSR],high_low,high_med>             246          3          -    Covered              
            bin <auto[LSL],high_low,high_med>             261          3          -    Covered              
            bin <auto[DIV],high_low,high_med>             254          3          -    Covered              
            bin <auto[MUL],high_low,high_med>             252          3          -    Covered              
            bin <auto[SUB],high_low,high_med>             239          3          -    Covered              
            bin <auto[ADD],high_low,high_med>             246          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_med>         119          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_med>        111          3          -    Covered              
            bin <auto[NAND],med_high,high_med>            122          3          -    Covered              
            bin <auto[NOR],med_high,high_med>             267          3          -    Covered              
            bin <auto[XOR],med_high,high_med>             119          3          -    Covered              
            bin <auto[OR],med_high,high_med>              130          3          -    Covered              
            bin <auto[AND],med_high,high_med>             128          3          -    Covered              
            bin <auto[RR],med_high,high_med>              108          3          -    Covered              
            bin <auto[RL],med_high,high_med>              131          3          -    Covered              
            bin <auto[LSR],med_high,high_med>             116          3          -    Covered              
            bin <auto[LSL],med_high,high_med>             113          3          -    Covered              
            bin <auto[DIV],med_high,high_med>             120          3          -    Covered              
            bin <auto[MUL],med_high,high_med>             148          3          -    Covered              
            bin <auto[SUB],med_high,high_med>             132          3          -    Covered              
            bin <auto[ADD],med_high,high_med>             131          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_med>          102          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_med>         104          3          -    Covered              
            bin <auto[NAND],med_low,high_med>              91          3          -    Covered              
            bin <auto[NOR],med_low,high_med>              216          3          -    Covered              
            bin <auto[XOR],med_low,high_med>               92          3          -    Covered              
            bin <auto[OR],med_low,high_med>                92          3          -    Covered              
            bin <auto[AND],med_low,high_med>               99          3          -    Covered              
            bin <auto[RR],med_low,high_med>                99          3          -    Covered              
            bin <auto[RL],med_low,high_med>               126          3          -    Covered              
            bin <auto[LSR],med_low,high_med>              101          3          -    Covered              
            bin <auto[LSL],med_low,high_med>              101          3          -    Covered              
            bin <auto[DIV],med_low,high_med>               92          3          -    Covered              
            bin <auto[MUL],med_low,high_med>              107          3          -    Covered              
            bin <auto[SUB],med_low,high_med>               97          3          -    Covered              
            bin <auto[ADD],med_low,high_med>              100          3          -    Covered              
            bin <auto[A_EQL_B],low,high_med>               19          3          -    Covered              
            bin <auto[A_COMP_B],low,high_med>              28          3          -    Covered              
            bin <auto[NAND],low,high_med>                  21          3          -    Covered              
            bin <auto[NOR],low,high_med>                   51          3          -    Covered              
            bin <auto[XOR],low,high_med>                   18          3          -    Covered              
            bin <auto[OR],low,high_med>                    20          3          -    Covered              
            bin <auto[AND],low,high_med>                   25          3          -    Covered              
            bin <auto[RR],low,high_med>                    32          3          -    Covered              
            bin <auto[RL],low,high_med>                    18          3          -    Covered              
            bin <auto[LSR],low,high_med>                   12          3          -    Covered              
            bin <auto[LSL],low,high_med>                   26          3          -    Covered              
            bin <auto[DIV],low,high_med>                   21          3          -    Covered              
            bin <auto[MUL],low,high_med>                   19          3          -    Covered              
            bin <auto[SUB],low,high_med>                   23          3          -    Covered              
            bin <auto[ADD],low,high_med>                   19          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,high_low> 
                                                          262          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,high_low> 
                                                          248          3          -    Covered              
            bin <auto[NAND],high_hight,high_low>          286          3          -    Covered              
            bin <auto[NOR],high_hight,high_low>           552          3          -    Covered              
            bin <auto[XOR],high_hight,high_low>           285          3          -    Covered              
            bin <auto[OR],high_hight,high_low>            278          3          -    Covered              
            bin <auto[AND],high_hight,high_low>           284          3          -    Covered              
            bin <auto[RR],high_hight,high_low>            255          3          -    Covered              
            bin <auto[RL],high_hight,high_low>            268          3          -    Covered              
            bin <auto[LSR],high_hight,high_low>           286          3          -    Covered              
            bin <auto[LSL],high_hight,high_low>           298          3          -    Covered              
            bin <auto[DIV],high_hight,high_low>           278          3          -    Covered              
            bin <auto[MUL],high_hight,high_low>           285          3          -    Covered              
            bin <auto[SUB],high_hight,high_low>           283          3          -    Covered              
            bin <auto[ADD],high_hight,high_low>           260          3          -    Covered              
            bin <auto[A_EQL_B],high_med,high_low>         253          3          -    Covered              
            bin <auto[A_COMP_B],high_med,high_low>        251          3          -    Covered              
            bin <auto[NAND],high_med,high_low>            242          3          -    Covered              
            bin <auto[NOR],high_med,high_low>             482          3          -    Covered              
            bin <auto[XOR],high_med,high_low>             270          3          -    Covered              
            bin <auto[OR],high_med,high_low>              247          3          -    Covered              
            bin <auto[AND],high_med,high_low>             263          3          -    Covered              
            bin <auto[RR],high_med,high_low>              240          3          -    Covered              
            bin <auto[RL],high_med,high_low>              260          3          -    Covered              
            bin <auto[LSR],high_med,high_low>             236          3          -    Covered              
            bin <auto[LSL],high_med,high_low>             270          3          -    Covered              
            bin <auto[DIV],high_med,high_low>             250          3          -    Covered              
            bin <auto[MUL],high_med,high_low>             262          3          -    Covered              
            bin <auto[SUB],high_med,high_low>             243          3          -    Covered              
            bin <auto[ADD],high_med,high_low>             233          3          -    Covered              
            bin <auto[A_EQL_B],high_low,high_low>         490          3          -    Covered              
            bin <auto[A_COMP_B],high_low,high_low>        497          3          -    Covered              
            bin <auto[NAND],high_low,high_low>            477          3          -    Covered              
            bin <auto[NOR],high_low,high_low>             979          3          -    Covered              
            bin <auto[XOR],high_low,high_low>             528          3          -    Covered              
            bin <auto[OR],high_low,high_low>              501          3          -    Covered              
            bin <auto[AND],high_low,high_low>             512          3          -    Covered              
            bin <auto[RR],high_low,high_low>              484          3          -    Covered              
            bin <auto[RL],high_low,high_low>              515          3          -    Covered              
            bin <auto[LSR],high_low,high_low>             499          3          -    Covered              
            bin <auto[LSL],high_low,high_low>             533          3          -    Covered              
            bin <auto[DIV],high_low,high_low>             492          3          -    Covered              
            bin <auto[MUL],high_low,high_low>             521          3          -    Covered              
            bin <auto[SUB],high_low,high_low>             495          3          -    Covered              
            bin <auto[ADD],high_low,high_low>             471          3          -    Covered              
            bin <auto[A_EQL_B],med_high,high_low>         238          3          -    Covered              
            bin <auto[A_COMP_B],med_high,high_low>        248          3          -    Covered              
            bin <auto[NAND],med_high,high_low>            237          3          -    Covered              
            bin <auto[NOR],med_high,high_low>             508          3          -    Covered              
            bin <auto[XOR],med_high,high_low>             260          3          -    Covered              
            bin <auto[OR],med_high,high_low>              241          3          -    Covered              
            bin <auto[AND],med_high,high_low>             243          3          -    Covered              
            bin <auto[RR],med_high,high_low>              226          3          -    Covered              
            bin <auto[RL],med_high,high_low>              262          3          -    Covered              
            bin <auto[LSR],med_high,high_low>             228          3          -    Covered              
            bin <auto[LSL],med_high,high_low>             239          3          -    Covered              
            bin <auto[DIV],med_high,high_low>             239          3          -    Covered              
            bin <auto[MUL],med_high,high_low>             273          3          -    Covered              
            bin <auto[SUB],med_high,high_low>             272          3          -    Covered              
            bin <auto[ADD],med_high,high_low>             239          3          -    Covered              
            bin <auto[A_EQL_B],med_low,high_low>          210          3          -    Covered              
            bin <auto[A_COMP_B],med_low,high_low>         202          3          -    Covered              
            bin <auto[NAND],med_low,high_low>             197          3          -    Covered              
            bin <auto[NOR],med_low,high_low>              429          3          -    Covered              
            bin <auto[XOR],med_low,high_low>              194          3          -    Covered              
            bin <auto[OR],med_low,high_low>               205          3          -    Covered              
            bin <auto[AND],med_low,high_low>              201          3          -    Covered              
            bin <auto[RR],med_low,high_low>               208          3          -    Covered              
            bin <auto[RL],med_low,high_low>               218          3          -    Covered              
            bin <auto[LSR],med_low,high_low>              228          3          -    Covered              
            bin <auto[LSL],med_low,high_low>              193          3          -    Covered              
            bin <auto[DIV],med_low,high_low>              189          3          -    Covered              
            bin <auto[MUL],med_low,high_low>              199          3          -    Covered              
            bin <auto[SUB],med_low,high_low>              191          3          -    Covered              
            bin <auto[ADD],med_low,high_low>              209          3          -    Covered              
            bin <auto[A_EQL_B],low,high_low>               41          3          -    Covered              
            bin <auto[A_COMP_B],low,high_low>              46          3          -    Covered              
            bin <auto[NAND],low,high_low>                  35          3          -    Covered              
            bin <auto[NOR],low,high_low>                  101          3          -    Covered              
            bin <auto[XOR],low,high_low>                   41          3          -    Covered              
            bin <auto[OR],low,high_low>                    42          3          -    Covered              
            bin <auto[AND],low,high_low>                   40          3          -    Covered              
            bin <auto[RR],low,high_low>                    47          3          -    Covered              
            bin <auto[RL],low,high_low>                    45          3          -    Covered              
            bin <auto[LSR],low,high_low>                   41          3          -    Covered              
            bin <auto[LSL],low,high_low>                   45          3          -    Covered              
            bin <auto[DIV],low,high_low>                   50          3          -    Covered              
            bin <auto[MUL],low,high_low>                   48          3          -    Covered              
            bin <auto[SUB],low,high_low>                   38          3          -    Covered              
            bin <auto[ADD],low,high_low>                   47          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,med_high> 
                                                          123          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,med_high> 
                                                          112          3          -    Covered              
            bin <auto[NAND],high_hight,med_high>          158          3          -    Covered              
            bin <auto[NOR],high_hight,med_high>           244          3          -    Covered              
            bin <auto[XOR],high_hight,med_high>           143          3          -    Covered              
            bin <auto[OR],high_hight,med_high>            129          3          -    Covered              
            bin <auto[AND],high_hight,med_high>           135          3          -    Covered              
            bin <auto[RR],high_hight,med_high>            133          3          -    Covered              
            bin <auto[RL],high_hight,med_high>            146          3          -    Covered              
            bin <auto[LSR],high_hight,med_high>           146          3          -    Covered              
            bin <auto[LSL],high_hight,med_high>           113          3          -    Covered              
            bin <auto[DIV],high_hight,med_high>           112          3          -    Covered              
            bin <auto[MUL],high_hight,med_high>           124          3          -    Covered              
            bin <auto[SUB],high_hight,med_high>           116          3          -    Covered              
            bin <auto[ADD],high_hight,med_high>           111          3          -    Covered              
            bin <auto[A_EQL_B],high_med,med_high>         124          3          -    Covered              
            bin <auto[A_COMP_B],high_med,med_high>        118          3          -    Covered              
            bin <auto[NAND],high_med,med_high>             98          3          -    Covered              
            bin <auto[NOR],high_med,med_high>             266          3          -    Covered              
            bin <auto[XOR],high_med,med_high>             138          3          -    Covered              
            bin <auto[OR],high_med,med_high>              132          3          -    Covered              
            bin <auto[AND],high_med,med_high>             138          3          -    Covered              
            bin <auto[RR],high_med,med_high>              137          3          -    Covered              
            bin <auto[RL],high_med,med_high>              116          3          -    Covered              
            bin <auto[LSR],high_med,med_high>             125          3          -    Covered              
            bin <auto[LSL],high_med,med_high>             131          3          -    Covered              
            bin <auto[DIV],high_med,med_high>             125          3          -    Covered              
            bin <auto[MUL],high_med,med_high>             109          3          -    Covered              
            bin <auto[SUB],high_med,med_high>             128          3          -    Covered              
            bin <auto[ADD],high_med,med_high>             139          3          -    Covered              
            bin <auto[A_EQL_B],high_low,med_high>         257          3          -    Covered              
            bin <auto[A_COMP_B],high_low,med_high>        230          3          -    Covered              
            bin <auto[NAND],high_low,med_high>            209          3          -    Covered              
            bin <auto[NOR],high_low,med_high>             519          3          -    Covered              
            bin <auto[XOR],high_low,med_high>             244          3          -    Covered              
            bin <auto[OR],high_low,med_high>              261          3          -    Covered              
            bin <auto[AND],high_low,med_high>             261          3          -    Covered              
            bin <auto[RR],high_low,med_high>              250          3          -    Covered              
            bin <auto[RL],high_low,med_high>              238          3          -    Covered              
            bin <auto[LSR],high_low,med_high>             246          3          -    Covered              
            bin <auto[LSL],high_low,med_high>             254          3          -    Covered              
            bin <auto[DIV],high_low,med_high>             227          3          -    Covered              
            bin <auto[MUL],high_low,med_high>             229          3          -    Covered              
            bin <auto[SUB],high_low,med_high>             251          3          -    Covered              
            bin <auto[ADD],high_low,med_high>             244          3          -    Covered              
            bin <auto[A_EQL_B],med_high,med_high>         127          3          -    Covered              
            bin <auto[A_COMP_B],med_high,med_high>        116          3          -    Covered              
            bin <auto[NAND],med_high,med_high>            118          3          -    Covered              
            bin <auto[NOR],med_high,med_high>             227          3          -    Covered              
            bin <auto[XOR],med_high,med_high>             116          3          -    Covered              
            bin <auto[OR],med_high,med_high>              111          3          -    Covered              
            bin <auto[AND],med_high,med_high>             119          3          -    Covered              
            bin <auto[RR],med_high,med_high>              113          3          -    Covered              
            bin <auto[RL],med_high,med_high>              110          3          -    Covered              
            bin <auto[LSR],med_high,med_high>             122          3          -    Covered              
            bin <auto[LSL],med_high,med_high>             132          3          -    Covered              
            bin <auto[DIV],med_high,med_high>             121          3          -    Covered              
            bin <auto[MUL],med_high,med_high>             109          3          -    Covered              
            bin <auto[SUB],med_high,med_high>             133          3          -    Covered              
            bin <auto[ADD],med_high,med_high>             111          3          -    Covered              
            bin <auto[A_EQL_B],med_low,med_high>          105          3          -    Covered              
            bin <auto[A_COMP_B],med_low,med_high>         102          3          -    Covered              
            bin <auto[NAND],med_low,med_high>             108          3          -    Covered              
            bin <auto[NOR],med_low,med_high>              197          3          -    Covered              
            bin <auto[XOR],med_low,med_high>               94          3          -    Covered              
            bin <auto[OR],med_low,med_high>                98          3          -    Covered              
            bin <auto[AND],med_low,med_high>               78          3          -    Covered              
            bin <auto[RR],med_low,med_high>               102          3          -    Covered              
            bin <auto[RL],med_low,med_high>                98          3          -    Covered              
            bin <auto[LSR],med_low,med_high>              103          3          -    Covered              
            bin <auto[LSL],med_low,med_high>               84          3          -    Covered              
            bin <auto[DIV],med_low,med_high>              113          3          -    Covered              
            bin <auto[MUL],med_low,med_high>              107          3          -    Covered              
            bin <auto[SUB],med_low,med_high>               95          3          -    Covered              
            bin <auto[ADD],med_low,med_high>               83          3          -    Covered              
            bin <auto[A_EQL_B],low,med_high>               23          3          -    Covered              
            bin <auto[A_COMP_B],low,med_high>              30          3          -    Covered              
            bin <auto[NAND],low,med_high>                  25          3          -    Covered              
            bin <auto[NOR],low,med_high>                   49          3          -    Covered              
            bin <auto[XOR],low,med_high>                   30          3          -    Covered              
            bin <auto[OR],low,med_high>                    15          3          -    Covered              
            bin <auto[AND],low,med_high>                   26          3          -    Covered              
            bin <auto[RR],low,med_high>                    24          3          -    Covered              
            bin <auto[RL],low,med_high>                    23          3          -    Covered              
            bin <auto[LSR],low,med_high>                   18          3          -    Covered              
            bin <auto[LSL],low,med_high>                   27          3          -    Covered              
            bin <auto[DIV],low,med_high>                   18          3          -    Covered              
            bin <auto[MUL],low,med_high>                   26          3          -    Covered              
            bin <auto[SUB],low,med_high>                   21          3          -    Covered              
            bin <auto[ADD],low,med_high>                   28          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,med_low>        110          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,med_low> 
                                                           92          3          -    Covered              
            bin <auto[NAND],high_hight,med_low>           101          3          -    Covered              
            bin <auto[NOR],high_hight,med_low>            221          3          -    Covered              
            bin <auto[XOR],high_hight,med_low>            122          3          -    Covered              
            bin <auto[OR],high_hight,med_low>             119          3          -    Covered              
            bin <auto[AND],high_hight,med_low>            131          3          -    Covered              
            bin <auto[RR],high_hight,med_low>             113          3          -    Covered              
            bin <auto[RL],high_hight,med_low>             124          3          -    Covered              
            bin <auto[LSR],high_hight,med_low>            108          3          -    Covered              
            bin <auto[LSL],high_hight,med_low>            100          3          -    Covered              
            bin <auto[DIV],high_hight,med_low>            125          3          -    Covered              
            bin <auto[MUL],high_hight,med_low>             97          3          -    Covered              
            bin <auto[SUB],high_hight,med_low>            130          3          -    Covered              
            bin <auto[ADD],high_hight,med_low>            104          3          -    Covered              
            bin <auto[A_EQL_B],high_med,med_low>          112          3          -    Covered              
            bin <auto[A_COMP_B],high_med,med_low>          98          3          -    Covered              
            bin <auto[NAND],high_med,med_low>              98          3          -    Covered              
            bin <auto[NOR],high_med,med_low>              193          3          -    Covered              
            bin <auto[XOR],high_med,med_low>              111          3          -    Covered              
            bin <auto[OR],high_med,med_low>                99          3          -    Covered              
            bin <auto[AND],high_med,med_low>              106          3          -    Covered              
            bin <auto[RR],high_med,med_low>               104          3          -    Covered              
            bin <auto[RL],high_med,med_low>               111          3          -    Covered              
            bin <auto[LSR],high_med,med_low>              102          3          -    Covered              
            bin <auto[LSL],high_med,med_low>               95          3          -    Covered              
            bin <auto[DIV],high_med,med_low>               91          3          -    Covered              
            bin <auto[MUL],high_med,med_low>               99          3          -    Covered              
            bin <auto[SUB],high_med,med_low>              101          3          -    Covered              
            bin <auto[ADD],high_med,med_low>              108          3          -    Covered              
            bin <auto[A_EQL_B],high_low,med_low>          194          3          -    Covered              
            bin <auto[A_COMP_B],high_low,med_low>         197          3          -    Covered              
            bin <auto[NAND],high_low,med_low>             204          3          -    Covered              
            bin <auto[NOR],high_low,med_low>              386          3          -    Covered              
            bin <auto[XOR],high_low,med_low>              217          3          -    Covered              
            bin <auto[OR],high_low,med_low>               206          3          -    Covered              
            bin <auto[AND],high_low,med_low>              192          3          -    Covered              
            bin <auto[RR],high_low,med_low>               197          3          -    Covered              
            bin <auto[RL],high_low,med_low>               225          3          -    Covered              
            bin <auto[LSR],high_low,med_low>              206          3          -    Covered              
            bin <auto[LSL],high_low,med_low>              210          3          -    Covered              
            bin <auto[DIV],high_low,med_low>              186          3          -    Covered              
            bin <auto[MUL],high_low,med_low>              189          3          -    Covered              
            bin <auto[SUB],high_low,med_low>              214          3          -    Covered              
            bin <auto[ADD],high_low,med_low>              215          3          -    Covered              
            bin <auto[A_EQL_B],med_high,med_low>           84          3          -    Covered              
            bin <auto[A_COMP_B],med_high,med_low>         120          3          -    Covered              
            bin <auto[NAND],med_high,med_low>              82          3          -    Covered              
            bin <auto[NOR],med_high,med_low>              219          3          -    Covered              
            bin <auto[XOR],med_high,med_low>               93          3          -    Covered              
            bin <auto[OR],med_high,med_low>                98          3          -    Covered              
            bin <auto[AND],med_high,med_low>               90          3          -    Covered              
            bin <auto[RR],med_high,med_low>                97          3          -    Covered              
            bin <auto[RL],med_high,med_low>               110          3          -    Covered              
            bin <auto[LSR],med_high,med_low>               95          3          -    Covered              
            bin <auto[LSL],med_high,med_low>              108          3          -    Covered              
            bin <auto[DIV],med_high,med_low>               88          3          -    Covered              
            bin <auto[MUL],med_high,med_low>              111          3          -    Covered              
            bin <auto[SUB],med_high,med_low>               93          3          -    Covered              
            bin <auto[ADD],med_high,med_low>               84          3          -    Covered              
            bin <auto[A_EQL_B],med_low,med_low>            86          3          -    Covered              
            bin <auto[A_COMP_B],med_low,med_low>           75          3          -    Covered              
            bin <auto[NAND],med_low,med_low>               78          3          -    Covered              
            bin <auto[NOR],med_low,med_low>               180          3          -    Covered              
            bin <auto[XOR],med_low,med_low>                93          3          -    Covered              
            bin <auto[OR],med_low,med_low>                 85          3          -    Covered              
            bin <auto[AND],med_low,med_low>                86          3          -    Covered              
            bin <auto[RR],med_low,med_low>                 82          3          -    Covered              
            bin <auto[RL],med_low,med_low>                 89          3          -    Covered              
            bin <auto[LSR],med_low,med_low>                82          3          -    Covered              
            bin <auto[LSL],med_low,med_low>                73          3          -    Covered              
            bin <auto[DIV],med_low,med_low>                76          3          -    Covered              
            bin <auto[MUL],med_low,med_low>                80          3          -    Covered              
            bin <auto[SUB],med_low,med_low>                89          3          -    Covered              
            bin <auto[ADD],med_low,med_low>                68          3          -    Covered              
            bin <auto[A_EQL_B],low,med_low>                23          3          -    Covered              
            bin <auto[A_COMP_B],low,med_low>               18          3          -    Covered              
            bin <auto[NAND],low,med_low>                   21          3          -    Covered              
            bin <auto[NOR],low,med_low>                    39          3          -    Covered              
            bin <auto[XOR],low,med_low>                    25          3          -    Covered              
            bin <auto[OR],low,med_low>                     23          3          -    Covered              
            bin <auto[AND],low,med_low>                    22          3          -    Covered              
            bin <auto[RR],low,med_low>                     13          3          -    Covered              
            bin <auto[RL],low,med_low>                     21          3          -    Covered              
            bin <auto[LSR],low,med_low>                    20          3          -    Covered              
            bin <auto[LSL],low,med_low>                    25          3          -    Covered              
            bin <auto[DIV],low,med_low>                    21          3          -    Covered              
            bin <auto[MUL],low,med_low>                    17          3          -    Covered              
            bin <auto[SUB],low,med_low>                    26          3          -    Covered              
            bin <auto[ADD],low,med_low>                    22          3          -    Covered              
            bin <auto[A_EQL_B],high_hight,low>             23          3          -    Covered              
            bin <auto[A_COMP_B],high_hight,low>            26          3          -    Covered              
            bin <auto[NAND],high_hight,low>                20          3          -    Covered              
            bin <auto[NOR],high_hight,low>                 48          3          -    Covered              
            bin <auto[XOR],high_hight,low>                 25          3          -    Covered              
            bin <auto[OR],high_hight,low>                  27          3          -    Covered              
            bin <auto[AND],high_hight,low>                 36          3          -    Covered              
            bin <auto[RR],high_hight,low>                  32          3          -    Covered              
            bin <auto[RL],high_hight,low>                  25          3          -    Covered              
            bin <auto[LSR],high_hight,low>                 28          3          -    Covered              
            bin <auto[LSL],high_hight,low>                 28          3          -    Covered              
            bin <auto[DIV],high_hight,low>                 26          3          -    Covered              
            bin <auto[MUL],high_hight,low>                 30          3          -    Covered              
            bin <auto[SUB],high_hight,low>                 25          3          -    Covered              
            bin <auto[ADD],high_hight,low>                 35          3          -    Covered              
            bin <auto[A_EQL_B],high_med,low>               18          3          -    Covered              
            bin <auto[A_COMP_B],high_med,low>              34          3          -    Covered              
            bin <auto[NAND],high_med,low>                  31          3          -    Covered              
            bin <auto[NOR],high_med,low>                   54          3          -    Covered              
            bin <auto[XOR],high_med,low>                   27          3          -    Covered              
            bin <auto[OR],high_med,low>                    18          3          -    Covered              
            bin <auto[AND],high_med,low>                   19          3          -    Covered              
            bin <auto[RR],high_med,low>                    26          3          -    Covered              
            bin <auto[RL],high_med,low>                    27          3          -    Covered              
            bin <auto[LSR],high_med,low>                   24          3          -    Covered              
            bin <auto[LSL],high_med,low>                   19          3          -    Covered              
            bin <auto[DIV],high_med,low>                   25          3          -    Covered              
            bin <auto[MUL],high_med,low>                   11          3          -    Covered              
            bin <auto[SUB],high_med,low>                   23          3          -    Covered              
            bin <auto[ADD],high_med,low>                   27          3          -    Covered              
            bin <auto[A_EQL_B],high_low,low>               35          3          -    Covered              
            bin <auto[A_COMP_B],high_low,low>              51          3          -    Covered              
            bin <auto[NAND],high_low,low>                  53          3          -    Covered              
            bin <auto[NOR],high_low,low>                   98          3          -    Covered              
            bin <auto[XOR],high_low,low>                   47          3          -    Covered              
            bin <auto[OR],high_low,low>                    39          3          -    Covered              
            bin <auto[AND],high_low,low>                   43          3          -    Covered              
            bin <auto[RR],high_low,low>                    49          3          -    Covered              
            bin <auto[RL],high_low,low>                    51          3          -    Covered              
            bin <auto[LSR],high_low,low>                   45          3          -    Covered              
            bin <auto[LSL],high_low,low>                   44          3          -    Covered              
            bin <auto[DIV],high_low,low>                   47          3          -    Covered              
            bin <auto[MUL],high_low,low>                   30          3          -    Covered              
            bin <auto[SUB],high_low,low>                   40          3          -    Covered              
            bin <auto[ADD],high_low,low>                   53          3          -    Covered              
            bin <auto[A_EQL_B],med_high,low>               29          3          -    Covered              
            bin <auto[A_COMP_B],med_high,low>              22          3          -    Covered              
            bin <auto[NAND],med_high,low>                  22          3          -    Covered              
            bin <auto[NOR],med_high,low>                   41          3          -    Covered              
            bin <auto[XOR],med_high,low>                   21          3          -    Covered              
            bin <auto[OR],med_high,low>                    23          3          -    Covered              
            bin <auto[AND],med_high,low>                   31          3          -    Covered              
            bin <auto[RR],med_high,low>                    27          3          -    Covered              
            bin <auto[RL],med_high,low>                    28          3          -    Covered              
            bin <auto[LSR],med_high,low>                   22          3          -    Covered              
            bin <auto[LSL],med_high,low>                   22          3          -    Covered              
            bin <auto[DIV],med_high,low>                   33          3          -    Covered              
            bin <auto[MUL],med_high,low>                   25          3          -    Covered              
            bin <auto[SUB],med_high,low>                   22          3          -    Covered              
            bin <auto[ADD],med_high,low>                   21          3          -    Covered              
            bin <auto[A_EQL_B],med_low,low>                19          3          -    Covered              
            bin <auto[A_COMP_B],med_low,low>               27          3          -    Covered              
            bin <auto[NAND],med_low,low>                   23          3          -    Covered              
            bin <auto[NOR],med_low,low>                    50          3          -    Covered              
            bin <auto[XOR],med_low,low>                    21          3          -    Covered              
            bin <auto[OR],med_low,low>                     23          3          -    Covered              
            bin <auto[AND],med_low,low>                    24          3          -    Covered              
            bin <auto[RR],med_low,low>                     14          3          -    Covered              
            bin <auto[RL],med_low,low>                     23          3          -    Covered              
            bin <auto[LSR],med_low,low>                    17          3          -    Covered              
            bin <auto[LSL],med_low,low>                    17          3          -    Covered              
            bin <auto[DIV],med_low,low>                    18          3          -    Covered              
            bin <auto[MUL],med_low,low>                    15          3          -    Covered              
            bin <auto[SUB],med_low,low>                    20          3          -    Covered              
            bin <auto[ADD],med_low,low>                    25          3          -    Covered              
            bin <auto[A_EQL_B],low,low>                     6          3          -    Covered              
            bin <auto[A_COMP_B],low,low>                    7          3          -    Covered              
            bin <auto[NAND],low,low>                        5          3          -    Covered              
            bin <auto[NOR],low,low>                        17          3          -    Covered              
            bin <auto[XOR],low,low>                         7          3          -    Covered              
            bin <auto[OR],low,low>                          8          3          -    Covered              
            bin <auto[AND],low,low>                         5          3          -    Covered              
            bin <auto[RR],low,low>                          6          3          -    Covered              
            bin <auto[RL],low,low>                          8          3          -    Covered              
            bin <auto[LSR],low,low>                         5          3          -    Covered              
            bin <auto[LSL],low,low>                         5          3          -    Covered              
            bin <auto[DIV],low,low>                         6          3          -    Covered              
            bin <auto[MUL],low,low>                         3          3          -    Covered              
            bin <auto[SUB],low,low>                         6          3          -    Covered              
            bin <auto[ADD],low,low>                         3          3          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_min_max_value 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_alu_a_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       178          1          -    Covered              
        bin value_255                                     193          1          -    Covered              
    Coverpoint coverage_point_alu_b_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       203          1          -    Covered              
        bin value_255                                     176          1          -    Covered              
 Covergroup instance \/lab4_pkg::coverage::coverage__1::cg_min_max_value  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_point_alu_a_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       178          1          -    Covered              
        bin value_255                                     193          1          -    Covered              
    Coverpoint coverage_point_alu_b_min_max           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value_0                                       203          1          -    Covered              
        bin value_255                                     176          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/transition_cg    100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/lab4_pkg::coverage::coverage__1::transition_cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint coverage_transition                    100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_cov[15=>15]                        191          1          -    Covered              
        bin transition_cov[15=>14]                        191          1          -    Covered              
        bin transition_cov[15=>13]                        208          1          -    Covered              
        bin transition_cov[15=>12]                        193          1          -    Covered              
        bin transition_cov[15=>11]                        177          1          -    Covered              
        bin transition_cov[15=>10]                        194          1          -    Covered              
        bin transition_cov[15=>9]                         188          1          -    Covered              
        bin transition_cov[15=>8]                         178          1          -    Covered              
        bin transition_cov[15=>7]                         202          1          -    Covered              
        bin transition_cov[15=>6]                         207          1          -    Covered              
        bin transition_cov[15=>5]                         189          1          -    Covered              
        bin transition_cov[15=>4]                         201          1          -    Covered              
        bin transition_cov[15=>3]                         192          1          -    Covered              
        bin transition_cov[15=>2]                         221          1          -    Covered              
        bin transition_cov[15=>1]                         212          1          -    Covered              
        bin transition_cov[15=>0]                         161          1          -    Covered              
        bin transition_cov[14=>15]                        201          1          -    Covered              
        bin transition_cov[14=>14]                        164          1          -    Covered              
        bin transition_cov[14=>13]                        196          1          -    Covered              
        bin transition_cov[14=>12]                        206          1          -    Covered              
        bin transition_cov[14=>11]                        207          1          -    Covered              
        bin transition_cov[14=>10]                        191          1          -    Covered              
        bin transition_cov[14=>9]                         214          1          -    Covered              
        bin transition_cov[14=>8]                         203          1          -    Covered              
        bin transition_cov[14=>7]                         165          1          -    Covered              
        bin transition_cov[14=>6]                         198          1          -    Covered              
        bin transition_cov[14=>5]                         189          1          -    Covered              
        bin transition_cov[14=>4]                         180          1          -    Covered              
        bin transition_cov[14=>3]                         188          1          -    Covered              
        bin transition_cov[14=>2]                         187          1          -    Covered              
        bin transition_cov[14=>1]                         159          1          -    Covered              
        bin transition_cov[14=>0]                         205          1          -    Covered              
        bin transition_cov[13=>15]                        198          1          -    Covered              
        bin transition_cov[13=>14]                        178          1          -    Covered              
        bin transition_cov[13=>13]                        197          1          -    Covered              
        bin transition_cov[13=>12]                        214          1          -    Covered              
        bin transition_cov[13=>11]                        196          1          -    Covered              
        bin transition_cov[13=>10]                        197          1          -    Covered              
        bin transition_cov[13=>9]                         165          1          -    Covered              
        bin transition_cov[13=>8]                         194          1          -    Covered              
        bin transition_cov[13=>7]                         183          1          -    Covered              
        bin transition_cov[13=>6]                         196          1          -    Covered              
        bin transition_cov[13=>5]                         177          1          -    Covered              
        bin transition_cov[13=>4]                         208          1          -    Covered              
        bin transition_cov[13=>3]                         189          1          -    Covered              
        bin transition_cov[13=>2]                         187          1          -    Covered              
        bin transition_cov[13=>1]                         200          1          -    Covered              
        bin transition_cov[13=>0]                         186          1          -    Covered              
        bin transition_cov[12=>15]                        167          1          -    Covered              
        bin transition_cov[12=>14]                        212          1          -    Covered              
        bin transition_cov[12=>13]                        176          1          -    Covered              
        bin transition_cov[12=>12]                        209          1          -    Covered              
        bin transition_cov[12=>11]                        188          1          -    Covered              
        bin transition_cov[12=>10]                        230          1          -    Covered              
        bin transition_cov[12=>9]                         212          1          -    Covered              
        bin transition_cov[12=>8]                         188          1          -    Covered              
        bin transition_cov[12=>7]                         218          1          -    Covered              
        bin transition_cov[12=>6]                         215          1          -    Covered              
        bin transition_cov[12=>5]                         205          1          -    Covered              
        bin transition_cov[12=>4]                         222          1          -    Covered              
        bin transition_cov[12=>3]                         193          1          -    Covered              
        bin transition_cov[12=>2]                         176          1          -    Covered              
        bin transition_cov[12=>1]                         187          1          -    Covered              
        bin transition_cov[12=>0]                         195          1          -    Covered              
        bin transition_cov[11=>15]                        223          1          -    Covered              
        bin transition_cov[11=>14]                        186          1          -    Covered              
        bin transition_cov[11=>13]                        202          1          -    Covered              
        bin transition_cov[11=>12]                        198          1          -    Covered              
        bin transition_cov[11=>11]                        209          1          -    Covered              
        bin transition_cov[11=>10]                        190          1          -    Covered              
        bin transition_cov[11=>9]                         210          1          -    Covered              
        bin transition_cov[11=>8]                         208          1          -    Covered              
        bin transition_cov[11=>7]                         182          1          -    Covered              
        bin transition_cov[11=>6]                         184          1          -    Covered              
        bin transition_cov[11=>5]                         173          1          -    Covered              
        bin transition_cov[11=>4]                         171          1          -    Covered              
        bin transition_cov[11=>3]                         196          1          -    Covered              
        bin transition_cov[11=>2]                         179          1          -    Covered              
        bin transition_cov[11=>1]                         223          1          -    Covered              
        bin transition_cov[11=>0]                         204          1          -    Covered              
        bin transition_cov[10=>15]                        207          1          -    Covered              
        bin transition_cov[10=>14]                        176          1          -    Covered              
        bin transition_cov[10=>13]                        182          1          -    Covered              
        bin transition_cov[10=>12]                        196          1          -    Covered              
        bin transition_cov[10=>11]                        207          1          -    Covered              
        bin transition_cov[10=>10]                        212          1          -    Covered              
        bin transition_cov[10=>9]                         197          1          -    Covered              
        bin transition_cov[10=>8]                         196          1          -    Covered              
        bin transition_cov[10=>7]                         182          1          -    Covered              
        bin transition_cov[10=>6]                         229          1          -    Covered              
        bin transition_cov[10=>5]                         209          1          -    Covered              
        bin transition_cov[10=>4]                         198          1          -    Covered              
        bin transition_cov[10=>3]                         198          1          -    Covered              
        bin transition_cov[10=>2]                         203          1          -    Covered              
        bin transition_cov[10=>1]                         233          1          -    Covered              
        bin transition_cov[10=>0]                         215          1          -    Covered              
        bin transition_cov[9=>15]                         205          1          -    Covered              
        bin transition_cov[9=>14]                         211          1          -    Covered              
        bin transition_cov[9=>13]                         173          1          -    Covered              
        bin transition_cov[9=>12]                         178          1          -    Covered              
        bin transition_cov[9=>11]                         195          1          -    Covered              
        bin transition_cov[9=>10]                         190          1          -    Covered              
        bin transition_cov[9=>9]                          193          1          -    Covered              
        bin transition_cov[9=>8]                          211          1          -    Covered              
        bin transition_cov[9=>7]                          201          1          -    Covered              
        bin transition_cov[9=>6]                          217          1          -    Covered              
        bin transition_cov[9=>5]                          207          1          -    Covered              
        bin transition_cov[9=>4]                          202          1          -    Covered              
        bin transition_cov[9=>3]                          178          1          -    Covered              
        bin transition_cov[9=>2]                          218          1          -    Covered              
        bin transition_cov[9=>1]                          197          1          -    Covered              
        bin transition_cov[9=>0]                          197          1          -    Covered              
        bin transition_cov[8=>15]                         205          1          -    Covered              
        bin transition_cov[8=>14]                         214          1          -    Covered              
        bin transition_cov[8=>13]                         204          1          -    Covered              
        bin transition_cov[8=>12]                         184          1          -    Covered              
        bin transition_cov[8=>11]                         195          1          -    Covered              
        bin transition_cov[8=>10]                         207          1          -    Covered              
        bin transition_cov[8=>9]                          175          1          -    Covered              
        bin transition_cov[8=>8]                          212          1          -    Covered              
        bin transition_cov[8=>7]                          211          1          -    Covered              
        bin transition_cov[8=>6]                          190          1          -    Covered              
        bin transition_cov[8=>5]                          185          1          -    Covered              
        bin transition_cov[8=>4]                          196          1          -    Covered              
        bin transition_cov[8=>3]                          196          1          -    Covered              
        bin transition_cov[8=>2]                          193          1          -    Covered              
        bin transition_cov[8=>1]                          211          1          -    Covered              
        bin transition_cov[8=>0]                          183          1          -    Covered              
        bin transition_cov[7=>15]                         184          1          -    Covered              
        bin transition_cov[7=>14]                         191          1          -    Covered              
        bin transition_cov[7=>13]                         189          1          -    Covered              
        bin transition_cov[7=>12]                         208          1          -    Covered              
        bin transition_cov[7=>11]                         184          1          -    Covered              
        bin transition_cov[7=>10]                         201          1          -    Covered              
        bin transition_cov[7=>9]                          199          1          -    Covered              
        bin transition_cov[7=>8]                          197          1          -    Covered              
        bin transition_cov[7=>7]                          196          1          -    Covered              
        bin transition_cov[7=>6]                          184          1          -    Covered              
        bin transition_cov[7=>5]                          207          1          -    Covered              
        bin transition_cov[7=>4]                          206          1          -    Covered              
        bin transition_cov[7=>3]                          184          1          -    Covered              
        bin transition_cov[7=>2]                          172          1          -    Covered              
        bin transition_cov[7=>1]                          166          1          -    Covered              
        bin transition_cov[7=>0]                          184          1          -    Covered              
        bin transition_cov[6=>15]                         183          1          -    Covered              
        bin transition_cov[6=>14]                         193          1          -    Covered              
        bin transition_cov[6=>13]                         214          1          -    Covered              
        bin transition_cov[6=>12]                         197          1          -    Covered              
        bin transition_cov[6=>11]                         204          1          -    Covered              
        bin transition_cov[6=>10]                         222          1          -    Covered              
        bin transition_cov[6=>9]                          219          1          -    Covered              
        bin transition_cov[6=>8]                          207          1          -    Covered              
        bin transition_cov[6=>7]                          175          1          -    Covered              
        bin transition_cov[6=>6]                          221          1          -    Covered              
        bin transition_cov[6=>5]                          202          1          -    Covered              
        bin transition_cov[6=>4]                          205          1          -    Covered              
        bin transition_cov[6=>3]                          219          1          -    Covered              
        bin transition_cov[6=>2]                          190          1          -    Covered              
        bin transition_cov[6=>1]                          202          1          -    Covered              
        bin transition_cov[6=>0]                          183          1          -    Covered              
        bin transition_cov[5=>15]                         166          1          -    Covered              
        bin transition_cov[5=>14]                         219          1          -    Covered              
        bin transition_cov[5=>13]                         194          1          -    Covered              
        bin transition_cov[5=>12]                         201          1          -    Covered              
        bin transition_cov[5=>11]                         193          1          -    Covered              
        bin transition_cov[5=>10]                         199          1          -    Covered              
        bin transition_cov[5=>9]                          204          1          -    Covered              
        bin transition_cov[5=>8]                          200          1          -    Covered              
        bin transition_cov[5=>7]                          198          1          -    Covered              
        bin transition_cov[5=>6]                          194          1          -    Covered              
        bin transition_cov[5=>5]                          190          1          -    Covered              
        bin transition_cov[5=>4]                          172          1          -    Covered              
        bin transition_cov[5=>3]                          194          1          -    Covered              
        bin transition_cov[5=>2]                          193          1          -    Covered              
        bin transition_cov[5=>1]                          178          1          -    Covered              
        bin transition_cov[5=>0]                          206          1          -    Covered              
        bin transition_cov[4=>15]                         190          1          -    Covered              
        bin transition_cov[4=>14]                         206          1          -    Covered              
        bin transition_cov[4=>13]                         177          1          -    Covered              
        bin transition_cov[4=>12]                         203          1          -    Covered              
        bin transition_cov[4=>11]                         202          1          -    Covered              
        bin transition_cov[4=>10]                         189          1          -    Covered              
        bin transition_cov[4=>9]                          200          1          -    Covered              
        bin transition_cov[4=>8]                          186          1          -    Covered              
        bin transition_cov[4=>7]                          201          1          -    Covered              
        bin transition_cov[4=>6]                          198          1          -    Covered              
        bin transition_cov[4=>5]                          196          1          -    Covered              
        bin transition_cov[4=>4]                          185          1          -    Covered              
        bin transition_cov[4=>3]                          215          1          -    Covered              
        bin transition_cov[4=>2]                          188          1          -    Covered              
        bin transition_cov[4=>1]                          203          1          -    Covered              
        bin transition_cov[4=>0]                          179          1          -    Covered              
        bin transition_cov[3=>15]                         182          1          -    Covered              
        bin transition_cov[3=>14]                         180          1          -    Covered              
        bin transition_cov[3=>13]                         177          1          -    Covered              
        bin transition_cov[3=>12]                         214          1          -    Covered              
        bin transition_cov[3=>11]                         175          1          -    Covered              
        bin transition_cov[3=>10]                         224          1          -    Covered              
        bin transition_cov[3=>9]                          210          1          -    Covered              
        bin transition_cov[3=>8]                          199          1          -    Covered              
        bin transition_cov[3=>7]                          181          1          -    Covered              
        bin transition_cov[3=>6]                          198          1          -    Covered              
        bin transition_cov[3=>5]                          197          1          -    Covered              
        bin transition_cov[3=>4]                          202          1          -    Covered              
        bin transition_cov[3=>3]                          190          1          -    Covered              
        bin transition_cov[3=>2]                          185          1          -    Covered              
        bin transition_cov[3=>1]                          197          1          -    Covered              
        bin transition_cov[3=>0]                          181          1          -    Covered              
        bin transition_cov[2=>15]                         224          1          -    Covered              
        bin transition_cov[2=>14]                         174          1          -    Covered              
        bin transition_cov[2=>13]                         190          1          -    Covered              
        bin transition_cov[2=>12]                         202          1          -    Covered              
        bin transition_cov[2=>11]                         199          1          -    Covered              
        bin transition_cov[2=>10]                         207          1          -    Covered              
        bin transition_cov[2=>9]                          209          1          -    Covered              
        bin transition_cov[2=>8]                          174          1          -    Covered              
        bin transition_cov[2=>7]                          185          1          -    Covered              
        bin transition_cov[2=>6]                          199          1          -    Covered              
        bin transition_cov[2=>5]                          204          1          -    Covered              
        bin transition_cov[2=>4]                          178          1          -    Covered              
        bin transition_cov[2=>3]                          187          1          -    Covered              
        bin transition_cov[2=>2]                          208          1          -    Covered              
        bin transition_cov[2=>1]                          199          1          -    Covered              
        bin transition_cov[2=>0]                          184          1          -    Covered              
        bin transition_cov[1=>15]                         205          1          -    Covered              
        bin transition_cov[1=>14]                         180          1          -    Covered              
        bin transition_cov[1=>13]                         198          1          -    Covered              
        bin transition_cov[1=>12]                         189          1          -    Covered              
        bin transition_cov[1=>11]                         210          1          -    Covered              
        bin transition_cov[1=>10]                         198          1          -    Covered              
        bin transition_cov[1=>9]                          196          1          -    Covered              
        bin transition_cov[1=>8]                          200          1          -    Covered              
        bin transition_cov[1=>7]                          195          1          -    Covered              
        bin transition_cov[1=>6]                          195          1          -    Covered              
        bin transition_cov[1=>5]                          184          1          -    Covered              
        bin transition_cov[1=>4]                          197          1          -    Covered              
        bin transition_cov[1=>3]                          190          1          -    Covered              
        bin transition_cov[1=>2]                          222          1          -    Covered              
        bin transition_cov[1=>1]                          195          1          -    Covered              
        bin transition_cov[1=>0]                          188          1          -    Covered              
        bin transition_cov[0=>15]                         174          1          -    Covered              
        bin transition_cov[0=>14]                         178          1          -    Covered              
        bin transition_cov[0=>13]                         188          1          -    Covered              
        bin transition_cov[0=>12]                         201          1          -    Covered              
        bin transition_cov[0=>11]                         197          1          -    Covered              
        bin transition_cov[0=>10]                         189          1          -    Covered              
        bin transition_cov[0=>9]                          182          1          -    Covered              
        bin transition_cov[0=>8]                          207          1          -    Covered              
        bin transition_cov[0=>7]                          177          1          -    Covered              
        bin transition_cov[0=>6]                          212          1          -    Covered              
        bin transition_cov[0=>5]                          187          1          -    Covered              
        bin transition_cov[0=>4]                          195          1          -    Covered              
        bin transition_cov[0=>3]                          183          1          -    Covered              
        bin transition_cov[0=>2]                          201          1          -    Covered              
        bin transition_cov[0=>1]                          180          1          -    Covered              
        bin transition_cov[0=>0]                          146          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_reset         100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    49990          1          -    Covered              
        bin value[1]                                       10          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/cg_alu_co_out    100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    43910          1          -    Covered              
        bin value[1]                                     6077          1          -    Covered              
 TYPE /lab4_pkg/coverage/coverage__1/input_alu_in_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   265        265          -                      
    missing/total bins:                                     0        265          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                   637304          1          -    Covered              
        bin value[1]                                   562456          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                              149970          1          -    Covered              
        bin bit_number[1]                              149970          1          -    Covered              
        bin bit_number[2]                              149970          1          -    Covered              
        bin bit_number[3]                              149970          1          -    Covered              
        bin bit_number[4]                              149970          1          -    Covered              
        bin bit_number[5]                              149970          1          -    Covered              
        bin bit_number[6]                              149970          1          -    Covered              
        bin bit_number[7]                              149970          1          -    Covered              
    Coverpoint coverage_point_opcode                  100.00%        100          -    Covered              
        covered/total bins:                                15         15          -                      
        missing/total bins:                                 0         15          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD]                                   71928          1          -    Covered              
        bin auto[SUB]                                   75408          1          -    Covered              
        bin auto[MUL]                                   74952          1          -    Covered              
        bin auto[DIV]                                   74208          1          -    Covered              
        bin auto[LSL]                                   74832          1          -    Covered              
        bin auto[LSR]                                   74424          1          -    Covered              
        bin auto[RL]                                    77688          1          -    Covered              
        bin auto[RR]                                    73248          1          -    Covered              
        bin auto[AND]                                   75864          1          -    Covered              
        bin auto[OR]                                    76152          1          -    Covered              
        bin auto[XOR]                                   77760          1          -    Covered              
        bin auto[NOR]                                  151944          1          -    Covered              
        bin auto[NAND]                                  73560          1          -    Covered              
        bin auto[A_COMP_B]                              73272          1          -    Covered              
        bin auto[A_EQL_B]                               74520          1          -    Covered              
    Cross cp_bit_and_val_opcode                       100.00%        100          -    Covered              
        covered/total bins:                               240        240          -                      
        missing/total bins:                                 0        240          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[A_EQL_B],bit_number[7],value[1]> 
                                                         3092          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[7],value[1]> 
                                                         3049          1          -    Covered              
            bin <auto[NAND],bit_number[7],value[1]> 
                                                         4621          1          -    Covered              
            bin <auto[NOR],bit_number[7],value[1]>       9524          1          -    Covered              
            bin <auto[XOR],bit_number[7],value[1]>       4864          1          -    Covered              
            bin <auto[OR],bit_number[7],value[1]>        5631          1          -    Covered              
            bin <auto[AND],bit_number[7],value[1]>       4048          1          -    Covered              
            bin <auto[RR],bit_number[7],value[1]>        4619          1          -    Covered              
            bin <auto[RL],bit_number[7],value[1]>        4881          1          -    Covered              
            bin <auto[LSR],bit_number[7],value[1]>       3078          1          -    Covered              
            bin <auto[LSL],bit_number[7],value[1]>       4728          1          -    Covered              
            bin <auto[DIV],bit_number[7],value[1]>       3123          1          -    Covered              
            bin <auto[MUL],bit_number[7],value[1]>       4794          1          -    Covered              
            bin <auto[SUB],bit_number[7],value[1]>       4710          1          -    Covered              
            bin <auto[ADD],bit_number[7],value[1]>       4584          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[6],value[1]> 
                                                         3086          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[6],value[1]> 
                                                         3011          1          -    Covered              
            bin <auto[NAND],bit_number[6],value[1]> 
                                                         4681          1          -    Covered              
            bin <auto[NOR],bit_number[6],value[1]>       9473          1          -    Covered              
            bin <auto[XOR],bit_number[6],value[1]>       4934          1          -    Covered              
            bin <auto[OR],bit_number[6],value[1]>        5537          1          -    Covered              
            bin <auto[AND],bit_number[6],value[1]>       3933          1          -    Covered              
            bin <auto[RR],bit_number[6],value[1]>        4527          1          -    Covered              
            bin <auto[RL],bit_number[6],value[1]>        4888          1          -    Covered              
            bin <auto[LSR],bit_number[6],value[1]>       4635          1          -    Covered              
            bin <auto[LSL],bit_number[6],value[1]>       4682          1          -    Covered              
            bin <auto[DIV],bit_number[6],value[1]>       3111          1          -    Covered              
            bin <auto[MUL],bit_number[6],value[1]>       4749          1          -    Covered              
            bin <auto[SUB],bit_number[6],value[1]>       4723          1          -    Covered              
            bin <auto[ADD],bit_number[6],value[1]>       4448          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[5],value[1]> 
                                                         3181          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[5],value[1]> 
                                                         3032          1          -    Covered              
            bin <auto[NAND],bit_number[5],value[1]> 
                                                         4615          1          -    Covered              
            bin <auto[NOR],bit_number[5],value[1]>       9514          1          -    Covered              
            bin <auto[XOR],bit_number[5],value[1]>       4884          1          -    Covered              
            bin <auto[OR],bit_number[5],value[1]>        5640          1          -    Covered              
            bin <auto[AND],bit_number[5],value[1]>       3842          1          -    Covered              
            bin <auto[RR],bit_number[5],value[1]>        4587          1          -    Covered              
            bin <auto[RL],bit_number[5],value[1]>        4888          1          -    Covered              
            bin <auto[LSR],bit_number[5],value[1]>       4583          1          -    Covered              
            bin <auto[LSL],bit_number[5],value[1]>       4632          1          -    Covered              
            bin <auto[DIV],bit_number[5],value[1]>       3123          1          -    Covered              
            bin <auto[MUL],bit_number[5],value[1]>       4709          1          -    Covered              
            bin <auto[SUB],bit_number[5],value[1]>       4753          1          -    Covered              
            bin <auto[ADD],bit_number[5],value[1]>       4460          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[4],value[1]> 
                                                         3162          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[4],value[1]> 
                                                         3059          1          -    Covered              
            bin <auto[NAND],bit_number[4],value[1]> 
                                                         4627          1          -    Covered              
            bin <auto[NOR],bit_number[4],value[1]>       9518          1          -    Covered              
            bin <auto[XOR],bit_number[4],value[1]>       4884          1          -    Covered              
            bin <auto[OR],bit_number[4],value[1]>        5533          1          -    Covered              
            bin <auto[AND],bit_number[4],value[1]>       3986          1          -    Covered              
            bin <auto[RR],bit_number[4],value[1]>        4584          1          -    Covered              
            bin <auto[RL],bit_number[4],value[1]>        4859          1          -    Covered              
            bin <auto[LSR],bit_number[4],value[1]>       4574          1          -    Covered              
            bin <auto[LSL],bit_number[4],value[1]>       4605          1          -    Covered              
            bin <auto[DIV],bit_number[4],value[1]>       3142          1          -    Covered              
            bin <auto[MUL],bit_number[4],value[1]>       4664          1          -    Covered              
            bin <auto[SUB],bit_number[4],value[1]>       4816          1          -    Covered              
            bin <auto[ADD],bit_number[4],value[1]>       4461          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[3],value[1]> 
                                                         3049          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[3],value[1]> 
                                                         3026          1          -    Covered              
            bin <auto[NAND],bit_number[3],value[1]> 
                                                         4563          1          -    Covered              
            bin <auto[NOR],bit_number[3],value[1]>       9526          1          -    Covered              
            bin <auto[XOR],bit_number[3],value[1]>       4914          1          -    Covered              
            bin <auto[OR],bit_number[3],value[1]>        5664          1          -    Covered              
            bin <auto[AND],bit_number[3],value[1]>       3988          1          -    Covered              
            bin <auto[RR],bit_number[3],value[1]>        4611          1          -    Covered              
            bin <auto[RL],bit_number[3],value[1]>        4874          1          -    Covered              
            bin <auto[LSR],bit_number[3],value[1]>       4652          1          -    Covered              
            bin <auto[LSL],bit_number[3],value[1]>       4713          1          -    Covered              
            bin <auto[DIV],bit_number[3],value[1]>       3217          1          -    Covered              
            bin <auto[MUL],bit_number[3],value[1]>       4593          1          -    Covered              
            bin <auto[SUB],bit_number[3],value[1]>       4697          1          -    Covered              
            bin <auto[ADD],bit_number[3],value[1]>       4493          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[2],value[1]> 
                                                         3154          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[2],value[1]> 
                                                         3102          1          -    Covered              
            bin <auto[NAND],bit_number[2],value[1]> 
                                                         4537          1          -    Covered              
            bin <auto[NOR],bit_number[2],value[1]>       9497          1          -    Covered              
            bin <auto[XOR],bit_number[2],value[1]>       4838          1          -    Covered              
            bin <auto[OR],bit_number[2],value[1]>        5559          1          -    Covered              
            bin <auto[AND],bit_number[2],value[1]>       4029          1          -    Covered              
            bin <auto[RR],bit_number[2],value[1]>        4563          1          -    Covered              
            bin <auto[RL],bit_number[2],value[1]>        4869          1          -    Covered              
            bin <auto[LSR],bit_number[2],value[1]>       4605          1          -    Covered              
            bin <auto[LSL],bit_number[2],value[1]>       4808          1          -    Covered              
            bin <auto[DIV],bit_number[2],value[1]>       3378          1          -    Covered              
            bin <auto[MUL],bit_number[2],value[1]>       4482          1          -    Covered              
            bin <auto[SUB],bit_number[2],value[1]>       4752          1          -    Covered              
            bin <auto[ADD],bit_number[2],value[1]>       4480          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[1],value[1]> 
                                                         3101          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[1],value[1]> 
                                                         3112          1          -    Covered              
            bin <auto[NAND],bit_number[1],value[1]> 
                                                         4639          1          -    Covered              
            bin <auto[NOR],bit_number[1],value[1]>       9468          1          -    Covered              
            bin <auto[XOR],bit_number[1],value[1]>       4826          1          -    Covered              
            bin <auto[OR],bit_number[1],value[1]>        5581          1          -    Covered              
            bin <auto[AND],bit_number[1],value[1]>       3883          1          -    Covered              
            bin <auto[RR],bit_number[1],value[1]>        4562          1          -    Covered              
            bin <auto[RL],bit_number[1],value[1]>        4809          1          -    Covered              
            bin <auto[LSR],bit_number[1],value[1]>       4617          1          -    Covered              
            bin <auto[LSL],bit_number[1],value[1]>       4739          1          -    Covered              
            bin <auto[DIV],bit_number[1],value[1]>       3571          1          -    Covered              
            bin <auto[MUL],bit_number[1],value[1]>       4199          1          -    Covered              
            bin <auto[SUB],bit_number[1],value[1]>       4794          1          -    Covered              
            bin <auto[ADD],bit_number[1],value[1]>       4441          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[0],value[1]> 
                                                         3091          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[0],value[1]> 
                                                         4562          1          -    Covered              
            bin <auto[NAND],bit_number[0],value[1]> 
                                                         4555          1          -    Covered              
            bin <auto[NOR],bit_number[0],value[1]>       9498          1          -    Covered              
            bin <auto[XOR],bit_number[0],value[1]>       4864          1          -    Covered              
            bin <auto[OR],bit_number[0],value[1]>        5475          1          -    Covered              
            bin <auto[AND],bit_number[0],value[1]>       3924          1          -    Covered              
            bin <auto[RR],bit_number[0],value[1]>        4614          1          -    Covered              
            bin <auto[RL],bit_number[0],value[1]>        4814          1          -    Covered              
            bin <auto[LSR],bit_number[0],value[1]>       4603          1          -    Covered              
            bin <auto[LSL],bit_number[0],value[1]>       3104          1          -    Covered              
            bin <auto[DIV],bit_number[0],value[1]>       4176          1          -    Covered              
            bin <auto[MUL],bit_number[0],value[1]>       3724          1          -    Covered              
            bin <auto[SUB],bit_number[0],value[1]>       4736          1          -    Covered              
            bin <auto[ADD],bit_number[0],value[1]>       4460          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[7],value[0]> 
                                                         6223          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[7],value[0]> 
                                                         6110          1          -    Covered              
            bin <auto[NAND],bit_number[7],value[0]> 
                                                         4574          1          -    Covered              
            bin <auto[NOR],bit_number[7],value[0]>       9469          1          -    Covered              
            bin <auto[XOR],bit_number[7],value[0]>       4856          1          -    Covered              
            bin <auto[OR],bit_number[7],value[0]>        3888          1          -    Covered              
            bin <auto[AND],bit_number[7],value[0]>       5435          1          -    Covered              
            bin <auto[RR],bit_number[7],value[0]>        4537          1          -    Covered              
            bin <auto[RL],bit_number[7],value[0]>        4830          1          -    Covered              
            bin <auto[LSR],bit_number[7],value[0]>       6225          1          -    Covered              
            bin <auto[LSL],bit_number[7],value[0]>       4626          1          -    Covered              
            bin <auto[DIV],bit_number[7],value[0]>       6153          1          -    Covered              
            bin <auto[MUL],bit_number[7],value[0]>       4575          1          -    Covered              
            bin <auto[SUB],bit_number[7],value[0]>       4716          1          -    Covered              
            bin <auto[ADD],bit_number[7],value[0]>       4407          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[6],value[0]> 
                                                         6229          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[6],value[0]> 
                                                         6148          1          -    Covered              
            bin <auto[NAND],bit_number[6],value[0]> 
                                                         4514          1          -    Covered              
            bin <auto[NOR],bit_number[6],value[0]>       9520          1          -    Covered              
            bin <auto[XOR],bit_number[6],value[0]>       4786          1          -    Covered              
            bin <auto[OR],bit_number[6],value[0]>        3982          1          -    Covered              
            bin <auto[AND],bit_number[6],value[0]>       5550          1          -    Covered              
            bin <auto[RR],bit_number[6],value[0]>        4629          1          -    Covered              
            bin <auto[RL],bit_number[6],value[0]>        4823          1          -    Covered              
            bin <auto[LSR],bit_number[6],value[0]>       4668          1          -    Covered              
            bin <auto[LSL],bit_number[6],value[0]>       4672          1          -    Covered              
            bin <auto[DIV],bit_number[6],value[0]>       6165          1          -    Covered              
            bin <auto[MUL],bit_number[6],value[0]>       4620          1          -    Covered              
            bin <auto[SUB],bit_number[6],value[0]>       4703          1          -    Covered              
            bin <auto[ADD],bit_number[6],value[0]>       4543          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[5],value[0]> 
                                                         6134          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[5],value[0]> 
                                                         6127          1          -    Covered              
            bin <auto[NAND],bit_number[5],value[0]> 
                                                         4580          1          -    Covered              
            bin <auto[NOR],bit_number[5],value[0]>       9479          1          -    Covered              
            bin <auto[XOR],bit_number[5],value[0]>       4836          1          -    Covered              
            bin <auto[OR],bit_number[5],value[0]>        3879          1          -    Covered              
            bin <auto[AND],bit_number[5],value[0]>       5641          1          -    Covered              
            bin <auto[RR],bit_number[5],value[0]>        4569          1          -    Covered              
            bin <auto[RL],bit_number[5],value[0]>        4823          1          -    Covered              
            bin <auto[LSR],bit_number[5],value[0]>       4720          1          -    Covered              
            bin <auto[LSL],bit_number[5],value[0]>       4722          1          -    Covered              
            bin <auto[DIV],bit_number[5],value[0]>       6153          1          -    Covered              
            bin <auto[MUL],bit_number[5],value[0]>       4660          1          -    Covered              
            bin <auto[SUB],bit_number[5],value[0]>       4673          1          -    Covered              
            bin <auto[ADD],bit_number[5],value[0]>       4531          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[4],value[0]> 
                                                         6153          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[4],value[0]> 
                                                         6100          1          -    Covered              
            bin <auto[NAND],bit_number[4],value[0]> 
                                                         4568          1          -    Covered              
            bin <auto[NOR],bit_number[4],value[0]>       9475          1          -    Covered              
            bin <auto[XOR],bit_number[4],value[0]>       4836          1          -    Covered              
            bin <auto[OR],bit_number[4],value[0]>        3986          1          -    Covered              
            bin <auto[AND],bit_number[4],value[0]>       5497          1          -    Covered              
            bin <auto[RR],bit_number[4],value[0]>        4572          1          -    Covered              
            bin <auto[RL],bit_number[4],value[0]>        4852          1          -    Covered              
            bin <auto[LSR],bit_number[4],value[0]>       4729          1          -    Covered              
            bin <auto[LSL],bit_number[4],value[0]>       4749          1          -    Covered              
            bin <auto[DIV],bit_number[4],value[0]>       6134          1          -    Covered              
            bin <auto[MUL],bit_number[4],value[0]>       4705          1          -    Covered              
            bin <auto[SUB],bit_number[4],value[0]>       4610          1          -    Covered              
            bin <auto[ADD],bit_number[4],value[0]>       4530          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[3],value[0]> 
                                                         6266          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[3],value[0]> 
                                                         6133          1          -    Covered              
            bin <auto[NAND],bit_number[3],value[0]> 
                                                         4632          1          -    Covered              
            bin <auto[NOR],bit_number[3],value[0]>       9467          1          -    Covered              
            bin <auto[XOR],bit_number[3],value[0]>       4806          1          -    Covered              
            bin <auto[OR],bit_number[3],value[0]>        3855          1          -    Covered              
            bin <auto[AND],bit_number[3],value[0]>       5495          1          -    Covered              
            bin <auto[RR],bit_number[3],value[0]>        4545          1          -    Covered              
            bin <auto[RL],bit_number[3],value[0]>        4837          1          -    Covered              
            bin <auto[LSR],bit_number[3],value[0]>       4651          1          -    Covered              
            bin <auto[LSL],bit_number[3],value[0]>       4641          1          -    Covered              
            bin <auto[DIV],bit_number[3],value[0]>       6059          1          -    Covered              
            bin <auto[MUL],bit_number[3],value[0]>       4776          1          -    Covered              
            bin <auto[SUB],bit_number[3],value[0]>       4729          1          -    Covered              
            bin <auto[ADD],bit_number[3],value[0]>       4498          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[2],value[0]> 
                                                         6161          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[2],value[0]> 
                                                         6057          1          -    Covered              
            bin <auto[NAND],bit_number[2],value[0]> 
                                                         4658          1          -    Covered              
            bin <auto[NOR],bit_number[2],value[0]>       9496          1          -    Covered              
            bin <auto[XOR],bit_number[2],value[0]>       4882          1          -    Covered              
            bin <auto[OR],bit_number[2],value[0]>        3960          1          -    Covered              
            bin <auto[AND],bit_number[2],value[0]>       5454          1          -    Covered              
            bin <auto[RR],bit_number[2],value[0]>        4593          1          -    Covered              
            bin <auto[RL],bit_number[2],value[0]>        4842          1          -    Covered              
            bin <auto[LSR],bit_number[2],value[0]>       4698          1          -    Covered              
            bin <auto[LSL],bit_number[2],value[0]>       4546          1          -    Covered              
            bin <auto[DIV],bit_number[2],value[0]>       5898          1          -    Covered              
            bin <auto[MUL],bit_number[2],value[0]>       4887          1          -    Covered              
            bin <auto[SUB],bit_number[2],value[0]>       4674          1          -    Covered              
            bin <auto[ADD],bit_number[2],value[0]>       4511          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[1],value[0]> 
                                                         6214          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[1],value[0]> 
                                                         6047          1          -    Covered              
            bin <auto[NAND],bit_number[1],value[0]> 
                                                         4556          1          -    Covered              
            bin <auto[NOR],bit_number[1],value[0]>       9525          1          -    Covered              
            bin <auto[XOR],bit_number[1],value[0]>       4894          1          -    Covered              
            bin <auto[OR],bit_number[1],value[0]>        3938          1          -    Covered              
            bin <auto[AND],bit_number[1],value[0]>       5600          1          -    Covered              
            bin <auto[RR],bit_number[1],value[0]>        4594          1          -    Covered              
            bin <auto[RL],bit_number[1],value[0]>        4902          1          -    Covered              
            bin <auto[LSR],bit_number[1],value[0]>       4686          1          -    Covered              
            bin <auto[LSL],bit_number[1],value[0]>       4615          1          -    Covered              
            bin <auto[DIV],bit_number[1],value[0]>       5705          1          -    Covered              
            bin <auto[MUL],bit_number[1],value[0]>       5170          1          -    Covered              
            bin <auto[SUB],bit_number[1],value[0]>       4632          1          -    Covered              
            bin <auto[ADD],bit_number[1],value[0]>       4550          1          -    Covered              
            bin <auto[A_EQL_B],bit_number[0],value[0]> 
                                                         6224          1          -    Covered              
            bin <auto[A_COMP_B],bit_number[0],value[0]> 
                                                         4597          1          -    Covered              
            bin <auto[NAND],bit_number[0],value[0]> 
                                                         4640          1          -    Covered              
            bin <auto[NOR],bit_number[0],value[0]>       9495          1          -    Covered              
            bin <auto[XOR],bit_number[0],value[0]>       4856          1          -    Covered              
            bin <auto[OR],bit_number[0],value[0]>        4044          1          -    Covered              
            bin <auto[AND],bit_number[0],value[0]>       5559          1          -    Covered              
            bin <auto[RR],bit_number[0],value[0]>        4542          1          -    Covered              
            bin <auto[RL],bit_number[0],value[0]>        4897          1          -    Covered              
            bin <auto[LSR],bit_number[0],value[0]>       4700          1          -    Covered              
            bin <auto[LSL],bit_number[0],value[0]>       6250          1          -    Covered              
            bin <auto[DIV],bit_number[0],value[0]>       5100          1          -    Covered              
            bin <auto[MUL],bit_number[0],value[0]>       5645          1          -    Covered              
            bin <auto[SUB],bit_number[0],value[0]>       4690          1          -    Covered              
            bin <auto[ADD],bit_number[0],value[0]>       4531          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 6

Total Coverage By Instance (filtered view): 100.00%

