$date
	Sun Jun  9 18:47:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module NOT8_TB $end
$var wire 8 ! F_TB [7:0] $end
$var reg 8 " A_TB [7:0] $end
$scope module DUT $end
$var wire 8 # A [7:0] $end
$var wire 8 $ F [7:0] $end
$scope module NOT0 $end
$var wire 1 % A $end
$var wire 1 & F $end
$upscope $end
$scope module NOT1 $end
$var wire 1 ' A $end
$var wire 1 ( F $end
$upscope $end
$scope module NOT2 $end
$var wire 1 ) A $end
$var wire 1 * F $end
$upscope $end
$scope module NOT3 $end
$var wire 1 + A $end
$var wire 1 , F $end
$upscope $end
$scope module NOT4 $end
$var wire 1 - A $end
$var wire 1 . F $end
$upscope $end
$scope module NOT5 $end
$var wire 1 / A $end
$var wire 1 0 F $end
$upscope $end
$scope module NOT6 $end
$var wire 1 1 A $end
$var wire 1 2 F $end
$upscope $end
$scope module NOT7 $end
$var wire 1 3 A $end
$var wire 1 4 F $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
14
03
12
01
10
0/
1.
0-
1,
0+
1*
0)
1(
0'
1&
0%
b11111111 $
b0 #
b0 "
b11111111 !
$end
#10000
0&
0(
0*
0,
0.
00
02
b0 !
b0 $
04
1%
1'
1)
1+
1-
1/
11
13
b11111111 "
b11111111 #
#20000
1&
1(
1*
1,
1.
10
12
b11111111 !
b11111111 $
14
0%
0'
0)
0+
0-
0/
01
03
b0 "
b0 #
#30000
0&
0(
0*
0,
0.
00
b1000000 !
b1000000 $
04
1%
1'
1)
1+
1-
1/
13
b10111111 "
b10111111 #
#40000
1(
1*
10
02
b10100110 !
b10100110 $
14
0'
0)
0/
11
03
b1011001 "
b1011001 #
#50000
1&
0(
1.
00
12
b1010101 !
b1010101 $
04
0%
1'
0-
1/
01
13
b10101010 "
b10101010 #
#60000
1(
1,
10
b11111111 !
b11111111 $
14
0'
0+
0/
03
b0 "
b0 #
