v 20100214 1
C 1800 300 1 0 0 in_port_v.sym   
{
T 1800 300 5 10 1 1 0 6 1 1
refdes=tmr0_next[7:0]
}
C 1800 700 1 0 0 in_port_v.sym   
{
T 1800 700 5 10 1 1 0 6 1 1
refdes=status_next[7:0]
}
C 1800 1100 1 0 0 in_port_v.sym   
{
T 1800 1100 5 10 1 1 0 6 1 1
refdes=src1_sel_[1:0]
}
C 1800 1500 1 0 0 in_port_v.sym   
{
T 1800 1500 5 10 1 1 0 6 1 1
refdes=rf_wr_data[7:0]
}
C 1800 1900 1 0 0 in_port_v.sym   
{
T 1800 1900 5 10 1 1 0 6 1 1
refdes=portc_r[7:0]
}
C 1800 2300 1 0 0 in_port_v.sym   
{
T 1800 2300 5 10 1 1 0 6 1 1
refdes=portb_r[7:0]
}
C 1800 2700 1 0 0 in_port_v.sym   
{
T 1800 2700 5 10 1 1 0 6 1 1
refdes=porta_r[7:0]
}
C 1800 3100 1 0 0 in_port_v.sym   
{
T 1800 3100 5 10 1 1 0 6 1 1
refdes=pc_r[7:0]
}
C 1800 3500 1 0 0 in_port_v.sym   
{
T 1800 3500 5 10 1 1 0 6 1 1
refdes=instr_0[7:0]
}
C 1800 3900 1 0 0 in_port.sym  
{
T 1800 3900 5 10 1 1 0 6 1 1 
refdes=valid
}
C 1800 4300 1 0 0 in_port.sym  
{
T 1800 4300 5 10 1 1 0 6 1 1 
refdes=rst
}
C 1800 4700 1 0 0 in_port.sym  
{
T 1800 4700 5 10 1 1 0 6 1 1 
refdes=rf_we3
}
C 1800 5100 1 0 0 in_port.sym  
{
T 1800 5100 5 10 1 1 0 6 1 1 
refdes=rf_we1
}
C 1800 5500 1 0 0 in_port.sym  
{
T 1800 5500 5 10 1 1 0 6 1 1 
refdes=instd_zero
}
C 1800 5900 1 0 0 in_port.sym  
{
T 1800 5900 5 10 1 1 0 6 1 1 
refdes=fsr_we
}
C 1800 6300 1 0 0 in_port.sym  
{
T 1800 6300 5 10 1 1 0 6 1 1 
refdes=clk
}
C 4000 300  1 0  0 out_port_v.sym
{
T 5000 300 5  10 1 1 0 0 1 1 
refdes=src1[7:0]
}
