Introduction: The system is responsible to do some operation based on the received commands from the master through UART_RX interface, once the operation is done, the system is responsible to send the result to the master through UART_TX interface.
[Final_System.pdf](https://github.com/omarzalahh/System-UART_TX_RX_Verilog/files/14001124/Final_System.pdf)
