
# How to use ?
### Prerequisite

# Innovations
> Quote to be finished

### Digital Signature Generation

### Verificate Authenticity

# About Hardware
### Top Module View
<p align="center">
  <img src="./img/top_view.png" width="500" title="Top Module View">
</p>


### I/O Definition


<p align="center">
  <img src="./img/io_definition.png" width="600" title="I/O Definition">
</p>

### Layout View


 <p align="center">
  <img src="./img/layout_result.png" width="600" title="Layout Result">
</p>
 
 
### Power Analysis

 <p align="center">
  <img src="./img/power_analysis.png" width="550"  title="Layout Result">
</p>

### Area 
|                | area ( um2) | core utilization |
|----------------|-------------|------------------|
| synthesis area | 241509.46   | 85%              |
| APR area       | 284199.26   |                  |

### Clock Period constrain
|                  | timing (ns) |
|------------------|-------------|
| synthesis timing | 2.35        |
| APR timing       | 3.2         |

### Throughput analysis
|                       | pattern |       |       |        |        |        |        |
|-----------------------|---------|-------|-------|--------|--------|--------|--------|
|                       | #1      | #2    | #3    | #4     | #5     | #6     | #7     |
| message length (byte) | 3       | 59    | 64    | 136    | 1253   | 1857   | 14459  |
| cycles                | 230     | 230   | 230   | 375    | 1535   | 2116   | 15600  |
| throughput (Mbyte/s)  | 4.08    | 80.16 | 86.96 | 113.33 | 255.09 | 274.25 | 289.64 |
# Referenced Work


