
---------- Begin Simulation Statistics ----------
final_tick                               1253501735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702252                       # Number of bytes of host memory used
host_op_rate                                    65807                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21894.51                       # Real time elapsed on the host
host_tick_rate                               57251884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436603798                       # Number of instructions simulated
sim_ops                                    1440807563                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.253502                       # Number of seconds simulated
sim_ticks                                1253501735000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.091741                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180570215                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209741624                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13659943                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        280731371                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23775857                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25108481                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1332624                       # Number of indirect misses.
system.cpu0.branchPred.lookups              356795772                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188225                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100292                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8923298                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547721                       # Number of branches committed
system.cpu0.commit.bw_lim_events             48157704                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       96674299                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560173                       # Number of instructions committed
system.cpu0.commit.committedOps            1318663756                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2327909043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.419793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1741047175     74.79%     74.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    336802992     14.47%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81180894      3.49%     92.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79206169      3.40%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27338654      1.17%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3317847      0.14%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5328270      0.23%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5529338      0.24%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     48157704      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2327909043                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143813                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273931769                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173138                       # Number of loads committed
system.cpu0.commit.membars                    4203742                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203751      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069085     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273418     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185788     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318663756                       # Class of committed instruction
system.cpu0.commit.refs                     558459241                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560173                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318663756                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.896696                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.896696                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            492407437                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4788187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177776144                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1439066470                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836402984                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1000728239                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8936784                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12530852                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7556134                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  356795772                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                259256181                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1500176308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4089104                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1469891856                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           58                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27346876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142883                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         832181581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204346072                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588636                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2346031578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1287578992     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               786847151     33.54%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               165661027      7.06%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83827751      3.57%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11890215      0.51%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7721614      0.33%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  399199      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101968      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3661      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2346031578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      151083431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9061392                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341264707                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559971                       # Inst execution rate
system.cpu0.iew.exec_refs                   605874614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162262566                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              376269359                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            442938893                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2457228                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6024022                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163666885                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1415273875                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            443612048                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10107082                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1398310775                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2202811                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15050815                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8936784                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19787638                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       321083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27073918                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39426                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13662                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6774340                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37765755                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10380782                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13662                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       763423                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8297969                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                625880891                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1385404449                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852728                       # average fanout of values written-back
system.cpu0.iew.wb_producers                533706205                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554802                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1385517928                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1716727460                       # number of integer regfile reads
system.cpu0.int_regfile_writes              891810300                       # number of integer regfile writes
system.cpu0.ipc                              0.527232                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.527232                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205653      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            782740412     55.58%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834089      0.84%     56.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100437      0.15%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           447232931     31.75%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160304268     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1408417858                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3469382                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002463                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 742550     21.40%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2096644     60.43%     81.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               630185     18.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1407681516                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5166596915                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1385404381                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1511896184                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1407911427                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1408417858                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7362448                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       96610115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           260379                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1052660                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24586974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2346031578                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.825084                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1324849892     56.47%     56.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717235816     30.57%     87.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          248601376     10.60%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39270747      1.67%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9596945      0.41%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2169307      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3495897      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             535432      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             276166      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2346031578                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.564018                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19254152                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4689222                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           442938893                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163666885                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2497115009                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9888762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              411381945                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845203713                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14333462                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               848552800                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26931694                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25651                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1753819347                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1429094400                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          927170577                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                994136215                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              40184286                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8936784                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             82633855                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81966859                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1753819290                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389979                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5888                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32288807                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5886                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3695065162                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2848843765                       # The number of ROB writes
system.cpu0.timesIdled                       20819689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.006827                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21144527                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23234001                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2817272                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31293730                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1069264                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1095104                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25840                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35970186                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48311                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1997121                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115103                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4368221                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18062979                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120043625                       # Number of instructions committed
system.cpu1.commit.committedOps             122143807                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489189010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249686                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025348                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    441589760     90.27%     90.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23127636      4.73%     95.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7833599      1.60%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6987982      1.43%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1892747      0.39%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       824893      0.17%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2205398      0.45%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       358774      0.07%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4368221      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489189010                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797409                       # Number of function calls committed.
system.cpu1.commit.int_insts                116581277                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172486                       # Number of loads committed
system.cpu1.commit.membars                    4200126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200126      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76653150     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272488     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017899      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122143807                       # Class of committed instruction
system.cpu1.commit.refs                      41290399                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120043625                       # Number of Instructions Simulated
system.cpu1.committedOps                    122143807                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.110712                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.110712                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394328033                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               866850                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20102595                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146808762                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26329552                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64865484                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1999201                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2034280                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5259476                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35970186                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23251815                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464131665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               292696                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152397242                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5638704                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072893                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25830709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22213791                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308831                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         492781746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313522                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.746999                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               394720887     80.10%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62747524     12.73%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19187076      3.89%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12549194      2.55%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2636151      0.53%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  462469      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477741      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           492781746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         683052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2118643                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30850231                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.273530                       # Inst execution rate
system.cpu1.iew.exec_refs                    46075026                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11509581                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              322777008                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34851155                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100643                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1959044                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11866664                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140159751                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34565445                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1859797                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134977261                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1790092                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6192075                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1999201                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10653007                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       185380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1092965                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31168                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2761                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16330                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4678669                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       748751                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2761                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546886                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1571757                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80671699                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133240853                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833359                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 67228480                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270011                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133316750                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171037152                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89887656                       # number of integer regfile writes
system.cpu1.ipc                              0.243267                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243267                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200236      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86020193     62.86%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37130024     27.13%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9486456      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136837058                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3202853                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023406                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 818630     25.56%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1864012     58.20%     83.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               520208     16.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135839660                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         769926123                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133240841                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158177802                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133858889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136837058                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300862                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18015943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           267435                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           172                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7457189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    492781746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.277683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.779726                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          412136169     83.63%     83.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48942114      9.93%     93.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18809765      3.82%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6219419      1.26%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4033712      0.82%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1104346      0.22%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             955303      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             418583      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162335      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      492781746                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.277299                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13849952                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1390044                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34851155                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11866664                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       493464798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2013530853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347687837                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81674989                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14132537                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29948592                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3351040                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34740                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183758411                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144600226                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97301684                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64941789                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              29846217                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1999201                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48177781                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15626695                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183758399                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26546                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31127042                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   625027315                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284017443                       # The number of ROB writes
system.cpu1.timesIdled                          50633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9246475                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2245916                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12434661                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              48350                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2275058                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12088450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24135425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       558141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44232                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76610468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6307414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153258546                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6351646                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8632352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3820666                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8226189                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3455311                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3455302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8632352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36223079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36223079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1018132480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1018132480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              565                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12088570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12088570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12088570                       # Request fanout histogram
system.membus.respLayer1.occupancy        63085001565                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41914404495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1236095750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   927039216.504665                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       126000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2174841000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1248557352000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4944383000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228585319                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228585319                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228585319                       # number of overall hits
system.cpu0.icache.overall_hits::total      228585319                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30670862                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30670862                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30670862                       # number of overall misses
system.cpu0.icache.overall_misses::total     30670862                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 414027631994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 414027631994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 414027631994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 414027631994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    259256181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    259256181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    259256181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    259256181                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118303                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13499.054314                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13499.054314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13499.054314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13499.054314                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3405                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.803571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29704729                       # number of writebacks
system.cpu0.icache.writebacks::total         29704729                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       966097                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       966097                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       966097                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       966097                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29704765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29704765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29704765                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29704765                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 374973966995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 374973966995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 374973966995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 374973966995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114577                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114577                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114577                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114577                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12623.360831                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12623.360831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12623.360831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12623.360831                       # average overall mshr miss latency
system.cpu0.icache.replacements              29704729                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228585319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228585319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30670862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30670862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 414027631994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 414027631994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    259256181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    259256181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13499.054314                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13499.054314                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       966097                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       966097                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29704765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29704765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 374973966995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 374973966995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12623.360831                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12623.360831                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990509                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          258289828                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29704731                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.695242                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990509                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999703                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548217125                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548217125                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480211778                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480211778                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480211778                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480211778                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     79530526                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      79530526                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     79530526                       # number of overall misses
system.cpu0.dcache.overall_misses::total     79530526                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2217940105129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2217940105129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2217940105129                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2217940105129                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559742304                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559742304                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559742304                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559742304                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.142084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.142084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.142084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.142084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27887.909419                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27887.909419                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27887.909419                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27887.909419                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22522647                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       435793                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           395988                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4718                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.877095                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.368164                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43888945                       # number of writebacks
system.cpu0.dcache.writebacks::total         43888945                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36554798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36554798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36554798                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36554798                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42975728                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42975728                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42975728                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42975728                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 805720136396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 805720136396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 805720136396                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 805720136396                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076778                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076778                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076778                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076778                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18748.260330                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18748.260330                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18748.260330                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18748.260330                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43888945                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    348805223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      348805223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59755148                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59755148                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1329737262500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1329737262500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408560371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408560371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.146258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.146258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22253.099641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22253.099641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22092827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22092827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37662321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37662321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 618139049000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 618139049000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092183                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092183                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16412.664769                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16412.664769                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131406555                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131406555                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19775378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19775378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 888202842629                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 888202842629                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181933                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181933                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.130805                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130805                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44914.582297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44914.582297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14461971                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14461971                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5313407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5313407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 187581087396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 187581087396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035146                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035146                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35303.353836                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35303.353836                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    130781500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    130781500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72940.044618                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72940.044618                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       576500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       576500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035595                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035595                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4177.536232                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4177.536232                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3208.029197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3208.029197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914159                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914159                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92497689000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92497689000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101183.370727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101183.370727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914159                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914159                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91583530000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91583530000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100183.370727                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100183.370727                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999217                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          525292635                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43889591                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.968501                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999217                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167590437                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167590437                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29499497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40401421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              676176                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70639299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29499497                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40401421                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62205                       # number of overall hits
system.l2.overall_hits::.cpu1.data             676176                       # number of overall hits
system.l2.overall_hits::total                70639299                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            205264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3487030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2291843                       # number of demand (read+write) misses
system.l2.demand_misses::total                5986956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           205264                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3487030                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2819                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2291843                       # number of overall misses
system.l2.overall_misses::total               5986956                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17359331499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 376090270787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    249493500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 254187794972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     647886890758                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17359331499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 376090270787                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    249493500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 254187794972                       # number of overall miss cycles
system.l2.overall_miss_latency::total    647886890758                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29704761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43888451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2968019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76626255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29704761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43888451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2968019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76626255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.043353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.772179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078132                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.043353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.772179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078132                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84570.755218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107854.039336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88504.256829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110909.776530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108216.410937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84570.755218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107854.039336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88504.256829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110909.776530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108216.410937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             240395                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7721                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.135216                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5943153                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3820666                       # number of writebacks
system.l2.writebacks::total                   3820666                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         136359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              147601                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        136359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             147601                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       205249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3350671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2280654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5839355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       205249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3350671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2280654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6332055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12171410                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15305876499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 332824106650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    219944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230546736504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578896663653                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15305876499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 332824106650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    219944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230546736504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 606637599395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1185534263048                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.042769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.042769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74572.234208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99330.583829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79088.097807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101087.993402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99137.090253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74572.234208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99330.583829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79088.097807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101087.993402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95804.221441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97403.198401                       # average overall mshr miss latency
system.l2.replacements                       18211715                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10488917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10488917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10488917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10488917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65600923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65600923                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65600923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65600923                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6332055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6332055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 606637599395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 606637599395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95804.221441                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95804.221441                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.879518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3726.027397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3443.037975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1470000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1591000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.879518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.986301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20139.240506                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.942857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       671500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       691000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20348.484848                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20323.529412                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4142128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           232234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4374362                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2084457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1461251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3545708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 224635796394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162772418770                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  387408215164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6226585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1693485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7920070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.334767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.447686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107767.057029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111392.511464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109261.172991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82234                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9135                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2002223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1452116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3454339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 197942627040                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147539785786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 345482412826                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.321560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98861.429042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101603.305649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100014.044026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29499497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29561702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       205264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           208083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17359331499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    249493500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17608824999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29704761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29769785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.043353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84570.755218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88504.256829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84624.044247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       205249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       208030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15305876499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    219944000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15525820499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.042769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74572.234208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79088.097807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74632.603466                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36259293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       443942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36703235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1402573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       830592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2233165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 151454474393                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91415376202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 242869850595                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37661866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1274534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38936400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.651683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107983.309527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110060.506485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108755.891569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54125                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2054                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1348448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       828538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2176986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 134881479610                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83006950718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 217888430328                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.650071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100027.201353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100184.844531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100087.198690                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          274                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             333                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4724443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       827492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5551935                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          317                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.830986                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.858247                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17242.492701                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14025.288136                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16672.477477                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          195                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3930481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       842995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4773476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.615142                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.591549                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.610825                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20156.312821                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20071.309524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20141.248945                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   158696736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18211866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.713920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.199019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.078933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.696665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.062353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.816865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.146086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.471860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.229635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.221033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1239944802                       # Number of tag accesses
system.l2.tags.data_accesses               1239944802                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13135872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     214505152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     145971584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    399819264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          773609856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13135872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       177984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13313856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244522624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244522624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         205248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3351643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2280806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6247176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12087654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3820666                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3820666                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10479341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        171124735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           141989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        116451043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    318961875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             617158983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10479341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       141989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10621330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195071628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195071628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195071628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10479341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       171124735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          141989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       116451043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    318961875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            812230611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    205248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3245727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2265698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6246656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005719873250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228897                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228897                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21859805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12087654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3820666                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12087654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3820666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 121544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 96734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            610166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            613190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            686358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2498071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            713599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            704309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            615853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            603010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            606233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           617563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           600030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           624095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           600061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           610059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           618538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233630                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 521190682451                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59830550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            745555244951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43555.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62305.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8093991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1717701                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12087654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3820666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3188766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1951934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  953973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  853395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  687136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  558232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  487330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  445956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  397189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  358988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 379636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 678871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 342177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 221643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 183147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 140821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  93065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  41183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 235027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 225252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5878321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.824408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.810564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.857193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4128405     70.23%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       958114     16.30%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       108527      1.85%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75905      1.29%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        76102      1.29%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65605      1.12%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49856      0.85%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47710      0.81%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368097      6.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5878321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.277186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.316893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.217407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       228892    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228897                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.803147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202135     88.31%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2965      1.30%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16384      7.16%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5085      2.22%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1532      0.67%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              492      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228897                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              765831040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7778816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238330112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               773609856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244522624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       610.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    617.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1253501718500                       # Total gap between requests
system.mem_ctrls.avgGap                      78795.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13135872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    207726528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       177984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145004672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    399785984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238330112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10479340.900154398754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 165716984.827308595181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 141989.432507646270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115679673.949553817511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 318935325.606071054935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190131457.616211444139                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       205248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3351643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2280806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6247176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3820666                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6836607765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194690681187                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    103775077                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136091499980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 407832680942                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30276778298797                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33309.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58088.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37315.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59668.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65282.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7924476.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20203965180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10738654575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35139895560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9792375480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98950278960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284792274330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     241519593120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       701137037205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.342694                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 624058024350                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41857140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 587586570650                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21767282460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11569573620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50298129840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9646424280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98950278960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     450220797930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102211362720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       744663849810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.066868                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 259854956218                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41857140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 951789638782                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11182056766.666666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56964797804.275986                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 477598298000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247116626000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1006385109000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23176435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23176435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23176435                       # number of overall hits
system.cpu1.icache.overall_hits::total       23176435                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75380                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75380                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75380                       # number of overall misses
system.cpu1.icache.overall_misses::total        75380                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1217146499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1217146499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1217146499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1217146499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23251815                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23251815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23251815                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23251815                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003242                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003242                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003242                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003242                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16146.809485                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16146.809485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16146.809485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16146.809485                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   106.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64992                       # number of writebacks
system.cpu1.icache.writebacks::total            64992                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10356                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10356                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65024                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65024                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65024                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65024                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1045447500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1045447500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1045447500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1045447500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002797                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002797                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002797                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002797                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16077.871248                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16077.871248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16077.871248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16077.871248                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64992                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23176435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23176435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1217146499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1217146499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23251815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23251815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16146.809485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16146.809485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10356                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10356                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65024                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65024                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1045447500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1045447500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002797                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002797                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16077.871248                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16077.871248                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.463548                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21160000                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64992                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           325.578533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        384346500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.463548                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46568654                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46568654                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31173419                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31173419                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31173419                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31173419                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10583190                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10583190                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10583190                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10583190                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 983476290638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 983476290638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 983476290638                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 983476290638                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41756609                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41756609                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41756609                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41756609                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253449                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253449                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253449                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253449                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92928.152158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92928.152158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92928.152158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92928.152158                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13618637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       319724                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           191800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4013                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.004364                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.672066                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2967963                       # number of writebacks
system.cpu1.dcache.writebacks::total          2967963                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8389714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8389714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8389714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8389714                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2193476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2193476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2193476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2193476                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 192323150991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 192323150991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 192323150991                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 192323150991                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052530                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052530                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052530                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052530                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87679.624026                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87679.624026                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87679.624026                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87679.624026                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2967963                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26608362                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26608362                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6130788                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6130788                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 460990968500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 460990968500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32739150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32739150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75192.775953                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75192.775953                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4855824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4855824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1274964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1274964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99520104000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99520104000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78057.187497                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78057.187497                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4565057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4565057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4452402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4452402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 522485322138                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 522485322138                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.493754                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.493754                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117349.089803                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117349.089803                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3533890                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3533890                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918512                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918512                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92803046991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92803046991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101036.292385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101036.292385                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33075.471698                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33075.471698                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1569000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1569000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.328889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.328889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10601.351351                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10601.351351                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1421000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1421000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.328889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.328889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9601.351351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9601.351351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76966847500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76966847500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99244.958892                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99244.958892                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76191323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76191323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98244.958892                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98244.958892                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.662801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35467044                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2968855                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.946371                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        384358000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.662801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.958213                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.958213                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90683958                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90683958                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1253501735000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68707060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14309583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66137712                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14391049                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11652678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7920848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7920848                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29769788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38937273                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          388                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89114253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131667836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       195040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8905247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229882376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3802207296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5617753344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8321024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    379902848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9808184512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29866603                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244628480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106495207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99602754     93.53%     93.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6829541      6.41%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62911      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106495207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153257335126                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65841047030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44589119405                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4454786204                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          97651759                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4588804320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703972                       # Number of bytes of host memory used
host_op_rate                                    63444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 78037.31                       # Real time elapsed on the host
host_tick_rate                               42739847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945621671                       # Number of instructions simulated
sim_ops                                    4951005769                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.335303                       # Number of seconds simulated
sim_ticks                                3335302585500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.526366                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              406987930                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           408924736                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51127023                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494477608                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            991349                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1000588                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9239                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526381589                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6871                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592032                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51117596                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224534525                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99700447                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1108135969                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759733768                       # Number of instructions committed
system.cpu0.commit.committedOps            1760325930                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6476735585                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271792                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.233410                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6008192345     92.77%     92.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168474320      2.60%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     62018989      0.96%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35363566      0.55%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28523062      0.44%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18286959      0.28%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     34638964      0.53%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21536933      0.33%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99700447      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6476735585                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666662679                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1822008                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403202362                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444970721                       # Number of loads committed
system.cpu0.commit.membars                    1182287                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182866      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813392808     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205594999     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112717959      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26890930      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37616307      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277714194     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365442      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167848559      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78509010      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760325930                       # Class of committed instruction
system.cpu0.commit.refs                     525437205                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759733768                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760325930                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.787658                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.787658                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5205946282                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9538                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326362339                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3271904199                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               290610335                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                980633217                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56869375                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14205                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            121002253                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526381589                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273683022                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6306682548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4872639                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          225                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4021820568                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113757608                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.078974                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291499831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         407979279                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.603400                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6655061462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.604483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.268669                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4527832761     68.04%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1459560396     21.93%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127473832      1.92%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307569230      4.62%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26091599      0.39%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2920785      0.04%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158615371      2.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44989277      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6655061462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781950674                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660062832                       # number of floating regfile writes
system.cpu0.idleCycles                       10208362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57569366                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321739135                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396884                       # Inst execution rate
system.cpu0.iew.exec_refs                  1066637860                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85229481                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3116990012                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            735337347                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            879791                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68645201                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110239641                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2864601543                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            981408379                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54952962                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2645336848                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              27542072                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            526580094                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56869375                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            578421971                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     61578053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181446                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6220029                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    290366626                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29773157                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6220029                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25616315                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31953051                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1780918556                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2185534893                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763525                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1359775454                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.327899                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2199134934                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2690115817                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1133460391                       # number of integer regfile writes
system.cpu0.ipc                              0.264015                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.264015                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184550      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131975450     41.92%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7192      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1000      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223888138      8.29%     50.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                569      0.00%     50.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154088220      5.71%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27177924      1.01%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41143529      1.52%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           677576633     25.09%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374998      0.05%     85.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      320973259     11.89%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83413994      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2700289809                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1081561972                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1974413163                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742673125                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1516899201                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  256322200                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.094924                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6593421      2.57%      2.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                58722      0.02%      2.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               357177      0.14%      2.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3794      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            175641612     68.52%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              304468      0.12%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56331119     21.98%     93.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5673      0.00%     93.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17006361      6.63%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           19852      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1873865487                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10365975761                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1442861768                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2458196462                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2861976690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2700289809                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2624853                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1104275616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28425643                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        844387                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    954515993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6655061462                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.405750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.074655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5435944299     81.68%     81.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          563600466      8.47%     90.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          263904663      3.97%     94.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          139050163      2.09%     96.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148448801      2.23%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58019909      0.87%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           24402800      0.37%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           12104909      0.18%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9585452      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6655061462                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405128                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61662598                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40029493                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           735337347                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110239641                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805719220                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420305110                       # number of misc regfile writes
system.cpu0.numCycles                      6665269824                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5335482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4554351289                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455944374                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             216267184                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369443365                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             463342374                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             42224889                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4348073622                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3086050226                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2576868085                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                973442053                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12286535                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56869375                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            700602016                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1120923716                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1350923859                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2997149763                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        353364                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6975                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                656015903                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6965                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9245287672                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5915773380                       # The number of ROB writes
system.cpu0.timesIdled                          95794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1682                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.516384                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              404263958                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           406228545                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50739853                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        490884261                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            971679                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         974879                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3200                       # Number of indirect misses.
system.cpu1.branchPred.lookups              522617275                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1853                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586691                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50735432                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223039071                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98832769                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766064                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1099910205                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749284105                       # Number of instructions committed
system.cpu1.commit.committedOps            1749872276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6481572905                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.269976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.229073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6015507687     92.81%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167492619      2.58%     95.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61543489      0.95%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     35944468      0.55%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28187002      0.43%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18128751      0.28%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34147480      0.53%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21788640      0.34%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98832769      1.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6481572905                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662903728                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773785                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395064868                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442307936                       # Number of loads committed
system.cpu1.commit.membars                    1173950                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1173950      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808555490     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204087081     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112189392      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26678894      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37352368      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276027434     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210746      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166867193      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78244672      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1749872276                       # Class of committed instruction
system.cpu1.commit.refs                     522350045                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749284105                       # Number of Instructions Simulated
system.cpu1.committedOps                   1749872276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.807536                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.807536                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5228488256                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4437                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324295825                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3250208669                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287237843                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                965059255                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56443569                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11704                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            121368938                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  522617275                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                271931569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6314218050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4840671                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    3993961945                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112895980                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078466                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         287931821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         405235637                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.599652                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6658597861                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.599977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.264791                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4546009281     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1449042731     21.76%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127189283      1.91%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               305525290      4.59%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25852408      0.39%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2904055      0.04%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157447476      2.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44625002      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2335      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6658597861                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                777774691                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656721508                       # number of floating regfile writes
system.cpu1.idleCycles                        1865131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57145842                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319429586                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394530                       # Inst execution rate
system.cpu1.iew.exec_refs                  1058704921                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84795673                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3141696726                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            730479028                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            872313                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68290073                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109612190                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2845979561                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            973909248                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54538983                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2627754920                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28150177                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            522626061                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56443569                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            575219502                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     61122098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1167722                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6172460                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    288171092                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29570081                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6172460                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25424655                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31721187                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1770825529                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2172129008                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.763954                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1352828524                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.326123                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2185631370                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2671538804                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1126015216                       # number of integer regfile writes
system.cpu1.ipc                              0.262637                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262637                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175245      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1124593987     41.93%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 547      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222457167      8.29%     50.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153418683      5.72%     55.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26960189      1.01%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40942640      1.53%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           671823138     25.05%     84.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214652      0.05%     85.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      319079560     11.90%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83143583      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2682293903                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1074764217                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1962885709                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    739056663                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1507095442                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  253637003                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.094560                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6595484      2.60%      2.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                62078      0.02%      2.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               343605      0.14%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3826      0.00%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            173613009     68.45%     71.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              311985      0.12%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              55763223     21.99%     93.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%     93.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         16924480      6.67%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           19284      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1859991444                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10342063970                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1433072345                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2441162249                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2843374335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2682293903                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2605226                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1096107285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28127009                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        839162                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    947075506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6658597861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402832                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.072218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5449316307     81.84%     81.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          558005439      8.38%     90.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          262146920      3.94%     94.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          137717102      2.07%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147421762      2.21%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           57972601      0.87%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           24529324      0.37%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11789927      0.18%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9698479      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6658597861                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402719                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61246032                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39749748                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           730479028                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109612190                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801561613                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417791863                       # number of misc regfile writes
system.cpu1.numCycles                      6660462992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10014719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4577673006                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447387282                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             217713700                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               365709822                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             460113650                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             41868014                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4319334345                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3065811644                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2559973041                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                958774366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12369155                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56443569                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            699726883                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1112585759                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1342079183                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2977255162                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        270215                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6194                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                661616667                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6189                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9232316541                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5877110483                       # The number of ROB writes
system.cpu1.timesIdled                          18271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        150893032                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16113315                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           170865806                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             105492                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              22474927                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    285715977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     568738309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8049249                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2058617                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199640753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    178702754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398988704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      180761371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          279412848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10965909                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3577                       # Transaction distribution
system.membus.trans_dist::CleanEvict        272064122                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           779376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2857                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5509619                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5505718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     279412849                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    853656875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              853656875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18936835328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18936835328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           573229                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         285704701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               285704701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           285704701                       # Request fanout histogram
system.membus.respLayer1.occupancy       1490449325804                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        677058367597                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                902                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          451                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5915668.514412                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7248264.383468                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          451    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     27557500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            451                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3332634619000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2667966500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273583120                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273583120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273583120                       # number of overall hits
system.cpu0.icache.overall_hits::total      273583120                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99901                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99901                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99901                       # number of overall misses
system.cpu0.icache.overall_misses::total        99901                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7766974987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7766974987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7766974987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7766974987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273683021                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273683021                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273683021                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273683021                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000365                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000365                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77746.719122                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77746.719122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77746.719122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77746.719122                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7620                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              159                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.924528                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89620                       # number of writebacks
system.cpu0.icache.writebacks::total            89620                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10281                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10281                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10281                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10281                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89620                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89620                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7056954987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7056954987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7056954987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7056954987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78743.081756                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78743.081756                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78743.081756                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78743.081756                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89620                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273583120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273583120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99901                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99901                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7766974987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7766974987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273683021                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273683021                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77746.719122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77746.719122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10281                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10281                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7056954987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7056954987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78743.081756                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78743.081756                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273672994                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89652                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3052.614487                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547455662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547455662                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    381681010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       381681010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    381681010                       # number of overall hits
system.cpu0.dcache.overall_hits::total      381681010                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    282755256                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     282755256                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    282755256                       # number of overall misses
system.cpu0.dcache.overall_misses::total    282755256                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23884745565220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23884745565220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23884745565220                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23884745565220                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    664436266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    664436266                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    664436266                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    664436266                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.425557                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.425557                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.425557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.425557                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84471.446802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84471.446802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84471.446802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84471.446802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3927875872                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2005350                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         63814579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          28173                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.551387                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.179853                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98951439                       # number of writebacks
system.cpu0.dcache.writebacks::total         98951439                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    183382160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    183382160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    183382160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    183382160                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99373096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99373096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99373096                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99373096                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10806724741428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10806724741428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10806724741428                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10806724741428                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149560                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108748.999240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108748.999240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108748.999240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108748.999240                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98951180                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    334656860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      334656860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    249908840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    249908840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 21771574698000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 21771574698000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    584565700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584565700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.427512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.427512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87118.065523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87118.065523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    154693771                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    154693771                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95215069                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95215069                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10418406657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10418406657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109419.724912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109419.724912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47024150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47024150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32846416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32846416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2113170867220                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2113170867220                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79870566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79870566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.411246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.411246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64334.899345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64334.899345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28688389                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28688389                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4158027                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4158027                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 388318083928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 388318083928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93389.986147                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93389.986147                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1084                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1084                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36871000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36871000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.258526                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.258526                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34013.837638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34013.837638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1059                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1059                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        25360                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        25360                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2614                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2614                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6336500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6336500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.326289                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.326289                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5005.134281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5005.134281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.326289                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.326289                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4005.134281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4005.134281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3079                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3079                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588953                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588953                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  10171430497                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  10171430497                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17270.360278                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17270.360278                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   9582477497                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   9582477497                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16270.360278                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16270.360278                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948217                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          481911682                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99604396                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.838257                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948217                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1429677106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1429677106                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7018                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10452798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10437843                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20900617                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7018                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10452798                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2958                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10437843                       # number of overall hits
system.l2.overall_hits::total                20900617                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88505147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          88185856                       # number of demand (read+write) misses
system.l2.demand_misses::total              176790444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82603                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88505147                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16838                       # number of overall misses
system.l2.overall_misses::.cpu1.data         88185856                       # number of overall misses
system.l2.overall_misses::total             176790444                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6832781475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10486625130928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1421302997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10472259097172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20967138312572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6832781475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10486625130928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1421302997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10472259097172                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20967138312572                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98957945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98623699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197691061                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98957945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98623699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197691061                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.921692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.850576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.921692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.850576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82718.321066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118486.048398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84410.440492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118752.139767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118598.821510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82718.321066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118486.048398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84410.440492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118752.139767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118598.821510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           83799879                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3449945                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.290207                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 106465196                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10965904                       # number of writebacks
system.l2.writebacks::total                  10965904                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         928591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         934185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1863164                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        928591                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        934185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1863164                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     87576556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     87251671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         174927280                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     87576556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     87251671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    118802586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        293729866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5999158976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9552025258734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1246921498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9540580425178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19099851764386                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5999158976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9552025258734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1246921498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9540580425178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 11652044367307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 30751896131693                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.919628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.884988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.840321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.919628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.884988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.840321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.485802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72789.426776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109070.574307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74957.709528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109345.532479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109187.382119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72789.426776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109070.574307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74957.709528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109345.532479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98079.046590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104694.481874                       # average overall mshr miss latency
system.l2.replacements                      454855384                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14426178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14426178                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14426183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14426183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176876092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176876092                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3577                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3577                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176879669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176879669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000020                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000020                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3577                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3577                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000020                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000020                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    118802586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      118802586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 11652044367307                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 11652044367307                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98079.046590                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98079.046590                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           31865                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           32033                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                63898                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        107380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        106274                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             213654                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    894912410                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data   1005724933                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1900637343                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       139245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       138307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           277552                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.771159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.768392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.769780                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8334.069752                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9463.508789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8895.865947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         7491                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8409                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           15900                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        99889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        97865                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        197754                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2518343973                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2543492526                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5061836499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.717361                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.707593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.712494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25211.424411                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25989.807653                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25596.632680                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       630500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       561000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1191500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.255814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.370690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.321782                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 28659.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13046.511628                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 18330.769231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       415500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       848500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1264000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.244186                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.370690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.316832                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19732.558140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1344335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1365357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2709692                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2795145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2742338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5537483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 365679151665                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 376192697516                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  741871849181                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4139480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4107695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8247175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.675241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.667610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.671440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 130826.540900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 137179.551724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133972.754261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18086                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2779973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2724252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5504225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 336891532174                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 347786812065                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 684678344239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.671575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.663207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.667407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121185.181358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 127663.230885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124391.416455                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6832781475                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1421302997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8254084472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.921692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.850576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82718.321066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84410.440492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83004.841786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          185                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5999158976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1246921498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7246080474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.919628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.840321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72789.426776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74957.709528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73153.569039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9108463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9072486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18180949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85710002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85443518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       171153520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10120945979263                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10096066399656                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20217012378919                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94818465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94516004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189334469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.904011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118083.604516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118160.705879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118122.095175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       913419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       916099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1829518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     84796583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     84527419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    169324002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9215133726560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9192793613113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18407927339673                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.894305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.894312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108673.408769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108755.167517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108714.223159                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   497319451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 454855448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.093357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.770187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.017037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.931103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.683817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.593366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.402659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.166935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3569098536                       # Number of tag accesses
system.l2.tags.data_accesses               3569098536                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5274688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5605568512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1064640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5584770240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7038110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18234788224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5274688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1064640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6339328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    701818176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       701818176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       87587008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       87262035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    109970471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           284918566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10965909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10965909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1581472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1680677650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           319203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1674441853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2110186396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5467206575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1581472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       319203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1900676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210421141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210421141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210421141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1581472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1680677650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          319203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1674441853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2110186396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5677627716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9932985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  87030524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  86739750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 109143381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182188250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       619985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       619985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           369075778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9364126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   284918567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10969486                       # Number of write requests accepted
system.mem_ctrls.readBursts                 284918567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10969486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1905859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1036501                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          16906296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          17137965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          17785530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18016487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          18510712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          18563905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          18121149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          17966633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          17627125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          17399527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         17561894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         18037648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         17207229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         17547864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17237529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         17385215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            615273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            613252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            590807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            623840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            634425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            639823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            615283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            647435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            615754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           643011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           616689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           615595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           615373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           615562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           615546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14680799573228                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1415063540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19987287848228                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51873.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70623.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                157035371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9288381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             284918567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10969486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8969818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19681230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                28189630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                33072703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30830367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25359032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18888289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                14763529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12802865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                12201597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13609268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               22163479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               13870596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                8715850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7385328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5848685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                4019877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2091707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 444201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 104657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 336648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 507976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 585527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 614495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 624148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 627735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 630771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 637512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 650719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 670530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 659876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 649159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 644077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 640478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 637393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 634607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  85752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    126621938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.066947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.883186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.161770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     90691629     71.62%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20739129     16.38%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3288819      2.60%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1970526      1.56%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1737108      1.37%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1667745      1.32%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1599609      1.26%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1155863      0.91%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3771510      2.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    126621938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       619985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     456.483026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    209.388851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    431.244678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        318301     51.34%     51.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1835      0.30%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3097      0.50%     52.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         7036      1.13%     53.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        21734      3.51%     56.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        52972      8.54%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        77383     12.48%     77.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        70304     11.34%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        42056      6.78%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        18038      2.91%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         5583      0.90%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1335      0.22%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          262      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           42      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        619985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       619985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.243506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           613785     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2052      0.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2557      0.41%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              817      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              448      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              180      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              122      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        619985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18112813312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               121974976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               635710720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18234788288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            702047104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5430.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5467.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3335302578500                       # Total gap between requests
system.mem_ctrls.avgGap                      11272.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5274752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5569953536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1064640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5551344000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6985176384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    635710720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1581491.293453140883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1669999465.780104160309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 319203.422390654916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1664419901.250965595245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2094315644.513807058334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190600613.798492789268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     87587008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     87262035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    109970471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10969486                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2590222322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5912979460869                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    556286510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5914320654807                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8156841223720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 83020694795739                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31427.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67509.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33440.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67776.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74173.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7568330.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         447233178000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         237710075295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        999628781340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26021517300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     263285961120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1508570927340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10380675360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3492831115755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1047.230656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7212162228                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 111373080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3216717343272                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         456847437900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         242820179415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1021081946640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        25828638300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     263285961120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1510404513600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8836602720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3529105279695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1058.106480                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4101739488                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 111373080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3219827766012                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1272                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          637                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7961393.249608                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10540008.064531                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67640500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            637                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3330231178000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5071407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    271909703                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       271909703                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    271909703                       # number of overall hits
system.cpu1.icache.overall_hits::total      271909703                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21866                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21866                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21866                       # number of overall misses
system.cpu1.icache.overall_misses::total        21866                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1632022000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1632022000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1632022000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1632022000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    271931569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    271931569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    271931569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    271931569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000080                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000080                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74637.427970                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74637.427970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74637.427970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74637.427970                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19796                       # number of writebacks
system.cpu1.icache.writebacks::total            19796                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2070                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2070                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19796                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19796                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19796                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19796                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1486756000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1486756000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1486756000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1486756000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75103.859366                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75103.859366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75103.859366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75103.859366                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19796                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    271909703                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      271909703                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1632022000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1632022000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    271931569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    271931569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74637.427970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74637.427970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2070                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2070                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19796                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19796                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1486756000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1486756000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75103.859366                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75103.859366                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274010958                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19828                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13819.394694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        543882934                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       543882934                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373304378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373304378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373304378                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373304378                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    286834759                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     286834759                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    286834759                       # number of overall misses
system.cpu1.dcache.overall_misses::total    286834759                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 24211828871179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 24211828871179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 24211828871179                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 24211828871179                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660139137                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660139137                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660139137                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660139137                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.434507                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.434507                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.434507                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.434507                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84410.372563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84410.372563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84410.372563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84410.372563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3888266013                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1956449                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         63326808                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          27332                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.580894                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98596210                       # number of writebacks
system.cpu1.dcache.writebacks::total         98596210                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    187802143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    187802143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    187802143                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    187802143                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99032616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99032616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99032616                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99032616                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10792343745039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10792343745039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10792343745039                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10792343745039                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150018                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108977.669993                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108977.669993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108977.669993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108977.669993                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98596058                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    329932436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      329932436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    250755411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    250755411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 21825134115500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 21825134115500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    580687847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    580687847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.431825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.431825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87037.540001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87037.540001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    155847179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    155847179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94908232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94908232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10393026162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10393026162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109506.055939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109506.055939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43371942                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43371942                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     36079348                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     36079348                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2386694755679                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2386694755679                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79451290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79451290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.454107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.454107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66151.271793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66151.271793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     31954964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     31954964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4124384                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4124384                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 399317582539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 399317582539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96818.720696                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96818.720696                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3751                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3751                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          857                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          857                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37939000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37939000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.185981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.185981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44269.544924                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44269.544924                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011285                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011285                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2365                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2365                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1731                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1731                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8844000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8844000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5109.185442                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5109.185442                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1730                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1730                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7115000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7115000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.422363                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.422363                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4112.716763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4112.716763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2032                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2032                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  10144328500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  10144328500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586691                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586691                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996537                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996537                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17350.846391                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17350.846391                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584659                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584659                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   9559669500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   9559669500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16350.846391                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16350.846391                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937075                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          473184723                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99261806                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.767037                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998034                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420730839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420730839                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3335302585500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190233473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25392087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183229972                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       443890655                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        205686443                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          844087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2995                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         847082                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8742492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8742492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190124057                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       268861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298079910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    297040954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595449113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11471360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12666204672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2533888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12622081920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25302291840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       662398331                       # Total snoops (count)
system.tol2bus.snoopTraffic                 784121920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        860991910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.222931                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              671108461     77.95%     77.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1              187824832     21.81%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2058617      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          860991910                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397911092868                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149780192885                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134543772                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149249414341                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29804778                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1643406                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
