<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.07.29.19:32:38"
 outputDirectory="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SG280LU2F50E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="jtag" kind="conduit" start="0">
   <property name="associatedClock" value="tck" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tdi" direction="output" role="tdi" width="1" />
   <port name="tdo" direction="input" role="tdo" width="1" />
   <port name="ir_in" direction="output" role="ir_in" width="1" />
   <port name="ir_out" direction="input" role="ir_out" width="1" />
   <port
       name="virtual_state_cdr"
       direction="output"
       role="virtual_state_cdr"
       width="1" />
   <port
       name="virtual_state_sdr"
       direction="output"
       role="virtual_state_sdr"
       width="1" />
   <port
       name="virtual_state_e1dr"
       direction="output"
       role="virtual_state_e1dr"
       width="1" />
   <port
       name="virtual_state_pdr"
       direction="output"
       role="virtual_state_pdr"
       width="1" />
   <port
       name="virtual_state_e2dr"
       direction="output"
       role="virtual_state_e2dr"
       width="1" />
   <port
       name="virtual_state_udr"
       direction="output"
       role="virtual_state_udr"
       width="1" />
   <port
       name="virtual_state_cir"
       direction="output"
       role="virtual_state_cir"
       width="1" />
   <port
       name="virtual_state_uir"
       direction="output"
       role="virtual_state_uir"
       width="1" />
   <port name="tms" direction="output" role="tms" width="1" />
   <port
       name="jtag_state_tlr"
       direction="output"
       role="jtag_state_tlr"
       width="1" />
   <port
       name="jtag_state_rti"
       direction="output"
       role="jtag_state_rti"
       width="1" />
   <port
       name="jtag_state_sdrs"
       direction="output"
       role="jtag_state_sdrs"
       width="1" />
   <port
       name="jtag_state_cdr"
       direction="output"
       role="jtag_state_cdr"
       width="1" />
   <port
       name="jtag_state_sdr"
       direction="output"
       role="jtag_state_sdr"
       width="1" />
   <port
       name="jtag_state_e1dr"
       direction="output"
       role="jtag_state_e1dr"
       width="1" />
   <port
       name="jtag_state_pdr"
       direction="output"
       role="jtag_state_pdr"
       width="1" />
   <port
       name="jtag_state_e2dr"
       direction="output"
       role="jtag_state_e2dr"
       width="1" />
   <port
       name="jtag_state_udr"
       direction="output"
       role="jtag_state_udr"
       width="1" />
   <port
       name="jtag_state_sirs"
       direction="output"
       role="jtag_state_sirs"
       width="1" />
   <port
       name="jtag_state_cir"
       direction="output"
       role="jtag_state_cir"
       width="1" />
   <port
       name="jtag_state_sir"
       direction="output"
       role="jtag_state_sir"
       width="1" />
   <port
       name="jtag_state_e1ir"
       direction="output"
       role="jtag_state_e1ir"
       width="1" />
   <port
       name="jtag_state_pir"
       direction="output"
       role="jtag_state_pir"
       width="1" />
   <port
       name="jtag_state_e2ir"
       direction="output"
       role="jtag_state_e2ir"
       width="1" />
   <port
       name="jtag_state_uir"
       direction="output"
       role="jtag_state_uir"
       width="1" />
  </interface>
  <interface name="tck" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tck" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="vJTAG" version="1.0" name="vJTAG">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SG280LU2F50E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG/synth/vJTAG.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG/synth/vJTAG.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="vJTAG">"Generating: vJTAG"</message>
   <message level="Info" culprit="vJTAG">"Generating: sld_virtual_jtag"</message>
  </messages>
 </entity>
 <entity kind="altera_virtual_jtag" version="19.2.0" name="sld_virtual_jtag">
  <parameter name="sld_auto_instance_index" value="YES" />
  <parameter name="sld_instance_index" value="0" />
  <parameter name="CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS" value="true" />
  <parameter name="device_family" value="Stratix 10" />
  <parameter name="gui_use_auto_index" value="true" />
  <parameter name="sld_ir_width" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vJTAG" as="virtual_jtag_0" />
  <messages>
   <message level="Info" culprit="vJTAG">"Generating: sld_virtual_jtag"</message>
  </messages>
 </entity>
</deploy>
