0.6
2017.4
Jan 30 2018
15:35:49
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/AESL_automem_bias.v,1524482619,systemVerilog,,,,AESL_automem_bias,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/AESL_automem_image_r.v,1524482619,systemVerilog,,,,AESL_automem_image_r,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/AESL_automem_output_r.v,1524482619,systemVerilog,,,,AESL_automem_output_r,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/AESL_automem_weight.v,1524482619,systemVerilog,,,,AESL_automem_weight,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/conv2d.autotb.v,1524482619,systemVerilog,,,,apatb_conv2d_top,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/conv2d.v,1524482540,systemVerilog,,,,conv2d,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/conv2d_fadd_32ns_bkb.v,1524482541,systemVerilog,,,,conv2d_fadd_32ns_bkb,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/conv2d_fcmp_32ns_dEe.v,1524482541,systemVerilog,,,,conv2d_fcmp_32ns_dEe,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/conv2d_fmul_32ns_cud.v,1524482541,systemVerilog,,,,conv2d_fmul_32ns_cud,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/ip/xil_defaultlib/conv2d_ap_fadd_3_full_dsp_32.vhd,1524482691,vhdl,,,,conv2d_ap_fadd_3_full_dsp_32,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/ip/xil_defaultlib/conv2d_ap_fcmp_0_no_dsp_32.vhd,1524482684,vhdl,,,,conv2d_ap_fcmp_0_no_dsp_32,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/ip/xil_defaultlib/conv2d_ap_fmul_2_max_dsp_32.vhd,1524482675,vhdl,,,,conv2d_ap_fmul_2_max_dsp_32,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
