Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  7 20:59:59 2022
| Host         : DESKTOP-0RQFACS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Blinky_timing_summary_routed.rpt -pb Blinky_timing_summary_routed.pb -rpx Blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : Blinky
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.172        0.000                      0                   54        0.104        0.000                      0                   54        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.172        0.000                      0                   54        0.104        0.000                      0                   54        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.828ns (30.463%)  route 1.890ns (69.537%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 9.927 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.213    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.669 f  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.488    counter/count_reg_n_0_[21]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  counter/count[26]_i_5/O
                         net (fo=1, routed)           0.578     7.190    counter/count[26]_i_5_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.314 r  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.494     7.807    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.124     7.931 r  counter/blink_i_1/O
                         net (fo=1, routed)           0.000     7.931    counter_n_0
    SLICE_X1Y47          FDRE                                         r  blink_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    N11                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     6.448 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868     8.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.407 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520     9.927    clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  blink_reg/C  (IS_INVERTED)
                         clock pessimism              0.179    10.107    
                         clock uncertainty           -0.035    10.071    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.032    10.103    blink_reg
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.225    counter/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.681 r  counter/count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.502    counter/count_reg_n_0_[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  counter/count[26]_i_6/O
                         net (fo=1, routed)           0.544     7.170    counter/count[26]_i_6_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.294 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.100    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.224 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.816     9.041    counter/count[26]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.917    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
                         clock pessimism              0.179    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.225    counter/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.681 r  counter/count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.502    counter/count_reg_n_0_[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  counter/count[26]_i_6/O
                         net (fo=1, routed)           0.544     7.170    counter/count[26]_i_6_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.294 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.100    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.224 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.816     9.041    counter/count[26]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.917    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[22]/C
                         clock pessimism              0.179    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.225    counter/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.681 r  counter/count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.502    counter/count_reg_n_0_[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  counter/count[26]_i_6/O
                         net (fo=1, routed)           0.544     7.170    counter/count[26]_i_6_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.294 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.100    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.224 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.816     9.041    counter/count[26]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.917    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[23]/C
                         clock pessimism              0.179    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.225    counter/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.681 r  counter/count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.502    counter/count_reg_n_0_[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  counter/count[26]_i_6/O
                         net (fo=1, routed)           0.544     7.170    counter/count[26]_i_6_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.294 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.100    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.224 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.816     9.041    counter/count[26]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.917    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[24]/C
                         clock pessimism              0.179    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.466%)  route 2.857ns (77.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.213    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.669 r  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.488    counter/count_reg_n_0_[21]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.612 f  counter/count[26]_i_5/O
                         net (fo=1, routed)           0.578     7.190    counter/count[26]_i_5_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.314 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.120    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.244 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.655     8.899    counter/count[26]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.927    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[10]/C
                         clock pessimism              0.179    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.642    counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.466%)  route 2.857ns (77.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.213    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.669 r  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.488    counter/count_reg_n_0_[21]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.612 f  counter/count[26]_i_5/O
                         net (fo=1, routed)           0.578     7.190    counter/count[26]_i_5_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.314 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.120    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.244 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.655     8.899    counter/count[26]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.927    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[11]/C
                         clock pessimism              0.179    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.642    counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.466%)  route 2.857ns (77.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.213    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.669 r  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.488    counter/count_reg_n_0_[21]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.612 f  counter/count[26]_i_5/O
                         net (fo=1, routed)           0.578     7.190    counter/count[26]_i_5_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.314 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.120    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.244 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.655     8.899    counter/count[26]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.927    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[12]/C
                         clock pessimism              0.179    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.642    counter/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.466%)  route 2.857ns (77.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.213    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.669 r  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.488    counter/count_reg_n_0_[21]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.612 f  counter/count[26]_i_5/O
                         net (fo=1, routed)           0.578     7.190    counter/count[26]_i_5_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.314 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.120    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.244 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.655     8.899    counter/count[26]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.927    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[9]/C
                         clock pessimism              0.179    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.642    counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.828ns (22.632%)  route 2.830ns (77.368%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.225    counter/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.681 r  counter/count_reg[1]/Q
                         net (fo=2, routed)           0.821     6.502    counter/count_reg_n_0_[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  counter/count[26]_i_6/O
                         net (fo=1, routed)           0.544     7.170    counter/count[26]_i_6_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.294 f  counter/count[26]_i_2/O
                         net (fo=2, routed)           0.806     8.100    counter/count[26]_i_2_n_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.224 r  counter/count[26]_i_1/O
                         net (fo=26, routed)          0.659     8.883    counter/count[26]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.917    counter/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[25]/C
                         clock pessimism              0.179    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y51          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  5.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.296ns  (logic 0.331ns (14.429%)  route 1.965ns (85.571%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 7.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    N11                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     5.286 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.965     7.251    counter/clk_IBUF
    SLICE_X1Y47          LUT5 (Prop_lut5_I3_O)        0.045     7.296 r  counter/blink_i_1/O
                         net (fo=1, routed)           0.000     7.296    counter_n_0
    SLICE_X1Y47          FDRE                                         r  blink_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    N11                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     5.475 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     6.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.192 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     7.059    clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  blink_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.059    
                         clock uncertainty            0.035     7.094    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.098     7.192    blink_reg
  -------------------------------------------------------------------
                         required time                         -7.192    
                         arrival time                           7.296    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.030 r  counter/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.030    counter/data0[21]
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[21]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.041 r  counter/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.041    counter/data0[23]
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[23]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.066 r  counter/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.066    counter/data0[22]
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[22]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.066 r  counter/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.066    counter/data0[24]
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  counter/count_reg[24]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  counter/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    counter/count0_carry__4_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.069 r  counter/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.069    counter/data0[25]
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[25]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.976 r  counter/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.976    counter/count0_carry__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  counter/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    counter/count0_carry__4_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.105 r  counter/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.105    counter/data0[26]
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.057    counter/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  counter/count_reg[26]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.916    counter/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.683 f  counter/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.851    counter/count_reg_n_0_[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.042     1.893 r  counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    counter/count[0]
    SLICE_X1Y48          FDRE                                         r  counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.059    counter/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  counter/count_reg[0]/C
                         clock pessimism             -0.517     1.542    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.105     1.647    counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[11]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.927 r  counter/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.927    counter/data0[11]
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.059    counter/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  counter/count_reg[11]/C
                         clock pessimism             -0.517     1.542    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105     1.647    counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.542    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  counter/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.816    counter/count_reg_n_0_[19]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.927 r  counter/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.927    counter/data0[19]
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.059    counter/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  counter/count_reg[19]/C
                         clock pessimism             -0.517     1.542    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.105     1.647    counter/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    blink_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48    counter/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47    counter/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47    counter/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47    counter/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    counter/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    counter/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    counter/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    blink_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    blink_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    counter/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    counter/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    counter/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    counter/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    counter/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    counter/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    counter/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    counter/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    counter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    counter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    counter/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    counter/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    counter/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    counter/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    counter/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    counter/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    counter/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    counter/count_reg[18]/C



