<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>AND (shifted register) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">AND (shifted register)</h2><p class="aml">Bitwise AND (shifted register) performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="2"/><td class="droppedname">N</td><td colspan="5"/><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0)</span></h4><a id="AND_32_log_shift"/><p class="asm-code">AND  <a href="#sa_wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#sa_wn" title="First 32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn></a>, <a href="#sa_wm" title="Second 32-bit general-purpose source register (field &quot;Rm&quot;)">&lt;Wm></a>{, <a href="#sa_shift" title="Optional shift applied to final source, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR,ROR]">&lt;shift></a> #<a href="#sa_amount" title="Shift amount [0-31], default 0 (field &quot;imm6&quot;)">&lt;amount></a>}</p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1)</span></h4><a id="AND_64_log_shift"/><p class="asm-code">AND  <a href="#sa_xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#sa_xn" title="First 64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn></a>, <a href="#sa_xm" title="Second 64-bit general-purpose source register (field &quot;Rm&quot;)">&lt;Xm></a>{, <a href="#sa_shift" title="Optional shift applied to final source, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR,ROR]">&lt;shift></a> #<a href="#sa_amount_1" title="Shift amount [0-63], default 0 (field &quot;imm6&quot;)">&lt;amount></a>}</p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
integer datasize = if sf == '1' then 64 else 32;
<ins>if sf == '0' &amp;&amp; imm6&lt;5> == '1' then UNDEFINED;</ins><del>boolean setflags;</del>

<a href="shared_pseudocode.html#LogicalOp" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp</del></a><del> op;
case opc of
    when '00' op = </del><a href="shared_pseudocode.html#LogicalOp_AND" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_AND</del></a><del>; setflags = FALSE;
    when '01' op = </del><a href="shared_pseudocode.html#LogicalOp_ORR" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_ORR</del></a><del>; setflags = FALSE;
    when '10' op = </del><a href="shared_pseudocode.html#LogicalOp_EOR" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_EOR</del></a><del>; setflags = FALSE;
    when '11' op = </del><a href="shared_pseudocode.html#LogicalOp_AND" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_AND</del></a><del>; setflags = TRUE;

if sf == '0' &amp;&amp; imm6&lt;5> == '1' then UNDEFINED;

</del><a href="shared_pseudocode.html#ShiftType" title="enumeration ShiftType   {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR}">ShiftType</a> shift_type = <a href="shared_pseudocode.html#impl-aarch64.DecodeShift.1" title="function: ShiftType DecodeShift(bits(2) op)">DecodeShift</a>(shift);
integer shift_amount = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(imm6);</ins><del>(imm6);
boolean invert = (N == '1');</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd></td><td><a id="sa_wd"/><p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn></td><td><a id="sa_wn"/><p class="aml">Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm></td><td><a id="sa_wm"/><p class="aml">Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd></td><td><a id="sa_xd"/><p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn></td><td><a id="sa_xn"/><p class="aml">Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm></td><td><a id="sa_xm"/><p class="aml">Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td><a id="sa_shift"/><p>Is the optional shift to be applied to the final source, defaulting to LSL and 
      encoded in
      <q>shift</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">shift</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount></td><td><a id="sa_amount"/><p class="aml">For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.</p></td></tr><tr><td/><td><a id="sa_amount_1"/><p class="aml">For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(datasize) operand1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, datasize];
bits(datasize) operand2 = <a href="shared_pseudocode.html#impl-aarch64.ShiftReg.4" title="function: bits(N) ShiftReg(integer reg, ShiftType shiftype, integer amount, integer N)">ShiftReg</a>(m, shift_type, shift_amount, datasize);
bits(datasize) result;

<ins>result = operand1 AND operand2;</ins><del>if invert then operand2 = NOT(operand2);

case op of
    when</del>
<a href="shared_pseudocode.html#LogicalOp_AND" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_AND</del></a><del> result = operand1 AND operand2;
    when </del><a href="shared_pseudocode.html#LogicalOp_ORR" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_ORR</del></a><del> result = operand1 OR  operand2;
    when </del><a href="shared_pseudocode.html#LogicalOp_EOR" title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}"><del>LogicalOp_EOR</del></a><del> result = operand1 EOR operand2;

if setflags then
    PSTATE.&lt;N,Z,C,V> = result&lt;datasize-1>:</del><a href="shared_pseudocode.html#impl-shared.IsZeroBit.1" title="function: bit IsZeroBit(bits(N) x)"><del>IsZeroBit</del></a><del>(result):'00';

</del><a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, datasize] = result;</p></div><h3>Operational information</h3><p class="aml">If PSTATE.DIT is 1:</p><ul><li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li></ul><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.62, AdvSIMD v29.12, pseudocode v2023-03_rel, sve v2023-03_rc3b
      ; Build timestamp: <ins>2023-03-31T11</ins><del>2023-03-31T10</del>:<ins>36</ins><del>41</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>