
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101161                       # Number of seconds simulated
sim_ticks                                101161399428                       # Number of ticks simulated
final_tick                               627348384192                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168008                       # Simulator instruction rate (inst/s)
host_op_rate                                   210721                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1926963                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340240                       # Number of bytes of host memory used
host_seconds                                 52497.83                       # Real time elapsed on the host
sim_insts                                  8820055289                       # Number of instructions simulated
sim_ops                                   11062381760                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       943360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2555776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1200896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2800512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2573568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       947072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       942976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1714048                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13718528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4873216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4873216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7370                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19967                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9382                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        21879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        20106                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13391                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107176                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           38072                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                38072                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9325296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25264340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11871089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27683603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     25440217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        50612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9361990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9321500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16943696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135610303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        50612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             398571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48172683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48172683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48172683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9325296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25264340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11871089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27683603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     25440217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        50612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9361990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9321500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16943696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183782985                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22061901                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18367352                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001635                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8464955                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8081192                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2372632                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93081                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191882243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120987133                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22061901                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453824                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25224948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5572696                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6033519                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11913600                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1913376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226693595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201468647     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1548042      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1951026      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093211      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1309127      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1686141      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1948609      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          893871      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12794921      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226693595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090942                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498724                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190751356                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7273039                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25105036                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11827                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3552335                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359599                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          550                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147905147                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3552335                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190945115                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618493                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6113247                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24923113                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       541288                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146993914                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77693                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205277401                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683572935                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683572935                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33390867                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35634                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18586                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1904047                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13770040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7201022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80393                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1637877                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143508932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137724529                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       127765                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17323855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35223943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1375                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226693595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168330751     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618253     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10889043      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097787      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8264801      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540987      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499199      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346696      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106078      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226693595                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938643     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        129745     10.89%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122801     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116028647     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883024      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12616845      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178966      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137724529                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567718                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1191189                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008649                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503461606                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160869211                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134141623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138915718                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101826                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2598106                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          660                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       101686                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3552335                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470741                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59073                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143544702                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       111858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13770040                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7201022                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18587                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          660                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310098                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135325608                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414400                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2398920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592680                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19143427                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178280                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557829                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134142092                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134141623                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80383941                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215898095                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552949                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372324                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20321934                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018781                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223141260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170988443     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26433499     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592663      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4780837      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4373903      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834598      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1819270      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       866629      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2451418      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223141260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2451418                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364234379                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290642848                       # The number of ROB writes
system.switch_cpus0.timesIdled                2908485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15899690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.425933                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.425933                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412213                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412213                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608897403                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187439911                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136784417                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19767800                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16163365                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1928223                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8381527                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7821429                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2036355                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85919                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191938805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112104260                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19767800                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9857784                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23508560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5577581                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3239920                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11798512                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1944032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222294293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198785733     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1275866      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2016676      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3196384      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1336760      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1505422      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1578979      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1032870      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11565603      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222294293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462108                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190231554                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4961159                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23435586                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        59465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3606527                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3244228                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136918012                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2973                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3606527                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190508266                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1599728                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2564739                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23221665                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       793366                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136842864                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17344                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        236874                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       297361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        25761                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189967626                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636582192                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636582192                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162424417                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27543203                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34792                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19084                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2426036                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13049492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7011625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       212429                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1589441                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136660284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129435020                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159162                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17190055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38117839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222294293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167712726     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21908331      9.86%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11983736      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8161097      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7635467      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2207225      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1702235      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       583285      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       400191      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222294293                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          30186     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93254     38.60%     51.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118155     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108428085     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2043841      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15705      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11968817      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6978572      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129435020                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533547                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             241595                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    481565090                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153886656                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127364669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129676615                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       393629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2329264                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1460                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       196642                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8052                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3606527                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1098549                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116557                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136695306                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13049492                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7011625                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19063                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1460                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1098484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2225386                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127603032                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11256861                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1831988                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18233845                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17958835                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6976984                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525996                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127365647                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127364669                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74467735                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        194537997                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525013                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382793                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95407758                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116945607                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19749893                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218687766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171207697     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22993491     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8954296      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4822223      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3615258      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2015891      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1242192      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1110528      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2726190      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218687766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95407758                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116945607                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17535209                       # Number of memory references committed
system.switch_cpus1.commit.loads             10720227                       # Number of loads committed
system.switch_cpus1.commit.membars              15804                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16786997                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105376800                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2375744                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2726190                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352656439                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276997720                       # The number of ROB writes
system.switch_cpus1.timesIdled                3089379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20298992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95407758                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116945607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95407758                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.542700                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.542700                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393283                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393283                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575454810                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176548004                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127702232                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31648                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               242593284                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20080484                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16430019                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1962394                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8210336                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7894455                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2075056                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89368                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193420349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112333474                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20080484                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9969511                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23436989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5362809                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4105495                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11833242                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1964309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224337734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200900745     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1087540      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1730309      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2352634      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2416917      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2044878      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1144647      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1708291      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10951773      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224337734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082774                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463053                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191453384                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6089047                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23395503                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25269                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3374530                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3305897                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137834732                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1976                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3374530                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191973777                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1293453                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3593911                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22907026                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1195034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137791427                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        162755                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    192285228                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    641022266                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    641022266                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166695921                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25589288                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34129                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17741                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3576577                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12887510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6990639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82033                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1682584                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137639120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130709528                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17879                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15219038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36450377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224337734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582646                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273440                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169014374     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22767413     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11515561      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8686912      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6828910      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2759992      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1738346      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       905227      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       120999      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224337734                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24918     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79556     36.69%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112378     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109932496     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1952982      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16384      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11839062      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6968604      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130709528                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538801                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216852                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    485991521                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152892937                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128749350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130926380                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264560                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2058191                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          532                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101316                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3374530                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1022577                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116600                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137673508                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12887510                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6990639                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17745                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          532                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1142341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1102979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2245320                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128904759                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11138191                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1804769                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18106532                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18316052                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6968341                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531362                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128749575                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128749350                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73902280                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        199144133                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530721                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371099                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97172809                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119570145                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18103358                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33051                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1987176                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220963204                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541131                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389801                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171900843     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24325774     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9180966      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4378862      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3696501      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2117287      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1846824      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       836706      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2679441      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220963204                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97172809                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119570145                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17718632                       # Number of memory references committed
system.switch_cpus2.commit.loads             10829314                       # Number of loads committed
system.switch_cpus2.commit.membars              16488                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17242106                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107731339                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2462202                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2679441                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355956590                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278721617                       # The number of ROB writes
system.switch_cpus2.timesIdled                2930231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18255550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97172809                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119570145                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97172809                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.496514                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.496514                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400559                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400559                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       580159118                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179346720                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127781987                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33022                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18921636                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17072885                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1000686                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8162173                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6781478                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1048772                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        44432                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    200916888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             119091717                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18921636                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7830250                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23553740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3116808                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4341168                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11537734                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1006198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230902863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.933061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       207349123     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          839963      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1716521      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          721215      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3919493      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3485181      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          686770      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1413728      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10770869      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230902863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077997                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490911                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199836113                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5433889                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23468031                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        74261                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2090564                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1661259                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          503                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139660285                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2765                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2090564                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200036870                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3777496                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1020229                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23351633                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       626066                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     139588928                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        262584                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       227920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         6120                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    163896390                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    657532322                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    657532322                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    145532957                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        18363415                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16209                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8179                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1581469                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     32961043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16677073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       151739                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       807497                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         139318568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16259                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        134088474                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        67532                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10566561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     25101242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230902863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580714                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378196                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    183271899     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14253796      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11714841      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5057076      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6403868      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6216215      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3533192      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       277739      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       174237      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230902863                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         339167     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2648728     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        76895      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     84116486     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1169275      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8028      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     32154879     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16639806     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     134088474                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552730                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3064790                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022856                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    502212131                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    149904809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132947682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137153264                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       240710                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1260431                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          547                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3428                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       101944                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        11876                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2090564                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3432334                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       171092                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    139334913                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     32961043                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16677073                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8181                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        116307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          108                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3428                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       589331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       582893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1172224                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    133147571                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     32044573                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       940901                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            48682730                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17445190                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16638157                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548851                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             132951783                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132947682                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71791421                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        141406126                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548027                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507697                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    108021260                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126942846                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12404551                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16181                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1022757                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    228812299                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378487                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    182802448     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16768446      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7880126      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7786475      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2119436      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9072588      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       676947      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       494307      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1211526      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    228812299                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    108021260                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126942846                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              48275727                       # Number of memory references committed
system.switch_cpus3.commit.loads             31700603                       # Number of loads committed
system.switch_cpus3.commit.membars               8078                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16763611                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112882607                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1229596                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1211526                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           366947845                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          280785590                       # The number of ROB writes
system.switch_cpus3.timesIdled                4415853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               11690422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          108021260                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126942846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    108021260                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.245792                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.245792                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445277                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445277                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       658296066                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      154401358                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      166351934                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16156                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19763918                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16161567                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1927993                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8374644                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7820912                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2035326                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85877                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191918338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             112088754                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19763918                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9856238                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23507505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5578261                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3238081                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         11797503                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1943806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    222271851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198764346     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1277127      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2016963      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3199203      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1335992      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1500596      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1579266      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1032741      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11565617      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    222271851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081469                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462044                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190209271                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4961360                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23434795                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        58980                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3607443                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3242162                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          461                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     136900096                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2980                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3607443                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190487280                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1597279                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2567006                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23219275                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       793566                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     136824518                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        17336                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        234709                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       298768                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        25306                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    189947033                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    636497456                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    636497456                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    162411640                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27535386                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        34869                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19162                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2431826                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13049148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7011622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       212192                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1591334                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         136642624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129414290                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       159468                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17192725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38132128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3293                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    222271851                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582234                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273872                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    167696256     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21908195      9.86%     85.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11982616      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8160701      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7632782      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2203397      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1704809      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       582967      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       400128      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    222271851                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          30178     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         92800     38.50%     51.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       118091     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    108409640     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2043825      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15703      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11967134      9.25%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6977988      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129414290                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533462                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             241069                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001863                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    481500967                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    153871755                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    127343412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129655359                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       391186                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2329778                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          307                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1463                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       197205                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8071                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3607443                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1098604                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       116344                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    136677735                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        50698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13049148                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7011622                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19145                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         85832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1463                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1128847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1097056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2225903                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127581867                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11254895                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1832422                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18231231                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17954674                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6976336                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525908                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             127344444                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            127343412                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74455022                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        194509526                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524926                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382783                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95400151                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    116936319                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19741604                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31674                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1968909                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    218664408                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534775                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388355                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171187789     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22991116     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8954312      4.10%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4822554      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3614967      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2015568      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1241091      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1111425      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2725586      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    218664408                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95400151                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     116936319                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17533787                       # Number of memory references committed
system.switch_cpus4.commit.loads             10719370                       # Number of loads committed
system.switch_cpus4.commit.membars              15802                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16785682                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        105368393                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2375548                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2725586                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           352616108                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          276963491                       # The number of ROB writes
system.switch_cpus4.timesIdled                3088782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20321434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95400151                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            116936319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95400151                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.542903                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.542903                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393251                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393251                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       575358636                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      176522656                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      127684232                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31646                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22059906                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18365139                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2000876                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8476191                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8083222                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2374811                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        92943                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191888620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             120981501                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22059906                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10458033                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25226259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5572561                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6023713                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11913392                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1912504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    226692114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       201465855     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1548333      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1950992      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3090782      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1310453      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1687621      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1951116      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          895170      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12791792      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    226692114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090934                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498701                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190758658                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7262643                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25105964                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11874                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3552973                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3359847                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147908150                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2278                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3552973                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       190952233                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         618693                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6103479                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24924255                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       540477                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146995585                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77700                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       377187                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205275883                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683605031                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683605031                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171904143                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33371700                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35581                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18532                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1900293                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13773852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7202641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        81029                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1630365                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143517886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137737935                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       127113                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17322264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35235112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    226692114                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607599                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328253                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    168328837     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26613941     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10888825      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6099858      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8268864      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2539467      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2498109      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1348379      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105834      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    226692114                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         937580     78.77%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        129780     10.90%     89.68% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122852     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116032682     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883100      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17048      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12624392      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7180713      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137737935                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567773                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1190212                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    503485309                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160876523                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134151133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138928147                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       102405                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2600729                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       102570                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3552973                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         471096                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59065                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143553607                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       114371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13773852                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7202641                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18533                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         51503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1182909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1126661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2309570                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135336839                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12417479                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2401096                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19597540                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19143138                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7180061                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557875                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134151538                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134151133                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80391946                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215949842                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552988                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372271                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100010226                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123236023                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20318068                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2018007                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    223139141                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552283                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372842                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    170986186     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26430382     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9592119      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4781436      2.14%     94.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4376497      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1835365      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1818675      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       865616      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2452865      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    223139141                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100010226                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123236023                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18273176                       # Number of memory references committed
system.switch_cpus5.commit.loads             11173115                       # Number of loads committed
system.switch_cpus5.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17862795                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110952559                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2544815                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2452865                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364239665                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290661221                       # The number of ROB writes
system.switch_cpus5.timesIdled                2907231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15901171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100010226                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123236023                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100010226                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425685                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425685                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412255                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412255                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       608949609                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187452358                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136781572                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus6.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22039720                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18351439                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2001864                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8630375                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8087179                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2373640                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        93387                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191918425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             120911706                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22039720                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10460819                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25214687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5559134                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6022081                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11913089                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1913240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    226694305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       201479618     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1546714      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1960315      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3098131      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1305291      0.58%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1683786      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1952631      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          889511      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12778308      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    226694305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090850                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498413                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       190790139                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7259002                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25094551                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11992                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3538619                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3353032                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     147770842                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2142                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3538619                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190983536                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         617049                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6103210                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24913298                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       538589                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146857141                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         77957                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       375759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    205138014                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    682998367                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    682998367                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171899869                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        33238145                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35956                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18907                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1895714                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13729592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7192320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        80875                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1629920                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143386123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        137670994                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       124368                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17226798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     34889591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    226694305                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607298                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327931                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    168343769     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     26625957     11.75%     86.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10880801      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6093019      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8261098      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2535846      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2501298      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1347168      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       105349      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    226694305                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         939292     79.03%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        126397     10.64%     89.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122805     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115983250     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1883472      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17048      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12616964      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7170260      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     137670994                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567497                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1188494                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008633                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    503349155                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    160649659                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    134090344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     138859488                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       102091                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2556783                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          661                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        92442                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3538619                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         469834                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        59660                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143422210                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       112556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13729592                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7192320                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18908                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         52195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          661                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1189124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1117760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2306884                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    135270402                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12412318                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2400592                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19582110                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19133723                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7169792                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557602                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             134090696                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            134090344                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         80356966                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        215816327                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552737                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372340                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    100007722                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123232883                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20189889                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2019024                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    223155686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.552228                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372618                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    170997110     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26432085     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9596419      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4784680      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4373467      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1839327      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1815703      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       865961      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2450934      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    223155686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    100007722                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123232883                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18272687                       # Number of memory references committed
system.switch_cpus6.commit.loads             11172809                       # Number of loads committed
system.switch_cpus6.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17862333                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110949713                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2544739                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2450934                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           364126822                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          290384180                       # The number of ROB writes
system.switch_cpus6.timesIdled                2906192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15898980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          100007722                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123232883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    100007722                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.425746                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.425746                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412244                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412244                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       608697126                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      187383678                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      136701972                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus7.numCycles               242593285                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19825448                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16256889                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1945975                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8282813                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7753004                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2037006                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        87746                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    189401670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112649414                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19825448                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9790010                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24788651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5508537                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5720653                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11667117                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1930466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    223443386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198654735     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2688763      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3113860      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1712314      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1960918      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1089129      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          736992      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1916678      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11569997      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    223443386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081723                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464355                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       187863498                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7287723                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24581298                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       196604                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3514261                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3218692                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        18151                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     137520074                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        90040                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3514261                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       188164250                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2683245                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3764257                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24489582                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       827789                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     137435927                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        210968                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       385973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    191033658                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    639891323                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    639891323                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    163296984                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27736665                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36263                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20331                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2213192                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13120800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7149522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       187417                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1583749                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         137239885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129783784                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       180209                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17010420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39190766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    223443386                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580835                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270193                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    168750422     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22002746      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11827721      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8177249      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7145585      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3652875      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       888794      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       569582      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       428412      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    223443386                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35012     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        119334     42.61%     55.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       125736     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108641379     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2027091      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15903      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12000797      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7098614      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129783784                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534985                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             280082                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    483471245                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    154287892                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    127626638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     130063866                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       327055                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2300465                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          757                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1235                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       148593                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7951                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3514261                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2208500                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       142478                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    137276360                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49773                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13120800                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7149522                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20331                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        100974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1235                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1130322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1089275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2219597                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127863862                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11270637                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1919922                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18367602                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17898775                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7096965                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527071                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             127628831                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            127626638                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         75858277                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        198634857                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526093                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381898                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95892642                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    117648609                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19629068                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32078                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1957190                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    219929125                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534939                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354001                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171870657     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22285456     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9337014      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5614559      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3883927      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2513515      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1300452      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1048907      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2074638      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    219929125                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95892642                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     117648609                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17821260                       # Number of memory references committed
system.switch_cpus7.commit.loads             10820331                       # Number of loads committed
system.switch_cpus7.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16837462                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        106065022                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2393567                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2074638                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           355131514                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          278069692                       # The number of ROB writes
system.switch_cpus7.timesIdled                2903147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19149899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95892642                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            117648609                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95892642                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.529843                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.529843                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395282                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395282                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       576807788                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      177147471                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      128352682                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32048                       # number of misc regfile writes
system.l2.replacements                         107183                       # number of replacements
system.l2.tagsinuse                      32763.556202                       # Cycle average of tags in use
system.l2.total_refs                          2587128                       # Total number of references to valid blocks.
system.l2.sampled_refs                         139938                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.487673                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           296.893647                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.220069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1631.731588                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.607481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3462.488839                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.724881                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2135.984400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.465495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4983.754663                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.247838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3482.009799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.261721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1667.948946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.651493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1685.433551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.108654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2973.504110                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            901.704649                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1641.407927                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1163.549623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1806.563160                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1592.877123                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            890.430424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            901.217526                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1465.768596                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009060                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.049796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.105667                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.065185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.152092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.106263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.050902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.051435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.090744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.027518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.050092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035509                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.055132                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.048611                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.027174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.027503                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.044732                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999864                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27806                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30250                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        55268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        49225                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        27724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        27741                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        40265                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  307695                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           105416                       # number of Writeback hits
system.l2.Writeback_hits::total                105416                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1247                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        28011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        55343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        49353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        27929                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        27947                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        40415                       # number of demand (read+write) hits
system.l2.demand_hits::total                   308942                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        28011                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49533                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30399                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        55343                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        49353                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        27929                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        27947                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        40415                       # number of overall hits
system.l2.overall_hits::total                  308942                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7370                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19967                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9382                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        21879                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        20106                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7367                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        13383                       # number of ReadReq misses
system.l2.ReadReq_misses::total                107168                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7370                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19967                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9382                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        21879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        20106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        13391                       # number of demand (read+write) misses
system.l2.demand_misses::total                 107176                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7370                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19967                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9382                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        21879                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        20106                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7399                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7367                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        13391                       # number of overall misses
system.l2.overall_misses::total                107176                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6090463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1217273163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5917076                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3274088211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6220277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1542489371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5902680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3568540405                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5838575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3300931181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6037298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1219425525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5782664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1216224253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5793986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2212375324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17598930452                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      1389150                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1389150                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6090463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1217273163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5917076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3274088211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6220277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1542489371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5902680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3568540405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5838575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3300931181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6037298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1219425525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5782664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1216224253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5793986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2213764474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17600319602                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6090463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1217273163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5917076                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3274088211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6220277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1542489371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5902680                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3568540405                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5838575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3300931181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6037298                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1219425525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5782664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1216224253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5793986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2213764474                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17600319602                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        69371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        77147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        69331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        35123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        35108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        53648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              414863                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       105416                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            105416                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1255                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35381                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        69500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        77222                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        69459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        35328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        35314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        53806                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               416118                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35381                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        69500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        77222                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        69459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        35328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        35314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        53806                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              416118                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.209518                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.287829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.236728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.283601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.290000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.210660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.209838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.249459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.258321                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.050633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006375                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.208304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.287295                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.235841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.283326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.289466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.209437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.208614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.248876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257562                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.208304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.287295                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.235841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.283326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.289466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.209437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.208614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.248876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257562                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152261.575000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165165.965129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155712.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163974.969249                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148101.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164409.440524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       147567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163103.451026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149707.051282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164176.424003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150932.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164809.504663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148273.435897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165090.844713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156594.216216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165312.360756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164218.147693                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 173643.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173643.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152261.575000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165165.965129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155712.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163974.969249                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148101.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164409.440524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       147567                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163103.451026                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149707.051282                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164176.424003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150932.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164809.504663                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148273.435897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165090.844713                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156594.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165317.338063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164218.851254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152261.575000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165165.965129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155712.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163974.969249                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148101.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164409.440524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       147567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163103.451026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149707.051282                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164176.424003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150932.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164809.504663                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148273.435897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165090.844713                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156594.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165317.338063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164218.851254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                38072                       # number of writebacks
system.l2.writebacks::total                     38072                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19967                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9382                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        21879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        20106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        13383                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           107168                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        21879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        20106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        13391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            107176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        21879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        20106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        13391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           107176                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3765211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    788106212                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3702889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2111097652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3775322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    996080977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3572000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2294525151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3564005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2129864345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3712559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    788476868                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3510979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    787214712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3639074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1432749026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11357356982                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       922068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       922068                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3765211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    788106212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3702889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2111097652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3775322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    996080977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2294525151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3564005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2129864345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3712559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    788476868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3510979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    787214712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3639074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1433671094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11358279050                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3765211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    788106212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3702889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2111097652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3775322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    996080977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2294525151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3564005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2129864345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3712559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    788476868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3510979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    787214712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3639074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1433671094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11358279050                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209518                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.287829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.236728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.283601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.290000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.210660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.209838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.249459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.258321                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.050633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.208304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.287295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.235841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.283326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.289466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.209437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.208614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.248876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.208304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.287295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.235841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.283326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.289466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.209437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.208614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.248876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257562                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94130.275000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106934.357123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97444.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105729.336004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89888.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106169.364421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        89300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104873.401481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91384.743590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105931.778822                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92813.975000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106565.328828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90025.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106856.890457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98353.351351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107057.388179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105977.129199                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 115258.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115258.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94130.275000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106934.357123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97444.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105729.336004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89888.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106169.364421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        89300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104873.401481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91384.743590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105931.778822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92813.975000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106565.328828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90025.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106856.890457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98353.351351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 107062.287656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105977.821994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94130.275000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106934.357123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97444.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105729.336004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89888.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106169.364421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        89300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104873.401481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91384.743590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105931.778822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92813.975000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106565.328828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90025.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106856.890457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98353.351351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 107062.287656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105977.821994                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.448107                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011921648                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2036059.653924                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.448107                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064821                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793987                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11913548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11913548                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11913548                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11913548                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11913548                       # number of overall hits
system.cpu0.icache.overall_hits::total       11913548                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8403350                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8403350                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8403350                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8403350                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8403350                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8403350                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11913600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11913600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11913600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11913600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11913600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11913600                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161602.884615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161602.884615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161602.884615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161602.884615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161602.884615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161602.884615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6835064                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6835064                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6835064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6835064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6835064                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6835064                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162739.619048                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162739.619048                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162739.619048                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162739.619048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162739.619048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162739.619048                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35381                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370390                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35637                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4584.291326                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.477728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.522272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505949                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062557                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18308                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18308                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90691                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2062                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92753                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92753                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92753                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8927669215                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8927669215                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    136952027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    136952027                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9064621242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9064621242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9064621242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9064621242                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661259                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009450                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000292                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005567                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005567                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98440.520173                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98440.520173                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 66417.083899                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66417.083899                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97728.604379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97728.604379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97728.604379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97728.604379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        88496                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        22124                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8918                       # number of writebacks
system.cpu0.dcache.writebacks::total             8918                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55515                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1857                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57372                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35176                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35176                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35381                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35381                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3118089175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3118089175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15395811                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15395811                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3133484986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3133484986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3133484986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3133484986                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88642.516915                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88642.516915                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75101.517073                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75101.517073                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88564.059410                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88564.059410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88564.059410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88564.059410                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.663800                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014466142                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1917705.372401                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.663800                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060359                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845615                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11798461                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11798461                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11798461                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11798461                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11798461                       # number of overall hits
system.cpu1.icache.overall_hits::total       11798461                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8306956                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8306956                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8306956                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8306956                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8306956                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8306956                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11798512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11798512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11798512                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11798512                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11798512                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11798512                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162881.490196                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162881.490196                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162881.490196                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162881.490196                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162881.490196                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162881.490196                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6371358                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6371358                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6371358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6371358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6371358                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6371358                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163368.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163368.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163368.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163368.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163368.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163368.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69500                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180386246                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69756                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2585.960290                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.138536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.861464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914604                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085396                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8183896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8183896                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6782235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6782235                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18883                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18883                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14966131                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14966131                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14966131                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14966131                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176526                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          777                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177303                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177303                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19813661959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19813661959                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     66266937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     66266937                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19879928896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19879928896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19879928896                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19879928896                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8360422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8360422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6783012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6783012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15143434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15143434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15143434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15143434                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021114                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021114                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011708                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011708                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011708                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011708                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112242.173725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112242.173725                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85285.633205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85285.633205                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112124.041308                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112124.041308                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112124.041308                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112124.041308                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13507                       # number of writebacks
system.cpu1.dcache.writebacks::total            13507                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107155                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          648                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107803                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107803                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69371                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69500                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69500                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6738444305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6738444305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8511562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8511562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6746955867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6746955867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6746955867                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6746955867                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004589                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004589                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97136.329374                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97136.329374                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65981.100775                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65981.100775                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97078.501683                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97078.501683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97078.501683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97078.501683                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.141753                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008745657                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943633.250482                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.141753                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069137                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830355                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11833186                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11833186                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11833186                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11833186                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11833186                       # number of overall hits
system.cpu2.icache.overall_hits::total       11833186                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8379239                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8379239                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8379239                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8379239                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8379239                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8379239                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11833242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11833242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11833242                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11833242                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11833242                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11833242                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149629.267857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149629.267857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149629.267857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149629.267857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149629.267857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149629.267857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6812440                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6812440                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6812440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6812440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6812440                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6812440                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154828.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154828.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154828.181818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154828.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154828.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154828.181818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39781                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165661564                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40037                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4137.711717                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.550638                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.449362                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912307                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087693                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8145132                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8145132                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6856713                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6856713                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15001845                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15001845                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15001845                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15001845                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127280                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127280                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          880                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          880                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       128160                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128160                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       128160                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128160                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14417726160                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14417726160                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74540455                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74540455                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14492266615                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14492266615                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14492266615                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14492266615                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8272412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8272412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6857593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6857593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16511                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16511                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15130005                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15130005                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15130005                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15130005                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015386                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113275.661219                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113275.661219                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84705.062500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84705.062500                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113079.483575                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113079.483575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113079.483575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113079.483575                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8618                       # number of writebacks
system.cpu2.dcache.writebacks::total             8618                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87648                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87648                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          731                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          731                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88379                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88379                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88379                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88379                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39632                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39632                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39781                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39781                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3626921677                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3626921677                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9691743                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9691743                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3636613420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3636613420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3636613420                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3636613420                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91514.979739                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91514.979739                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65045.255034                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65045.255034                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91415.837209                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91415.837209                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91415.837209                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91415.837209                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               578.720269                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1039253003                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1779542.813356                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.611603                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   540.108666                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061878                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.865559                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.927436                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11537682                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11537682                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11537682                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11537682                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11537682                       # number of overall hits
system.cpu3.icache.overall_hits::total       11537682                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7944864                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7944864                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7944864                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7944864                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7944864                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7944864                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11537734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11537734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11537734                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11537734                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11537734                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11537734                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152785.846154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152785.846154                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152785.846154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152785.846154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152785.846154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152785.846154                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6385856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6385856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6385856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6385856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6385856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6385856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155752.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155752.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155752.585366                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155752.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155752.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155752.585366                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 77222                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               447558805                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 77478                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5776.592129                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.906916                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.093084                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437136                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562864                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     30248966                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       30248966                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     16558485                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      16558485                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8086                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8086                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8078                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8078                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     46807451                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46807451                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     46807451                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46807451                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       268642                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       268642                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       268891                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        268891                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       268891                       # number of overall misses
system.cpu3.dcache.overall_misses::total       268891                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  29312518527                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  29312518527                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21843803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21843803                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  29334362330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  29334362330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  29334362330                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  29334362330                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     30517608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     30517608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     16558734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16558734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     47076342                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     47076342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     47076342                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     47076342                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008803                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008803                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109113.684856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109113.684856                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87726.116466                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87726.116466                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109093.879416                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109093.879416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109093.879416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109093.879416                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22688                       # number of writebacks
system.cpu3.dcache.writebacks::total            22688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       191495                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       191495                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          174                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       191669                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       191669                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       191669                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       191669                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        77147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        77147                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        77222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        77222                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77222                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7600350519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7600350519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5309779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5309779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7605660298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7605660298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7605660298                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7605660298                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98517.771514                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98517.771514                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70797.053333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70797.053333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98490.848437                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98490.848437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98490.848437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98490.848437                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.727972                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014465133                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1914085.156604                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.727972                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062064                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.847320                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11797452                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11797452                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11797452                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11797452                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11797452                       # number of overall hits
system.cpu4.icache.overall_hits::total       11797452                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7772036                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7772036                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7772036                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7772036                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7772036                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7772036                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11797503                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11797503                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11797503                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11797503                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11797503                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11797503                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 152392.862745                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 152392.862745                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 152392.862745                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 152392.862745                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 152392.862745                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 152392.862745                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6322083                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6322083                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6322083                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6322083                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6322083                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6322083                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158052.075000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158052.075000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158052.075000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158052.075000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158052.075000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158052.075000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 69459                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180386652                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 69715                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2587.486940                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.116661                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.883339                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914518                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085482                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8184797                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8184797                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6781677                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6781677                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18947                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18947                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15823                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15823                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14966474                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14966474                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14966474                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14966474                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       176191                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       176191                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          773                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          773                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       176964                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        176964                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       176964                       # number of overall misses
system.cpu4.dcache.overall_misses::total       176964                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  19791132530                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  19791132530                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     65478305                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     65478305                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  19856610835                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19856610835                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  19856610835                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19856610835                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8360988                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8360988                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6782450                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6782450                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15823                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15823                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15143438                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15143438                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15143438                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15143438                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021073                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021073                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000114                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011686                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011686                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011686                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011686                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112327.715547                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112327.715547                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84706.733506                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84706.733506                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112207.063781                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112207.063781                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112207.063781                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112207.063781                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13038                       # number of writebacks
system.cpu4.dcache.writebacks::total            13038                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       106860                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       106860                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          645                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          645                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       107505                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       107505                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       107505                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       107505                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        69331                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        69331                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          128                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        69459                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        69459                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        69459                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        69459                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6753594247                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6753594247                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8436547                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8436547                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6762030794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6762030794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6762030794                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6762030794                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004587                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004587                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004587                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004587                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 97410.887583                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 97410.887583                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65910.523438                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65910.523438                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 97352.838279                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 97352.838279                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 97352.838279                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 97352.838279                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               496.105236                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011921437                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2036059.229376                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.105236                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.065874                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.795040                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11913337                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11913337                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11913337                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11913337                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11913337                       # number of overall hits
system.cpu5.icache.overall_hits::total       11913337                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8807130                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8807130                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8807130                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8807130                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8807130                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8807130                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11913392                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11913392                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11913392                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11913392                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11913392                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11913392                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160129.636364                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160129.636364                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160129.636364                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160129.636364                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160129.636364                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160129.636364                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6935844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6935844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6935844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6935844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6935844                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6935844                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165139.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165139.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165139.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165139.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165139.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165139.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35328                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163373414                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35584                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4591.204305                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.475201                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.524799                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912013                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087987                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9508311                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9508311                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7063274                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7063274                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18253                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18253                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17181                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16571585                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16571585                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16571585                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16571585                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90597                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90597                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2072                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2072                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92669                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92669                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92669                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92669                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8927386683                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8927386683                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    136164573                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    136164573                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9063551256                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9063551256                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9063551256                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9063551256                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9598908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9598908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7065346                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7065346                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16664254                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16664254                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16664254                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16664254                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005561                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005561                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005561                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005561                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98539.539753                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98539.539753                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 65716.492761                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 65716.492761                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97805.644347                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97805.644347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97805.644347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97805.644347                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        50118                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 10023.600000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8731                       # number of writebacks
system.cpu5.dcache.writebacks::total             8731                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55474                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55474                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1867                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1867                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57341                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57341                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57341                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57341                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35123                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35123                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          205                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35328                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35328                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35328                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35328                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3115115806                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3115115806                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15297408                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15297408                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3130413214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3130413214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3130413214                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3130413214                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002120                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002120                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88691.621046                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88691.621046                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74621.502439                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74621.502439                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88609.975487                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88609.975487                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88609.975487                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88609.975487                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.427066                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1011921137                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2040163.582661                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.427066                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064787                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.793954                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11913037                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11913037                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11913037                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11913037                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11913037                       # number of overall hits
system.cpu6.icache.overall_hits::total       11913037                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8242936                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8242936                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8242936                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8242936                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8242936                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8242936                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11913089                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11913089                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11913089                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11913089                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11913089                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11913089                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst       158518                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total       158518                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst       158518                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total       158518                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst       158518                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total       158518                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6611020                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6611020                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6611020                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6611020                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6611020                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6611020                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161244.390244                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161244.390244                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161244.390244                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161244.390244                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161244.390244                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161244.390244                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 35314                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               163368323                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 35570                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4592.868232                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.479819                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.520181                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912031                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087969                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9503040                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9503040                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7063072                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7063072                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18635                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18635                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17181                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     16566112                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        16566112                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     16566112                       # number of overall hits
system.cpu6.dcache.overall_hits::total       16566112                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        90630                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        90630                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2091                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2091                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        92721                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         92721                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        92721                       # number of overall misses
system.cpu6.dcache.overall_misses::total        92721                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8926206227                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8926206227                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    137293457                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    137293457                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9063499684                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9063499684                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9063499684                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9063499684                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9593670                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9593670                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7065163                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7065163                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16658833                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16658833                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16658833                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16658833                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009447                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000296                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005566                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005566                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005566                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005566                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98490.634746                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98490.634746                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65659.233381                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65659.233381                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97750.236559                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97750.236559                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97750.236559                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97750.236559                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       190272                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        47568                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8620                       # number of writebacks
system.cpu6.dcache.writebacks::total             8620                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        55522                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        55522                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1885                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1885                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        57407                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        57407                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        57407                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        57407                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        35108                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        35108                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          206                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        35314                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        35314                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        35314                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        35314                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3112798569                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3112798569                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15389909                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15389909                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3128188478                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3128188478                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3128188478                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3128188478                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88663.511707                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88663.511707                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74708.296117                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74708.296117                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88582.105624                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88582.105624                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88582.105624                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88582.105624                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.101069                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1009886817                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1942090.032692                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.101069                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.057854                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830290                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11667072                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11667072                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11667072                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11667072                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11667072                       # number of overall hits
system.cpu7.icache.overall_hits::total       11667072                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7329963                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7329963                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7329963                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7329963                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7329963                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7329963                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11667117                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11667117                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11667117                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11667117                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11667117                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11667117                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 162888.066667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 162888.066667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 162888.066667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 162888.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 162888.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 162888.066667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6279982                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6279982                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6279982                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6279982                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6279982                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6279982                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165262.684211                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165262.684211                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165262.684211                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165262.684211                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165262.684211                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165262.684211                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 53806                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               171728940                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 54062                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3176.518442                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.597428                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.402572                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912490                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087510                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8226376                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8226376                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6962888                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6962888                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17274                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16024                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16024                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15189264                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15189264                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15189264                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15189264                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184270                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184270                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3726                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3726                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       187996                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        187996                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       187996                       # number of overall misses
system.cpu7.dcache.overall_misses::total       187996                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22067798704                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22067798704                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    476894537                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    476894537                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  22544693241                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  22544693241                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  22544693241                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  22544693241                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8410646                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8410646                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6966614                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6966614                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15377260                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15377260                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15377260                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15377260                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021909                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021909                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000535                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012226                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012226                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012226                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012226                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 119757.956824                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 119757.956824                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 127991.019055                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 127991.019055                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 119921.132583                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 119921.132583                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 119921.132583                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 119921.132583                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21296                       # number of writebacks
system.cpu7.dcache.writebacks::total            21296                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       130622                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       130622                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3568                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3568                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       134190                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       134190                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       134190                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       134190                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        53648                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        53648                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          158                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        53806                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        53806                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        53806                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        53806                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5011817107                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5011817107                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11285262                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11285262                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5023102369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5023102369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5023102369                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5023102369                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003499                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003499                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93420.390453                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93420.390453                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71425.708861                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71425.708861                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93355.803609                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93355.803609                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93355.803609                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93355.803609                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
