ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_theACLK_Start, %function
  24              	ADC_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_theACLK.c **** * File Name: ADC_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_theACLK.c **** #include "ADC_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_Start
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:.\Generated_Source\PSoC5/ADC_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_CLKEN |= ADC_theACLK_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 054A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 43F00103 		orr	r3, r3, #1
  36 0008 1370     		strb	r3, [r2]
  49:.\Generated_Source\PSoC5/ADC_theACLK.c **** 	ADC_theACLK_CLKSTBY |= ADC_theACLK_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 1032     		adds	r2, r2, #16
  39 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  40 000e 43F00103 		orr	r3, r3, #1
  41 0012 1370     		strb	r3, [r2]
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 00BF     		.align	2
  45              	.L2:
  46 0018 A1430040 		.word	1073759137
  47              		.cfi_endproc
  48              	.LFE0:
  49              		.size	ADC_theACLK_Start, .-ADC_theACLK_Start
  50              		.section	.text.ADC_theACLK_Stop,"ax",%progbits
  51              		.align	2
  52              		.global	ADC_theACLK_Stop
  53              		.thumb
  54              		.thumb_func
  55              		.type	ADC_theACLK_Stop, %function
  56              	ADC_theACLK_Stop:
  57              	.LFB1:
  50:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
  51:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 3


  58:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
  58              		.loc 1 72 0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  73:.\Generated_Source\PSoC5/ADC_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
  63              		.loc 1 74 0
  64 0000 054A     		ldr	r2, .L5
  65 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  66 0004 03F0FE03 		and	r3, r3, #254
  67 0008 1370     		strb	r3, [r2]
  75:.\Generated_Source\PSoC5/ADC_theACLK.c **** 	ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
  68              		.loc 1 75 0
  69 000a 1032     		adds	r2, r2, #16
  70 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  71 000e 03F0FE03 		and	r3, r3, #254
  72 0012 1370     		strb	r3, [r2]
  73 0014 7047     		bx	lr
  74              	.L6:
  75 0016 00BF     		.align	2
  76              	.L5:
  77 0018 A1430040 		.word	1073759137
  78              		.cfi_endproc
  79              	.LFE1:
  80              		.size	ADC_theACLK_Stop, .-ADC_theACLK_Stop
  81              		.section	.text.ADC_theACLK_StopBlock,"ax",%progbits
  82              		.align	2
  83              		.global	ADC_theACLK_StopBlock
  84              		.thumb
  85              		.thumb_func
  86              		.type	ADC_theACLK_StopBlock, %function
  87              	ADC_theACLK_StopBlock:
  88              	.LFB2:
  76:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
  77:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_StopBlock
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 4


  84:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
  89              		.loc 1 101 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 102:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if ((ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK) != 0u)
  94              		.loc 1 102 0
  95 0000 164B     		ldr	r3, .L10
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97 0004 13F0010F 		tst	r3, #1
  98 0008 27D0     		beq	.L7
  99              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = 0u;
 100              		.loc 1 107 0
 101 000a 1549     		ldr	r1, .L10+4
 102 000c 0023     		movs	r3, #0
 103 000e 0B70     		strb	r3, [r1]
 108:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_AMASK = ADC_theACLK_CLKEN_MASK;
 104              		.loc 1 111 0
 105 0010 0120     		movs	r0, #1
 106 0012 144A     		ldr	r2, .L10+8
 107 0014 1070     		strb	r0, [r2]
 112:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 108              		.loc 1 112 0
 109 0016 043A     		subs	r2, r2, #4
 110 0018 1370     		strb	r3, [r2]
 113:.\Generated_Source\PSoC5/ADC_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_DMASK = ADC_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* ADC_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear mask of bus clock. */
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 5


 119:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 111              		.loc 1 119 0
 112 001a 083A     		subs	r2, r2, #8
 113 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 114 001e 03F07F03 		and	r3, r3, #127
 115 0022 1370     		strb	r3, [r2]
 120:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_theACLK_DIV_PTR);
 116              		.loc 1 121 0
 117 0024 104B     		ldr	r3, .L10+12
 118 0026 1A88     		ldrh	r2, [r3]
 119 0028 92B2     		uxth	r2, r2
 120              	.LVL0:
 122:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 121              		.loc 1 122 0
 122 002a FE3B     		subs	r3, r3, #254
 123 002c 1A80     		strh	r2, [r3]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124              		.loc 1 123 0
 125 002e 0723     		movs	r3, #7
 126 0030 0B70     		strb	r3, [r1]
 127              	.L9:
 124:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 128              		.loc 1 126 0 discriminator 1
 129 0032 0B4B     		ldr	r3, .L10+4
 130 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 131 0036 13F0010F 		tst	r3, #1
 132 003a FAD1     		bne	.L9
 127:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
 133              		.loc 1 130 0
 134 003c 0749     		ldr	r1, .L10
 135 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 136 0040 03F0FE03 		and	r3, r3, #254
 137 0044 0B70     		strb	r3, [r1]
 131:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
 138              		.loc 1 131 0
 139 0046 1031     		adds	r1, r1, #16
 140 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 141 004a 03F0FE03 		and	r3, r3, #254
 142 004e 0B70     		strb	r3, [r1]
 132:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = 0x00u;
 143              		.loc 1 135 0
 144 0050 0021     		movs	r1, #0
 145 0052 034B     		ldr	r3, .L10+4
 146 0054 1970     		strb	r1, [r3]
 136:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CY_SET_REG16(ADC_theACLK_DIV_PTR, oldDivider);
 147              		.loc 1 136 0
 148 0056 FF33     		adds	r3, r3, #255
 149 0058 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 6


 150              	.LVL1:
 151              	.L7:
 152 005a 7047     		bx	lr
 153              	.L11:
 154              		.align	2
 155              	.L10:
 156 005c A1430040 		.word	1073759137
 157 0060 01400040 		.word	1073758209
 158 0064 14400040 		.word	1073758228
 159 0068 00410040 		.word	1073758464
 160              	.LBE2:
 161              		.cfi_endproc
 162              	.LFE2:
 163              		.size	ADC_theACLK_StopBlock, .-ADC_theACLK_StopBlock
 164              		.section	.text.ADC_theACLK_StandbyPower,"ax",%progbits
 165              		.align	2
 166              		.global	ADC_theACLK_StandbyPower
 167              		.thumb
 168              		.thumb_func
 169              		.type	ADC_theACLK_StandbyPower, %function
 170              	ADC_theACLK_StandbyPower:
 171              	.LFB3:
 137:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 140:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 172              		.loc 1 158 0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 177              	.LVL2:
 159:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if(state == 0u)
 178              		.loc 1 159 0
 179 0000 28B9     		cbnz	r0, .L13
 160:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
 180              		.loc 1 161 0
 181 0002 064A     		ldr	r2, .L15
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 7


 182 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 183 0006 03F0FE03 		and	r3, r3, #254
 184 000a 1370     		strb	r3, [r2]
 185 000c 7047     		bx	lr
 186              	.L13:
 162:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY |= ADC_theACLK_CLKSTBY_MASK;
 187              		.loc 1 165 0
 188 000e 034A     		ldr	r2, .L15
 189 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 190 0012 43F00103 		orr	r3, r3, #1
 191 0016 1370     		strb	r3, [r2]
 192 0018 7047     		bx	lr
 193              	.L16:
 194 001a 00BF     		.align	2
 195              	.L15:
 196 001c B1430040 		.word	1073759153
 197              		.cfi_endproc
 198              	.LFE3:
 199              		.size	ADC_theACLK_StandbyPower, .-ADC_theACLK_StandbyPower
 200              		.section	.text.ADC_theACLK_GetDividerRegister,"ax",%progbits
 201              		.align	2
 202              		.global	ADC_theACLK_GetDividerRegister
 203              		.thumb
 204              		.thumb_func
 205              		.type	ADC_theACLK_GetDividerRegister, %function
 206              	ADC_theACLK_GetDividerRegister:
 207              	.LFB5:
 166:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 168:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 8


 193:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 196:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 currSrc = ADC_theACLK_GetSourceRegister();
 199:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 oldDivider = ADC_theACLK_GetDividerRegister();
 200:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if (clkDivider != oldDivider)
 202:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_theACLK.c ****         enabled = ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK;
 204:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (oldDivider == 0u)
 209:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 214:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 221:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 222:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (enabled != 0u)
 228:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 230:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_AMASK = ADC_theACLK_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/ADC_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_DMASK = ADC_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* ADC_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 if (((ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     /* Wait for clock to be disabled */
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 9


 250:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
 254:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 258:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if ((ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK) != 0u)
 264:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 275:.\Generated_Source\PSoC5/ADC_theACLK.c **** 				ADC_theACLK_CLKEN |= enabled;
 276:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 280:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint16 ADC_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 208              		.loc 1 298 0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 299:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return CY_GET_REG16(ADC_theACLK_DIV_PTR);
 213              		.loc 1 299 0
 214 0000 014B     		ldr	r3, .L18
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 10


 215 0002 1888     		ldrh	r0, [r3]
 300:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 216              		.loc 1 300 0
 217 0004 80B2     		uxth	r0, r0
 218 0006 7047     		bx	lr
 219              	.L19:
 220              		.align	2
 221              	.L18:
 222 0008 00410040 		.word	1073758464
 223              		.cfi_endproc
 224              	.LFE5:
 225              		.size	ADC_theACLK_GetDividerRegister, .-ADC_theACLK_GetDividerRegister
 226              		.section	.text.ADC_theACLK_SetModeRegister,"ax",%progbits
 227              		.align	2
 228              		.global	ADC_theACLK_SetModeRegister
 229              		.thumb
 230              		.thumb_func
 231              		.type	ADC_theACLK_SetModeRegister, %function
 232              	ADC_theACLK_SetModeRegister:
 233              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 331:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 234              		.loc 1 333 0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 11


 238              		@ link register save eliminated.
 239              	.LVL3:
 334:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_theACLK_MODE_MASK;
 240              		.loc 1 334 0
 241 0000 034B     		ldr	r3, .L21
 242 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 243 0004 00F0F800 		and	r0, r0, #248
 244              	.LVL4:
 245 0008 1043     		orrs	r0, r0, r2
 246 000a 1870     		strb	r0, [r3]
 247 000c 7047     		bx	lr
 248              	.L22:
 249 000e 00BF     		.align	2
 250              	.L21:
 251 0010 02410040 		.word	1073758466
 252              		.cfi_endproc
 253              	.LFE6:
 254              		.size	ADC_theACLK_SetModeRegister, .-ADC_theACLK_SetModeRegister
 255              		.section	.text.ADC_theACLK_ClearModeRegister,"ax",%progbits
 256              		.align	2
 257              		.global	ADC_theACLK_ClearModeRegister
 258              		.thumb
 259              		.thumb_func
 260              		.type	ADC_theACLK_ClearModeRegister, %function
 261              	ADC_theACLK_ClearModeRegister:
 262              	.LFB7:
 335:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 336:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 365:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 12


 366:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 263              		.loc 1 368 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268              	.LVL5:
 369:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_theACLK_MODE_MASK));
 269              		.loc 1 369 0
 270 0000 044B     		ldr	r3, .L24
 271 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 272 0004 C043     		mvns	r0, r0
 273              	.LVL6:
 274 0006 C0B2     		uxtb	r0, r0
 275 0008 40F00700 		orr	r0, r0, #7
 276 000c 1040     		ands	r0, r0, r2
 277 000e 1870     		strb	r0, [r3]
 278 0010 7047     		bx	lr
 279              	.L25:
 280 0012 00BF     		.align	2
 281              	.L24:
 282 0014 02410040 		.word	1073758466
 283              		.cfi_endproc
 284              	.LFE7:
 285              		.size	ADC_theACLK_ClearModeRegister, .-ADC_theACLK_ClearModeRegister
 286              		.section	.text.ADC_theACLK_GetModeRegister,"ax",%progbits
 287              		.align	2
 288              		.global	ADC_theACLK_GetModeRegister
 289              		.thumb
 290              		.thumb_func
 291              		.type	ADC_theACLK_GetModeRegister, %function
 292              	ADC_theACLK_GetModeRegister:
 293              	.LFB8:
 370:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 371:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 294              		.loc 1 389 0
 295              		.cfi_startproc
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 13


 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 390:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_MOD_SRC & (uint8)(ADC_theACLK_MODE_MASK);
 299              		.loc 1 390 0
 300 0000 024B     		ldr	r3, .L27
 301 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 302              		.loc 1 391 0
 303 0004 00F0F800 		and	r0, r0, #248
 304 0008 7047     		bx	lr
 305              	.L28:
 306 000a 00BF     		.align	2
 307              	.L27:
 308 000c 02410040 		.word	1073758466
 309              		.cfi_endproc
 310              	.LFE8:
 311              		.size	ADC_theACLK_GetModeRegister, .-ADC_theACLK_GetModeRegister
 312              		.section	.text.ADC_theACLK_GetSourceRegister,"ax",%progbits
 313              		.align	2
 314              		.global	ADC_theACLK_GetSourceRegister
 315              		.thumb
 316              		.thumb_func
 317              		.type	ADC_theACLK_GetSourceRegister, %function
 318              	ADC_theACLK_GetSourceRegister:
 319              	.LFB10:
 392:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 394:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 421:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 currDiv = ADC_theACLK_GetDividerRegister();
 422:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 oldSrc = ADC_theACLK_GetSourceRegister();
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 14


 423:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:.\Generated_Source\PSoC5/ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 430:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 431:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 432:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 439:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 440:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 445:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 446:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 448:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 320              		.loc 1 465 0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 466:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_MOD_SRC & ADC_theACLK_SRC_SEL_MSK;
 325              		.loc 1 466 0
 326 0000 024B     		ldr	r3, .L30
 327 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 328              		.loc 1 467 0
 329 0004 00F00700 		and	r0, r0, #7
 330 0008 7047     		bx	lr
 331              	.L31:
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 15


 332 000a 00BF     		.align	2
 333              	.L30:
 334 000c 02410040 		.word	1073758466
 335              		.cfi_endproc
 336              	.LFE10:
 337              		.size	ADC_theACLK_GetSourceRegister, .-ADC_theACLK_GetSourceRegister
 338              		.section	.text.ADC_theACLK_SetDividerRegister,"ax",%progbits
 339              		.align	2
 340              		.global	ADC_theACLK_SetDividerRegister
 341              		.thumb
 342              		.thumb_func
 343              		.type	ADC_theACLK_SetDividerRegister, %function
 344              	ADC_theACLK_SetDividerRegister:
 345              	.LFB4:
 195:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 enabled;
 346              		.loc 1 195 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              	.LVL7:
 351 0000 70B5     		push	{r4, r5, r6, lr}
 352              		.cfi_def_cfa_offset 16
 353              		.cfi_offset 4, -16
 354              		.cfi_offset 5, -12
 355              		.cfi_offset 6, -8
 356              		.cfi_offset 14, -4
 357 0002 0546     		mov	r5, r0
 358 0004 0E46     		mov	r6, r1
 198:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 oldDivider = ADC_theACLK_GetDividerRegister();
 359              		.loc 1 198 0
 360 0006 FFF7FEFF 		bl	ADC_theACLK_GetSourceRegister
 361              	.LVL8:
 362 000a 0446     		mov	r4, r0
 363              	.LVL9:
 199:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 364              		.loc 1 199 0
 365 000c FFF7FEFF 		bl	ADC_theACLK_GetDividerRegister
 366              	.LVL10:
 201:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 367              		.loc 1 201 0
 368 0010 8542     		cmp	r5, r0
 369 0012 56D0     		beq	.L32
 203:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 370              		.loc 1 203 0
 371 0014 2B4B     		ldr	r3, .L45
 372 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 373 0018 03F00102 		and	r2, r3, #1
 374              	.LVL11:
 205:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 375              		.loc 1 205 0
 376 001c 94B9     		cbnz	r4, .L34
 205:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 377              		.loc 1 205 0 is_stmt 0 discriminator 1
 378 001e 00B1     		cbz	r0, .L35
 205:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 379              		.loc 1 205 0 discriminator 2
 380 0020 85B9     		cbnz	r5, .L34
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 16


 381              	.L35:
 208:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 382              		.loc 1 208 0 is_stmt 1
 383 0022 38B9     		cbnz	r0, .L36
 213:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 384              		.loc 1 213 0
 385 0024 284B     		ldr	r3, .L45+4
 386 0026 1D80     		strh	r5, [r3]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 387              		.loc 1 214 0
 388 0028 284A     		ldr	r2, .L45+8
 389              	.LVL12:
 390 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 391 002c 03F0BF03 		and	r3, r3, #191
 392 0030 1370     		strb	r3, [r2]
 393 0032 70BD     		pop	{r4, r5, r6, pc}
 394              	.LVL13:
 395              	.L36:
 220:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 396              		.loc 1 220 0
 397 0034 254A     		ldr	r2, .L45+8
 398              	.LVL14:
 399 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 400              	.LVL15:
 401 0038 43F04003 		orr	r3, r3, #64
 402 003c 1370     		strb	r3, [r2]
 221:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 403              		.loc 1 221 0
 404 003e 224B     		ldr	r3, .L45+4
 405 0040 1D80     		strh	r5, [r3]	@ movhi
 406 0042 70BD     		pop	{r4, r5, r6, pc}
 407              	.LVL16:
 408              	.L34:
 227:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 409              		.loc 1 227 0
 410 0044 22B3     		cbz	r2, .L37
 229:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 411              		.loc 1 229 0
 412 0046 0023     		movs	r3, #0
 413 0048 2149     		ldr	r1, .L45+12
 414 004a 0B70     		strb	r3, [r1]
 233:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 415              		.loc 1 233 0
 416 004c 0124     		movs	r4, #1
 417              	.LVL17:
 418 004e 1331     		adds	r1, r1, #19
 419 0050 0C70     		strb	r4, [r1]
 234:.\Generated_Source\PSoC5/ADC_theACLK.c **** #else
 420              		.loc 1 234 0
 421 0052 0439     		subs	r1, r1, #4
 422 0054 0B70     		strb	r3, [r1]
 240:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 423              		.loc 1 240 0
 424 0056 0839     		subs	r1, r1, #8
 425 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 426 005a 03F07F03 		and	r3, r3, #127
 427 005e 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 17


 243:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 {
 428              		.loc 1 243 0
 429 0060 1A4B     		ldr	r3, .L45+8
 430 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 431 0064 13F0080F 		tst	r3, #8
 432 0068 00D0     		beq	.L38
 243:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 {
 433              		.loc 1 243 0 is_stmt 0 discriminator 1
 434 006a 8DB9     		cbnz	r5, .L37
 435              	.L38:
 246:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 436              		.loc 1 246 0 is_stmt 1
 437 006c 194B     		ldr	r3, .L45+16
 438 006e 1880     		strh	r0, [r3]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 439              		.loc 1 247 0
 440 0070 0721     		movs	r1, #7
 441 0072 013B     		subs	r3, r3, #1
 442 0074 1970     		strb	r1, [r3]
 443              	.L39:
 250:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 444              		.loc 1 250 0 discriminator 1
 445 0076 164B     		ldr	r3, .L45+12
 446 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 447 007a 13F0010F 		tst	r3, #1
 448 007e FAD1     		bne	.L39
 253:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 449              		.loc 1 253 0
 450 0080 1049     		ldr	r1, .L45
 451 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 452 0084 03F0FE03 		and	r3, r3, #254
 453 0088 0B70     		strb	r3, [r1]
 257:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 454              		.loc 1 257 0
 455 008a 0021     		movs	r1, #0
 456 008c 104B     		ldr	r3, .L45+12
 457 008e 1970     		strb	r1, [r3]
 458              	.L37:
 263:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 459              		.loc 1 263 0
 460 0090 0C4B     		ldr	r3, .L45
 461 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 462 0094 13F0010F 		tst	r3, #1
 463 0098 0DD0     		beq	.L40
 266:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 464              		.loc 1 266 0
 465 009a 0E4B     		ldr	r3, .L45+16
 466 009c 1D80     		strh	r5, [r3]	@ movhi
 268:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 467              		.loc 1 268 0
 468 009e 0EB1     		cbz	r6, .L43
 469 00a0 0322     		movs	r2, #3
 470              	.LVL18:
 471 00a2 00E0     		b	.L41
 472              	.LVL19:
 473              	.L43:
 474 00a4 0122     		movs	r2, #1
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 18


 475              	.LVL20:
 476              	.L41:
 268:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 477              		.loc 1 268 0 is_stmt 0 discriminator 4
 478 00a6 0A4B     		ldr	r3, .L45+12
 479 00a8 1A70     		strb	r2, [r3]
 480              	.L42:
 269:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 481              		.loc 1 269 0 is_stmt 1 discriminator 1
 482 00aa 094B     		ldr	r3, .L45+12
 483 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 484 00ae 13F0010F 		tst	r3, #1
 485 00b2 FAD1     		bne	.L42
 486 00b4 70BD     		pop	{r4, r5, r6, pc}
 487              	.LVL21:
 488              	.L40:
 274:.\Generated_Source\PSoC5/ADC_theACLK.c **** 				ADC_theACLK_CLKEN |= enabled;
 489              		.loc 1 274 0
 490 00b6 044B     		ldr	r3, .L45+4
 491 00b8 1D80     		strh	r5, [r3]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 492              		.loc 1 275 0
 493 00ba 0249     		ldr	r1, .L45
 494 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 495 00be 1343     		orrs	r3, r3, r2
 496 00c0 0B70     		strb	r3, [r1]
 497              	.LVL22:
 498              	.L32:
 499 00c2 70BD     		pop	{r4, r5, r6, pc}
 500              	.L46:
 501              		.align	2
 502              	.L45:
 503 00c4 A1430040 		.word	1073759137
 504 00c8 00410040 		.word	1073758464
 505 00cc 02410040 		.word	1073758466
 506 00d0 01400040 		.word	1073758209
 507 00d4 02400040 		.word	1073758210
 508              		.cfi_endproc
 509              	.LFE4:
 510              		.size	ADC_theACLK_SetDividerRegister, .-ADC_theACLK_SetDividerRegister
 511              		.section	.text.ADC_theACLK_SetSourceRegister,"ax",%progbits
 512              		.align	2
 513              		.global	ADC_theACLK_SetSourceRegister
 514              		.thumb
 515              		.thumb_func
 516              		.type	ADC_theACLK_SetSourceRegister, %function
 517              	ADC_theACLK_SetSourceRegister:
 518              	.LFB9:
 420:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 currDiv = ADC_theACLK_GetDividerRegister();
 519              		.loc 1 420 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              	.LVL23:
 524 0000 38B5     		push	{r3, r4, r5, lr}
 525              		.cfi_def_cfa_offset 16
 526              		.cfi_offset 3, -16
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 19


 527              		.cfi_offset 4, -12
 528              		.cfi_offset 5, -8
 529              		.cfi_offset 14, -4
 530 0002 0446     		mov	r4, r0
 421:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 oldSrc = ADC_theACLK_GetSourceRegister();
 531              		.loc 1 421 0
 532 0004 FFF7FEFF 		bl	ADC_theACLK_GetDividerRegister
 533              	.LVL24:
 534 0008 0546     		mov	r5, r0
 535              	.LVL25:
 422:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 536              		.loc 1 422 0
 537 000a FFF7FEFF 		bl	ADC_theACLK_GetSourceRegister
 538              	.LVL26:
 424:.\Generated_Source\PSoC5/ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 539              		.loc 1 424 0
 540 000e 0346     		mov	r3, r0
 541 0010 60B1     		cbz	r0, .L48
 424:.\Generated_Source\PSoC5/ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 542              		.loc 1 424 0 is_stmt 0 discriminator 1
 543 0012 5CB9     		cbnz	r4, .L48
 425:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 544              		.loc 1 425 0 is_stmt 1
 545 0014 55B9     		cbnz	r5, .L48
 429:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 546              		.loc 1 429 0
 547 0016 104A     		ldr	r2, .L52
 548 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 549 001a 43F04003 		orr	r3, r3, #64
 550 001e 1370     		strb	r3, [r2]
 431:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 551              		.loc 1 431 0
 552 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 553              		.loc 1 430 0
 554 0022 03F0F803 		and	r3, r3, #248
 555 0026 1C43     		orrs	r4, r4, r3
 556 0028 1470     		strb	r4, [r2]
 557 002a 38BD     		pop	{r3, r4, r5, pc}
 558              	.LVL27:
 559              	.L48:
 433:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 560              		.loc 1 433 0
 561 002c 63B9     		cbnz	r3, .L50
 433:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 562              		.loc 1 433 0 is_stmt 0 discriminator 1
 563 002e 5CB1     		cbz	r4, .L50
 434:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 564              		.loc 1 434 0 is_stmt 1
 565 0030 55B9     		cbnz	r5, .L50
 439:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 566              		.loc 1 439 0
 567 0032 094A     		ldr	r2, .L52
 568 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 569              		.loc 1 438 0
 570 0036 03F0F803 		and	r3, r3, #248
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 20


 571 003a 1C43     		orrs	r4, r4, r3
 572 003c 1470     		strb	r4, [r2]
 440:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 573              		.loc 1 440 0
 574 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 575 0040 03F0BF03 		and	r3, r3, #191
 576 0044 1370     		strb	r3, [r2]
 577 0046 38BD     		pop	{r3, r4, r5, pc}
 578              	.LVL28:
 579              	.L50:
 445:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 580              		.loc 1 445 0
 581 0048 034A     		ldr	r2, .L52
 582 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 583              		.loc 1 444 0
 584 004c 03F0F803 		and	r3, r3, #248
 585 0050 1C43     		orrs	r4, r4, r3
 586 0052 1470     		strb	r4, [r2]
 587 0054 38BD     		pop	{r3, r4, r5, pc}
 588              	.LVL29:
 589              	.L53:
 590 0056 00BF     		.align	2
 591              	.L52:
 592 0058 02410040 		.word	1073758466
 593              		.cfi_endproc
 594              	.LFE9:
 595              		.size	ADC_theACLK_SetSourceRegister, .-ADC_theACLK_SetSourceRegister
 596              		.section	.text.ADC_theACLK_SetPhaseRegister,"ax",%progbits
 597              		.align	2
 598              		.global	ADC_theACLK_SetPhaseRegister
 599              		.thumb
 600              		.thumb_func
 601              		.type	ADC_theACLK_SetPhaseRegister, %function
 602              	ADC_theACLK_SetPhaseRegister:
 603              	.LFB11:
 468:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 469:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 470:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 472:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 477:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 482:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 488:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 21


 489:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 491:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 604              		.loc 1 493 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609              	.LVL30:
 494:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_PHASE = clkPhase & ADC_theACLK_PHASE_MASK;
 610              		.loc 1 494 0
 611 0000 00F00F00 		and	r0, r0, #15
 612              	.LVL31:
 613 0004 014B     		ldr	r3, .L55
 614 0006 1870     		strb	r0, [r3]
 615 0008 7047     		bx	lr
 616              	.L56:
 617 000a 00BF     		.align	2
 618              	.L55:
 619 000c 03410040 		.word	1073758467
 620              		.cfi_endproc
 621              	.LFE11:
 622              		.size	ADC_theACLK_SetPhaseRegister, .-ADC_theACLK_SetPhaseRegister
 623              		.section	.text.ADC_theACLK_GetPhaseRegister,"ax",%progbits
 624              		.align	2
 625              		.global	ADC_theACLK_GetPhaseRegister
 626              		.thumb
 627              		.thumb_func
 628              		.type	ADC_theACLK_GetPhaseRegister, %function
 629              	ADC_theACLK_GetPhaseRegister:
 630              	.LFB12:
 495:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 496:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 497:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 498:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 502:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 506:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 509:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 512:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 631              		.loc 1 514 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 22


 635              		@ link register save eliminated.
 515:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_PHASE & ADC_theACLK_PHASE_MASK;
 636              		.loc 1 515 0
 637 0000 024B     		ldr	r3, .L58
 638 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 516:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 639              		.loc 1 516 0
 640 0004 00F00F00 		and	r0, r0, #15
 641 0008 7047     		bx	lr
 642              	.L59:
 643 000a 00BF     		.align	2
 644              	.L58:
 645 000c 03410040 		.word	1073758467
 646              		.cfi_endproc
 647              	.LFE12:
 648              		.size	ADC_theACLK_GetPhaseRegister, .-ADC_theACLK_GetPhaseRegister
 649              		.text
 650              	.Letext0:
 651              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 652              		.section	.debug_info,"",%progbits
 653              	.Ldebug_info0:
 654 0000 BC020000 		.4byte	0x2bc
 655 0004 0400     		.2byte	0x4
 656 0006 00000000 		.4byte	.Ldebug_abbrev0
 657 000a 04       		.byte	0x4
 658 000b 01       		.uleb128 0x1
 659 000c FD010000 		.4byte	.LASF40
 660 0010 01       		.byte	0x1
 661 0011 06010000 		.4byte	.LASF41
 662 0015 C6020000 		.4byte	.LASF42
 663 0019 00000000 		.4byte	.Ldebug_ranges0+0
 664 001d 00000000 		.4byte	0
 665 0021 00000000 		.4byte	.Ldebug_line0
 666 0025 02       		.uleb128 0x2
 667 0026 01       		.byte	0x1
 668 0027 06       		.byte	0x6
 669 0028 47010000 		.4byte	.LASF0
 670 002c 02       		.uleb128 0x2
 671 002d 01       		.byte	0x1
 672 002e 08       		.byte	0x8
 673 002f 2D010000 		.4byte	.LASF1
 674 0033 02       		.uleb128 0x2
 675 0034 02       		.byte	0x2
 676 0035 05       		.byte	0x5
 677 0036 24000000 		.4byte	.LASF2
 678 003a 02       		.uleb128 0x2
 679 003b 02       		.byte	0x2
 680 003c 07       		.byte	0x7
 681 003d B4010000 		.4byte	.LASF3
 682 0041 02       		.uleb128 0x2
 683 0042 04       		.byte	0x4
 684 0043 05       		.byte	0x5
 685 0044 C1000000 		.4byte	.LASF4
 686 0048 02       		.uleb128 0x2
 687 0049 04       		.byte	0x4
 688 004a 07       		.byte	0x7
 689 004b AD020000 		.4byte	.LASF5
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 23


 690 004f 02       		.uleb128 0x2
 691 0050 08       		.byte	0x8
 692 0051 05       		.byte	0x5
 693 0052 79000000 		.4byte	.LASF6
 694 0056 02       		.uleb128 0x2
 695 0057 08       		.byte	0x8
 696 0058 07       		.byte	0x7
 697 0059 53010000 		.4byte	.LASF7
 698 005d 03       		.uleb128 0x3
 699 005e 04       		.byte	0x4
 700 005f 05       		.byte	0x5
 701 0060 696E7400 		.ascii	"int\000"
 702 0064 02       		.uleb128 0x2
 703 0065 04       		.byte	0x4
 704 0066 07       		.byte	0x7
 705 0067 88010000 		.4byte	.LASF8
 706 006b 04       		.uleb128 0x4
 707 006c 62000000 		.4byte	.LASF9
 708 0070 02       		.byte	0x2
 709 0071 5B       		.byte	0x5b
 710 0072 2C000000 		.4byte	0x2c
 711 0076 04       		.uleb128 0x4
 712 0077 2E000000 		.4byte	.LASF10
 713 007b 02       		.byte	0x2
 714 007c 5C       		.byte	0x5c
 715 007d 3A000000 		.4byte	0x3a
 716 0081 02       		.uleb128 0x2
 717 0082 04       		.byte	0x4
 718 0083 04       		.byte	0x4
 719 0084 73000000 		.4byte	.LASF11
 720 0088 02       		.uleb128 0x2
 721 0089 08       		.byte	0x8
 722 008a 04       		.byte	0x4
 723 008b BF020000 		.4byte	.LASF12
 724 008f 02       		.uleb128 0x2
 725 0090 01       		.byte	0x1
 726 0091 08       		.byte	0x8
 727 0092 F8010000 		.4byte	.LASF13
 728 0096 04       		.uleb128 0x4
 729 0097 A8020000 		.4byte	.LASF14
 730 009b 02       		.byte	0x2
 731 009c F0       		.byte	0xf0
 732 009d A1000000 		.4byte	0xa1
 733 00a1 05       		.uleb128 0x5
 734 00a2 6B000000 		.4byte	0x6b
 735 00a6 04       		.uleb128 0x4
 736 00a7 1E000000 		.4byte	.LASF15
 737 00ab 02       		.byte	0x2
 738 00ac F1       		.byte	0xf1
 739 00ad B1000000 		.4byte	0xb1
 740 00b1 05       		.uleb128 0x5
 741 00b2 76000000 		.4byte	0x76
 742 00b6 06       		.uleb128 0x6
 743 00b7 C7010000 		.4byte	.LASF16
 744 00bb 01       		.byte	0x1
 745 00bc 2D       		.byte	0x2d
 746 00bd 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 24


 747 00c1 1C000000 		.4byte	.LFE0-.LFB0
 748 00c5 01       		.uleb128 0x1
 749 00c6 9C       		.byte	0x9c
 750 00c7 06       		.uleb128 0x6
 751 00c8 62030000 		.4byte	.LASF17
 752 00cc 01       		.byte	0x1
 753 00cd 47       		.byte	0x47
 754 00ce 00000000 		.4byte	.LFB1
 755 00d2 1C000000 		.4byte	.LFE1-.LFB1
 756 00d6 01       		.uleb128 0x1
 757 00d7 9C       		.byte	0x9c
 758 00d8 07       		.uleb128 0x7
 759 00d9 00000000 		.4byte	.LASF18
 760 00dd 01       		.byte	0x1
 761 00de 64       		.byte	0x64
 762 00df 00000000 		.4byte	.LFB2
 763 00e3 6C000000 		.4byte	.LFE2-.LFB2
 764 00e7 01       		.uleb128 0x1
 765 00e8 9C       		.byte	0x9c
 766 00e9 07010000 		.4byte	0x107
 767 00ed 08       		.uleb128 0x8
 768 00ee 0A000000 		.4byte	.LBB2
 769 00f2 62000000 		.4byte	.LBE2-.LBB2
 770 00f6 09       		.uleb128 0x9
 771 00f7 9D020000 		.4byte	.LASF30
 772 00fb 01       		.byte	0x1
 773 00fc 69       		.byte	0x69
 774 00fd 76000000 		.4byte	0x76
 775 0101 00000000 		.4byte	.LLST0
 776 0105 00       		.byte	0
 777 0106 00       		.byte	0
 778 0107 07       		.uleb128 0x7
 779 0108 ED000000 		.4byte	.LASF19
 780 010c 01       		.byte	0x1
 781 010d 9D       		.byte	0x9d
 782 010e 00000000 		.4byte	.LFB3
 783 0112 20000000 		.4byte	.LFE3-.LFB3
 784 0116 01       		.uleb128 0x1
 785 0117 9C       		.byte	0x9c
 786 0118 2A010000 		.4byte	0x12a
 787 011c 0A       		.uleb128 0xa
 788 011d E7000000 		.4byte	.LASF21
 789 0121 01       		.byte	0x1
 790 0122 9D       		.byte	0x9d
 791 0123 6B000000 		.4byte	0x6b
 792 0127 01       		.uleb128 0x1
 793 0128 50       		.byte	0x50
 794 0129 00       		.byte	0
 795 012a 0B       		.uleb128 0xb
 796 012b D9010000 		.4byte	.LASF24
 797 012f 01       		.byte	0x1
 798 0130 2901     		.2byte	0x129
 799 0132 76000000 		.4byte	0x76
 800 0136 00000000 		.4byte	.LFB5
 801 013a 0C000000 		.4byte	.LFE5-.LFB5
 802 013e 01       		.uleb128 0x1
 803 013f 9C       		.byte	0x9c
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 25


 804 0140 0C       		.uleb128 0xc
 805 0141 A5000000 		.4byte	.LASF20
 806 0145 01       		.byte	0x1
 807 0146 4C01     		.2byte	0x14c
 808 0148 00000000 		.4byte	.LFB6
 809 014c 14000000 		.4byte	.LFE6-.LFB6
 810 0150 01       		.uleb128 0x1
 811 0151 9C       		.byte	0x9c
 812 0152 67010000 		.4byte	0x167
 813 0156 0D       		.uleb128 0xd
 814 0157 3B010000 		.4byte	.LASF22
 815 015b 01       		.byte	0x1
 816 015c 4C01     		.2byte	0x14c
 817 015e 6B000000 		.4byte	0x6b
 818 0162 13000000 		.4byte	.LLST1
 819 0166 00       		.byte	0
 820 0167 0C       		.uleb128 0xc
 821 0168 3D000000 		.4byte	.LASF23
 822 016c 01       		.byte	0x1
 823 016d 6F01     		.2byte	0x16f
 824 016f 00000000 		.4byte	.LFB7
 825 0173 18000000 		.4byte	.LFE7-.LFB7
 826 0177 01       		.uleb128 0x1
 827 0178 9C       		.byte	0x9c
 828 0179 8E010000 		.4byte	0x18e
 829 017d 0D       		.uleb128 0xd
 830 017e 3B010000 		.4byte	.LASF22
 831 0182 01       		.byte	0x1
 832 0183 6F01     		.2byte	0x16f
 833 0185 6B000000 		.4byte	0x6b
 834 0189 34000000 		.4byte	.LLST2
 835 018d 00       		.byte	0
 836 018e 0B       		.uleb128 0xb
 837 018f 3E030000 		.4byte	.LASF25
 838 0193 01       		.byte	0x1
 839 0194 8401     		.2byte	0x184
 840 0196 6B000000 		.4byte	0x6b
 841 019a 00000000 		.4byte	.LFB8
 842 019e 10000000 		.4byte	.LFE8-.LFB8
 843 01a2 01       		.uleb128 0x1
 844 01a3 9C       		.byte	0x9c
 845 01a4 0B       		.uleb128 0xb
 846 01a5 87000000 		.4byte	.LASF26
 847 01a9 01       		.byte	0x1
 848 01aa D001     		.2byte	0x1d0
 849 01ac 6B000000 		.4byte	0x6b
 850 01b0 00000000 		.4byte	.LFB10
 851 01b4 10000000 		.4byte	.LFE10-.LFB10
 852 01b8 01       		.uleb128 0x1
 853 01b9 9C       		.byte	0x9c
 854 01ba 07       		.uleb128 0x7
 855 01bb 95010000 		.4byte	.LASF27
 856 01bf 01       		.byte	0x1
 857 01c0 C1       		.byte	0xc1
 858 01c1 00000000 		.4byte	.LFB4
 859 01c5 D8000000 		.4byte	.LFE4-.LFB4
 860 01c9 01       		.uleb128 0x1
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 26


 861 01ca 9C       		.byte	0x9c
 862 01cb 2B020000 		.4byte	0x22b
 863 01cf 0E       		.uleb128 0xe
 864 01d0 68000000 		.4byte	.LASF28
 865 01d4 01       		.byte	0x1
 866 01d5 C1       		.byte	0xc1
 867 01d6 76000000 		.4byte	0x76
 868 01da 55000000 		.4byte	.LLST3
 869 01de 0E       		.uleb128 0xe
 870 01df 35000000 		.4byte	.LASF29
 871 01e3 01       		.byte	0x1
 872 01e4 C1       		.byte	0xc1
 873 01e5 6B000000 		.4byte	0x6b
 874 01e9 76000000 		.4byte	.LLST4
 875 01ed 09       		.uleb128 0x9
 876 01ee 5A030000 		.4byte	.LASF31
 877 01f2 01       		.byte	0x1
 878 01f3 C4       		.byte	0xc4
 879 01f4 6B000000 		.4byte	0x6b
 880 01f8 97000000 		.4byte	.LLST5
 881 01fc 09       		.uleb128 0x9
 882 01fd 95020000 		.4byte	.LASF32
 883 0201 01       		.byte	0x1
 884 0202 C6       		.byte	0xc6
 885 0203 6B000000 		.4byte	0x6b
 886 0207 E5000000 		.4byte	.LLST6
 887 020b 0F       		.uleb128 0xf
 888 020c 9D020000 		.4byte	.LASF30
 889 0210 01       		.byte	0x1
 890 0211 C7       		.byte	0xc7
 891 0212 76000000 		.4byte	0x76
 892 0216 01       		.uleb128 0x1
 893 0217 50       		.byte	0x50
 894 0218 10       		.uleb128 0x10
 895 0219 0A000000 		.4byte	.LVL8
 896 021d A4010000 		.4byte	0x1a4
 897 0221 10       		.uleb128 0x10
 898 0222 10000000 		.4byte	.LVL10
 899 0226 2A010000 		.4byte	0x12a
 900 022a 00       		.byte	0
 901 022b 0C       		.uleb128 0xc
 902 022c 6A010000 		.4byte	.LASF33
 903 0230 01       		.byte	0x1
 904 0231 A301     		.2byte	0x1a3
 905 0233 00000000 		.4byte	.LFB9
 906 0237 5C000000 		.4byte	.LFE9-.LFB9
 907 023b 01       		.uleb128 0x1
 908 023c 9C       		.byte	0x9c
 909 023d 82020000 		.4byte	0x282
 910 0241 0D       		.uleb128 0xd
 911 0242 8B020000 		.4byte	.LASF34
 912 0246 01       		.byte	0x1
 913 0247 A301     		.2byte	0x1a3
 914 0249 6B000000 		.4byte	0x6b
 915 024d F8000000 		.4byte	.LLST7
 916 0251 11       		.uleb128 0x11
 917 0252 16000000 		.4byte	.LASF35
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 27


 918 0256 01       		.byte	0x1
 919 0257 A501     		.2byte	0x1a5
 920 0259 76000000 		.4byte	0x76
 921 025d 19010000 		.4byte	.LLST8
 922 0261 12       		.uleb128 0x12
 923 0262 5B000000 		.4byte	.LASF36
 924 0266 01       		.byte	0x1
 925 0267 A601     		.2byte	0x1a6
 926 0269 6B000000 		.4byte	0x6b
 927 026d 01       		.uleb128 0x1
 928 026e 50       		.byte	0x50
 929 026f 10       		.uleb128 0x10
 930 0270 08000000 		.4byte	.LVL24
 931 0274 2A010000 		.4byte	0x12a
 932 0278 10       		.uleb128 0x10
 933 0279 0E000000 		.4byte	.LVL26
 934 027d A4010000 		.4byte	0x1a4
 935 0281 00       		.byte	0
 936 0282 0C       		.uleb128 0xc
 937 0283 7C030000 		.4byte	.LASF37
 938 0287 01       		.byte	0x1
 939 0288 EC01     		.2byte	0x1ec
 940 028a 00000000 		.4byte	.LFB11
 941 028e 10000000 		.4byte	.LFE11-.LFB11
 942 0292 01       		.uleb128 0x1
 943 0293 9C       		.byte	0x9c
 944 0294 A9020000 		.4byte	0x2a9
 945 0298 0D       		.uleb128 0xd
 946 0299 73030000 		.4byte	.LASF38
 947 029d 01       		.byte	0x1
 948 029e EC01     		.2byte	0x1ec
 949 02a0 6B000000 		.4byte	0x6b
 950 02a4 2C010000 		.4byte	.LLST9
 951 02a8 00       		.byte	0
 952 02a9 0B       		.uleb128 0xb
 953 02aa CA000000 		.4byte	.LASF39
 954 02ae 01       		.byte	0x1
 955 02af 0102     		.2byte	0x201
 956 02b1 6B000000 		.4byte	0x6b
 957 02b5 00000000 		.4byte	.LFB12
 958 02b9 10000000 		.4byte	.LFE12-.LFB12
 959 02bd 01       		.uleb128 0x1
 960 02be 9C       		.byte	0x9c
 961 02bf 00       		.byte	0
 962              		.section	.debug_abbrev,"",%progbits
 963              	.Ldebug_abbrev0:
 964 0000 01       		.uleb128 0x1
 965 0001 11       		.uleb128 0x11
 966 0002 01       		.byte	0x1
 967 0003 25       		.uleb128 0x25
 968 0004 0E       		.uleb128 0xe
 969 0005 13       		.uleb128 0x13
 970 0006 0B       		.uleb128 0xb
 971 0007 03       		.uleb128 0x3
 972 0008 0E       		.uleb128 0xe
 973 0009 1B       		.uleb128 0x1b
 974 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 28


 975 000b 55       		.uleb128 0x55
 976 000c 17       		.uleb128 0x17
 977 000d 11       		.uleb128 0x11
 978 000e 01       		.uleb128 0x1
 979 000f 10       		.uleb128 0x10
 980 0010 17       		.uleb128 0x17
 981 0011 00       		.byte	0
 982 0012 00       		.byte	0
 983 0013 02       		.uleb128 0x2
 984 0014 24       		.uleb128 0x24
 985 0015 00       		.byte	0
 986 0016 0B       		.uleb128 0xb
 987 0017 0B       		.uleb128 0xb
 988 0018 3E       		.uleb128 0x3e
 989 0019 0B       		.uleb128 0xb
 990 001a 03       		.uleb128 0x3
 991 001b 0E       		.uleb128 0xe
 992 001c 00       		.byte	0
 993 001d 00       		.byte	0
 994 001e 03       		.uleb128 0x3
 995 001f 24       		.uleb128 0x24
 996 0020 00       		.byte	0
 997 0021 0B       		.uleb128 0xb
 998 0022 0B       		.uleb128 0xb
 999 0023 3E       		.uleb128 0x3e
 1000 0024 0B       		.uleb128 0xb
 1001 0025 03       		.uleb128 0x3
 1002 0026 08       		.uleb128 0x8
 1003 0027 00       		.byte	0
 1004 0028 00       		.byte	0
 1005 0029 04       		.uleb128 0x4
 1006 002a 16       		.uleb128 0x16
 1007 002b 00       		.byte	0
 1008 002c 03       		.uleb128 0x3
 1009 002d 0E       		.uleb128 0xe
 1010 002e 3A       		.uleb128 0x3a
 1011 002f 0B       		.uleb128 0xb
 1012 0030 3B       		.uleb128 0x3b
 1013 0031 0B       		.uleb128 0xb
 1014 0032 49       		.uleb128 0x49
 1015 0033 13       		.uleb128 0x13
 1016 0034 00       		.byte	0
 1017 0035 00       		.byte	0
 1018 0036 05       		.uleb128 0x5
 1019 0037 35       		.uleb128 0x35
 1020 0038 00       		.byte	0
 1021 0039 49       		.uleb128 0x49
 1022 003a 13       		.uleb128 0x13
 1023 003b 00       		.byte	0
 1024 003c 00       		.byte	0
 1025 003d 06       		.uleb128 0x6
 1026 003e 2E       		.uleb128 0x2e
 1027 003f 00       		.byte	0
 1028 0040 3F       		.uleb128 0x3f
 1029 0041 19       		.uleb128 0x19
 1030 0042 03       		.uleb128 0x3
 1031 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 29


 1032 0044 3A       		.uleb128 0x3a
 1033 0045 0B       		.uleb128 0xb
 1034 0046 3B       		.uleb128 0x3b
 1035 0047 0B       		.uleb128 0xb
 1036 0048 27       		.uleb128 0x27
 1037 0049 19       		.uleb128 0x19
 1038 004a 11       		.uleb128 0x11
 1039 004b 01       		.uleb128 0x1
 1040 004c 12       		.uleb128 0x12
 1041 004d 06       		.uleb128 0x6
 1042 004e 40       		.uleb128 0x40
 1043 004f 18       		.uleb128 0x18
 1044 0050 9742     		.uleb128 0x2117
 1045 0052 19       		.uleb128 0x19
 1046 0053 00       		.byte	0
 1047 0054 00       		.byte	0
 1048 0055 07       		.uleb128 0x7
 1049 0056 2E       		.uleb128 0x2e
 1050 0057 01       		.byte	0x1
 1051 0058 3F       		.uleb128 0x3f
 1052 0059 19       		.uleb128 0x19
 1053 005a 03       		.uleb128 0x3
 1054 005b 0E       		.uleb128 0xe
 1055 005c 3A       		.uleb128 0x3a
 1056 005d 0B       		.uleb128 0xb
 1057 005e 3B       		.uleb128 0x3b
 1058 005f 0B       		.uleb128 0xb
 1059 0060 27       		.uleb128 0x27
 1060 0061 19       		.uleb128 0x19
 1061 0062 11       		.uleb128 0x11
 1062 0063 01       		.uleb128 0x1
 1063 0064 12       		.uleb128 0x12
 1064 0065 06       		.uleb128 0x6
 1065 0066 40       		.uleb128 0x40
 1066 0067 18       		.uleb128 0x18
 1067 0068 9742     		.uleb128 0x2117
 1068 006a 19       		.uleb128 0x19
 1069 006b 01       		.uleb128 0x1
 1070 006c 13       		.uleb128 0x13
 1071 006d 00       		.byte	0
 1072 006e 00       		.byte	0
 1073 006f 08       		.uleb128 0x8
 1074 0070 0B       		.uleb128 0xb
 1075 0071 01       		.byte	0x1
 1076 0072 11       		.uleb128 0x11
 1077 0073 01       		.uleb128 0x1
 1078 0074 12       		.uleb128 0x12
 1079 0075 06       		.uleb128 0x6
 1080 0076 00       		.byte	0
 1081 0077 00       		.byte	0
 1082 0078 09       		.uleb128 0x9
 1083 0079 34       		.uleb128 0x34
 1084 007a 00       		.byte	0
 1085 007b 03       		.uleb128 0x3
 1086 007c 0E       		.uleb128 0xe
 1087 007d 3A       		.uleb128 0x3a
 1088 007e 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 30


 1089 007f 3B       		.uleb128 0x3b
 1090 0080 0B       		.uleb128 0xb
 1091 0081 49       		.uleb128 0x49
 1092 0082 13       		.uleb128 0x13
 1093 0083 02       		.uleb128 0x2
 1094 0084 17       		.uleb128 0x17
 1095 0085 00       		.byte	0
 1096 0086 00       		.byte	0
 1097 0087 0A       		.uleb128 0xa
 1098 0088 05       		.uleb128 0x5
 1099 0089 00       		.byte	0
 1100 008a 03       		.uleb128 0x3
 1101 008b 0E       		.uleb128 0xe
 1102 008c 3A       		.uleb128 0x3a
 1103 008d 0B       		.uleb128 0xb
 1104 008e 3B       		.uleb128 0x3b
 1105 008f 0B       		.uleb128 0xb
 1106 0090 49       		.uleb128 0x49
 1107 0091 13       		.uleb128 0x13
 1108 0092 02       		.uleb128 0x2
 1109 0093 18       		.uleb128 0x18
 1110 0094 00       		.byte	0
 1111 0095 00       		.byte	0
 1112 0096 0B       		.uleb128 0xb
 1113 0097 2E       		.uleb128 0x2e
 1114 0098 00       		.byte	0
 1115 0099 3F       		.uleb128 0x3f
 1116 009a 19       		.uleb128 0x19
 1117 009b 03       		.uleb128 0x3
 1118 009c 0E       		.uleb128 0xe
 1119 009d 3A       		.uleb128 0x3a
 1120 009e 0B       		.uleb128 0xb
 1121 009f 3B       		.uleb128 0x3b
 1122 00a0 05       		.uleb128 0x5
 1123 00a1 27       		.uleb128 0x27
 1124 00a2 19       		.uleb128 0x19
 1125 00a3 49       		.uleb128 0x49
 1126 00a4 13       		.uleb128 0x13
 1127 00a5 11       		.uleb128 0x11
 1128 00a6 01       		.uleb128 0x1
 1129 00a7 12       		.uleb128 0x12
 1130 00a8 06       		.uleb128 0x6
 1131 00a9 40       		.uleb128 0x40
 1132 00aa 18       		.uleb128 0x18
 1133 00ab 9742     		.uleb128 0x2117
 1134 00ad 19       		.uleb128 0x19
 1135 00ae 00       		.byte	0
 1136 00af 00       		.byte	0
 1137 00b0 0C       		.uleb128 0xc
 1138 00b1 2E       		.uleb128 0x2e
 1139 00b2 01       		.byte	0x1
 1140 00b3 3F       		.uleb128 0x3f
 1141 00b4 19       		.uleb128 0x19
 1142 00b5 03       		.uleb128 0x3
 1143 00b6 0E       		.uleb128 0xe
 1144 00b7 3A       		.uleb128 0x3a
 1145 00b8 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 31


 1146 00b9 3B       		.uleb128 0x3b
 1147 00ba 05       		.uleb128 0x5
 1148 00bb 27       		.uleb128 0x27
 1149 00bc 19       		.uleb128 0x19
 1150 00bd 11       		.uleb128 0x11
 1151 00be 01       		.uleb128 0x1
 1152 00bf 12       		.uleb128 0x12
 1153 00c0 06       		.uleb128 0x6
 1154 00c1 40       		.uleb128 0x40
 1155 00c2 18       		.uleb128 0x18
 1156 00c3 9742     		.uleb128 0x2117
 1157 00c5 19       		.uleb128 0x19
 1158 00c6 01       		.uleb128 0x1
 1159 00c7 13       		.uleb128 0x13
 1160 00c8 00       		.byte	0
 1161 00c9 00       		.byte	0
 1162 00ca 0D       		.uleb128 0xd
 1163 00cb 05       		.uleb128 0x5
 1164 00cc 00       		.byte	0
 1165 00cd 03       		.uleb128 0x3
 1166 00ce 0E       		.uleb128 0xe
 1167 00cf 3A       		.uleb128 0x3a
 1168 00d0 0B       		.uleb128 0xb
 1169 00d1 3B       		.uleb128 0x3b
 1170 00d2 05       		.uleb128 0x5
 1171 00d3 49       		.uleb128 0x49
 1172 00d4 13       		.uleb128 0x13
 1173 00d5 02       		.uleb128 0x2
 1174 00d6 17       		.uleb128 0x17
 1175 00d7 00       		.byte	0
 1176 00d8 00       		.byte	0
 1177 00d9 0E       		.uleb128 0xe
 1178 00da 05       		.uleb128 0x5
 1179 00db 00       		.byte	0
 1180 00dc 03       		.uleb128 0x3
 1181 00dd 0E       		.uleb128 0xe
 1182 00de 3A       		.uleb128 0x3a
 1183 00df 0B       		.uleb128 0xb
 1184 00e0 3B       		.uleb128 0x3b
 1185 00e1 0B       		.uleb128 0xb
 1186 00e2 49       		.uleb128 0x49
 1187 00e3 13       		.uleb128 0x13
 1188 00e4 02       		.uleb128 0x2
 1189 00e5 17       		.uleb128 0x17
 1190 00e6 00       		.byte	0
 1191 00e7 00       		.byte	0
 1192 00e8 0F       		.uleb128 0xf
 1193 00e9 34       		.uleb128 0x34
 1194 00ea 00       		.byte	0
 1195 00eb 03       		.uleb128 0x3
 1196 00ec 0E       		.uleb128 0xe
 1197 00ed 3A       		.uleb128 0x3a
 1198 00ee 0B       		.uleb128 0xb
 1199 00ef 3B       		.uleb128 0x3b
 1200 00f0 0B       		.uleb128 0xb
 1201 00f1 49       		.uleb128 0x49
 1202 00f2 13       		.uleb128 0x13
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 32


 1203 00f3 02       		.uleb128 0x2
 1204 00f4 18       		.uleb128 0x18
 1205 00f5 00       		.byte	0
 1206 00f6 00       		.byte	0
 1207 00f7 10       		.uleb128 0x10
 1208 00f8 898201   		.uleb128 0x4109
 1209 00fb 00       		.byte	0
 1210 00fc 11       		.uleb128 0x11
 1211 00fd 01       		.uleb128 0x1
 1212 00fe 31       		.uleb128 0x31
 1213 00ff 13       		.uleb128 0x13
 1214 0100 00       		.byte	0
 1215 0101 00       		.byte	0
 1216 0102 11       		.uleb128 0x11
 1217 0103 34       		.uleb128 0x34
 1218 0104 00       		.byte	0
 1219 0105 03       		.uleb128 0x3
 1220 0106 0E       		.uleb128 0xe
 1221 0107 3A       		.uleb128 0x3a
 1222 0108 0B       		.uleb128 0xb
 1223 0109 3B       		.uleb128 0x3b
 1224 010a 05       		.uleb128 0x5
 1225 010b 49       		.uleb128 0x49
 1226 010c 13       		.uleb128 0x13
 1227 010d 02       		.uleb128 0x2
 1228 010e 17       		.uleb128 0x17
 1229 010f 00       		.byte	0
 1230 0110 00       		.byte	0
 1231 0111 12       		.uleb128 0x12
 1232 0112 34       		.uleb128 0x34
 1233 0113 00       		.byte	0
 1234 0114 03       		.uleb128 0x3
 1235 0115 0E       		.uleb128 0xe
 1236 0116 3A       		.uleb128 0x3a
 1237 0117 0B       		.uleb128 0xb
 1238 0118 3B       		.uleb128 0x3b
 1239 0119 05       		.uleb128 0x5
 1240 011a 49       		.uleb128 0x49
 1241 011b 13       		.uleb128 0x13
 1242 011c 02       		.uleb128 0x2
 1243 011d 18       		.uleb128 0x18
 1244 011e 00       		.byte	0
 1245 011f 00       		.byte	0
 1246 0120 00       		.byte	0
 1247              		.section	.debug_loc,"",%progbits
 1248              	.Ldebug_loc0:
 1249              	.LLST0:
 1250 0000 2A000000 		.4byte	.LVL0
 1251 0004 5A000000 		.4byte	.LVL1
 1252 0008 0100     		.2byte	0x1
 1253 000a 52       		.byte	0x52
 1254 000b 00000000 		.4byte	0
 1255 000f 00000000 		.4byte	0
 1256              	.LLST1:
 1257 0013 00000000 		.4byte	.LVL3
 1258 0017 08000000 		.4byte	.LVL4
 1259 001b 0100     		.2byte	0x1
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 33


 1260 001d 50       		.byte	0x50
 1261 001e 08000000 		.4byte	.LVL4
 1262 0022 14000000 		.4byte	.LFE6
 1263 0026 0400     		.2byte	0x4
 1264 0028 F3       		.byte	0xf3
 1265 0029 01       		.uleb128 0x1
 1266 002a 50       		.byte	0x50
 1267 002b 9F       		.byte	0x9f
 1268 002c 00000000 		.4byte	0
 1269 0030 00000000 		.4byte	0
 1270              	.LLST2:
 1271 0034 00000000 		.4byte	.LVL5
 1272 0038 06000000 		.4byte	.LVL6
 1273 003c 0100     		.2byte	0x1
 1274 003e 50       		.byte	0x50
 1275 003f 06000000 		.4byte	.LVL6
 1276 0043 18000000 		.4byte	.LFE7
 1277 0047 0400     		.2byte	0x4
 1278 0049 F3       		.byte	0xf3
 1279 004a 01       		.uleb128 0x1
 1280 004b 50       		.byte	0x50
 1281 004c 9F       		.byte	0x9f
 1282 004d 00000000 		.4byte	0
 1283 0051 00000000 		.4byte	0
 1284              	.LLST3:
 1285 0055 00000000 		.4byte	.LVL7
 1286 0059 09000000 		.4byte	.LVL8-1
 1287 005d 0100     		.2byte	0x1
 1288 005f 50       		.byte	0x50
 1289 0060 09000000 		.4byte	.LVL8-1
 1290 0064 D8000000 		.4byte	.LFE4
 1291 0068 0400     		.2byte	0x4
 1292 006a F3       		.byte	0xf3
 1293 006b 01       		.uleb128 0x1
 1294 006c 50       		.byte	0x50
 1295 006d 9F       		.byte	0x9f
 1296 006e 00000000 		.4byte	0
 1297 0072 00000000 		.4byte	0
 1298              	.LLST4:
 1299 0076 00000000 		.4byte	.LVL7
 1300 007a 09000000 		.4byte	.LVL8-1
 1301 007e 0100     		.2byte	0x1
 1302 0080 51       		.byte	0x51
 1303 0081 09000000 		.4byte	.LVL8-1
 1304 0085 D8000000 		.4byte	.LFE4
 1305 0089 0400     		.2byte	0x4
 1306 008b F3       		.byte	0xf3
 1307 008c 01       		.uleb128 0x1
 1308 008d 51       		.byte	0x51
 1309 008e 9F       		.byte	0x9f
 1310 008f 00000000 		.4byte	0
 1311 0093 00000000 		.4byte	0
 1312              	.LLST5:
 1313 0097 1C000000 		.4byte	.LVL11
 1314 009b 2A000000 		.4byte	.LVL12
 1315 009f 0100     		.2byte	0x1
 1316 00a1 52       		.byte	0x52
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 34


 1317 00a2 34000000 		.4byte	.LVL13
 1318 00a6 36000000 		.4byte	.LVL14
 1319 00aa 0100     		.2byte	0x1
 1320 00ac 52       		.byte	0x52
 1321 00ad 36000000 		.4byte	.LVL14
 1322 00b1 38000000 		.4byte	.LVL15
 1323 00b5 0500     		.2byte	0x5
 1324 00b7 73       		.byte	0x73
 1325 00b8 00       		.sleb128 0
 1326 00b9 31       		.byte	0x31
 1327 00ba 1A       		.byte	0x1a
 1328 00bb 9F       		.byte	0x9f
 1329 00bc 44000000 		.4byte	.LVL16
 1330 00c0 A2000000 		.4byte	.LVL18
 1331 00c4 0100     		.2byte	0x1
 1332 00c6 52       		.byte	0x52
 1333 00c7 A4000000 		.4byte	.LVL19
 1334 00cb A6000000 		.4byte	.LVL20
 1335 00cf 0100     		.2byte	0x1
 1336 00d1 52       		.byte	0x52
 1337 00d2 B6000000 		.4byte	.LVL21
 1338 00d6 C2000000 		.4byte	.LVL22
 1339 00da 0100     		.2byte	0x1
 1340 00dc 52       		.byte	0x52
 1341 00dd 00000000 		.4byte	0
 1342 00e1 00000000 		.4byte	0
 1343              	.LLST6:
 1344 00e5 0C000000 		.4byte	.LVL9
 1345 00e9 4E000000 		.4byte	.LVL17
 1346 00ed 0100     		.2byte	0x1
 1347 00ef 54       		.byte	0x54
 1348 00f0 00000000 		.4byte	0
 1349 00f4 00000000 		.4byte	0
 1350              	.LLST7:
 1351 00f8 00000000 		.4byte	.LVL23
 1352 00fc 07000000 		.4byte	.LVL24-1
 1353 0100 0100     		.2byte	0x1
 1354 0102 50       		.byte	0x50
 1355 0103 07000000 		.4byte	.LVL24-1
 1356 0107 5C000000 		.4byte	.LFE9
 1357 010b 0400     		.2byte	0x4
 1358 010d F3       		.byte	0xf3
 1359 010e 01       		.uleb128 0x1
 1360 010f 50       		.byte	0x50
 1361 0110 9F       		.byte	0x9f
 1362 0111 00000000 		.4byte	0
 1363 0115 00000000 		.4byte	0
 1364              	.LLST8:
 1365 0119 0A000000 		.4byte	.LVL25
 1366 011d 56000000 		.4byte	.LVL29
 1367 0121 0100     		.2byte	0x1
 1368 0123 55       		.byte	0x55
 1369 0124 00000000 		.4byte	0
 1370 0128 00000000 		.4byte	0
 1371              	.LLST9:
 1372 012c 00000000 		.4byte	.LVL30
 1373 0130 04000000 		.4byte	.LVL31
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 35


 1374 0134 0100     		.2byte	0x1
 1375 0136 50       		.byte	0x50
 1376 0137 04000000 		.4byte	.LVL31
 1377 013b 10000000 		.4byte	.LFE11
 1378 013f 0400     		.2byte	0x4
 1379 0141 F3       		.byte	0xf3
 1380 0142 01       		.uleb128 0x1
 1381 0143 50       		.byte	0x50
 1382 0144 9F       		.byte	0x9f
 1383 0145 00000000 		.4byte	0
 1384 0149 00000000 		.4byte	0
 1385              		.section	.debug_aranges,"",%progbits
 1386 0000 7C000000 		.4byte	0x7c
 1387 0004 0200     		.2byte	0x2
 1388 0006 00000000 		.4byte	.Ldebug_info0
 1389 000a 04       		.byte	0x4
 1390 000b 00       		.byte	0
 1391 000c 0000     		.2byte	0
 1392 000e 0000     		.2byte	0
 1393 0010 00000000 		.4byte	.LFB0
 1394 0014 1C000000 		.4byte	.LFE0-.LFB0
 1395 0018 00000000 		.4byte	.LFB1
 1396 001c 1C000000 		.4byte	.LFE1-.LFB1
 1397 0020 00000000 		.4byte	.LFB2
 1398 0024 6C000000 		.4byte	.LFE2-.LFB2
 1399 0028 00000000 		.4byte	.LFB3
 1400 002c 20000000 		.4byte	.LFE3-.LFB3
 1401 0030 00000000 		.4byte	.LFB5
 1402 0034 0C000000 		.4byte	.LFE5-.LFB5
 1403 0038 00000000 		.4byte	.LFB6
 1404 003c 14000000 		.4byte	.LFE6-.LFB6
 1405 0040 00000000 		.4byte	.LFB7
 1406 0044 18000000 		.4byte	.LFE7-.LFB7
 1407 0048 00000000 		.4byte	.LFB8
 1408 004c 10000000 		.4byte	.LFE8-.LFB8
 1409 0050 00000000 		.4byte	.LFB10
 1410 0054 10000000 		.4byte	.LFE10-.LFB10
 1411 0058 00000000 		.4byte	.LFB4
 1412 005c D8000000 		.4byte	.LFE4-.LFB4
 1413 0060 00000000 		.4byte	.LFB9
 1414 0064 5C000000 		.4byte	.LFE9-.LFB9
 1415 0068 00000000 		.4byte	.LFB11
 1416 006c 10000000 		.4byte	.LFE11-.LFB11
 1417 0070 00000000 		.4byte	.LFB12
 1418 0074 10000000 		.4byte	.LFE12-.LFB12
 1419 0078 00000000 		.4byte	0
 1420 007c 00000000 		.4byte	0
 1421              		.section	.debug_ranges,"",%progbits
 1422              	.Ldebug_ranges0:
 1423 0000 00000000 		.4byte	.LFB0
 1424 0004 1C000000 		.4byte	.LFE0
 1425 0008 00000000 		.4byte	.LFB1
 1426 000c 1C000000 		.4byte	.LFE1
 1427 0010 00000000 		.4byte	.LFB2
 1428 0014 6C000000 		.4byte	.LFE2
 1429 0018 00000000 		.4byte	.LFB3
 1430 001c 20000000 		.4byte	.LFE3
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 36


 1431 0020 00000000 		.4byte	.LFB5
 1432 0024 0C000000 		.4byte	.LFE5
 1433 0028 00000000 		.4byte	.LFB6
 1434 002c 14000000 		.4byte	.LFE6
 1435 0030 00000000 		.4byte	.LFB7
 1436 0034 18000000 		.4byte	.LFE7
 1437 0038 00000000 		.4byte	.LFB8
 1438 003c 10000000 		.4byte	.LFE8
 1439 0040 00000000 		.4byte	.LFB10
 1440 0044 10000000 		.4byte	.LFE10
 1441 0048 00000000 		.4byte	.LFB4
 1442 004c D8000000 		.4byte	.LFE4
 1443 0050 00000000 		.4byte	.LFB9
 1444 0054 5C000000 		.4byte	.LFE9
 1445 0058 00000000 		.4byte	.LFB11
 1446 005c 10000000 		.4byte	.LFE11
 1447 0060 00000000 		.4byte	.LFB12
 1448 0064 10000000 		.4byte	.LFE12
 1449 0068 00000000 		.4byte	0
 1450 006c 00000000 		.4byte	0
 1451              		.section	.debug_line,"",%progbits
 1452              	.Ldebug_line0:
 1453 0000 B2010000 		.section	.debug_str,"MS",%progbits,1
 1453      02006100 
 1453      00000201 
 1453      FB0E0D00 
 1453      01010101 
 1454              	.LASF18:
 1455 0000 4144435F 		.ascii	"ADC_theACLK_StopBlock\000"
 1455      74686541 
 1455      434C4B5F 
 1455      53746F70 
 1455      426C6F63 
 1456              	.LASF35:
 1457 0016 63757272 		.ascii	"currDiv\000"
 1457      44697600 
 1458              	.LASF15:
 1459 001e 72656731 		.ascii	"reg16\000"
 1459      3600
 1460              	.LASF2:
 1461 0024 73686F72 		.ascii	"short int\000"
 1461      7420696E 
 1461      7400
 1462              	.LASF10:
 1463 002e 75696E74 		.ascii	"uint16\000"
 1463      313600
 1464              	.LASF29:
 1465 0035 72657374 		.ascii	"restart\000"
 1465      61727400 
 1466              	.LASF23:
 1467 003d 4144435F 		.ascii	"ADC_theACLK_ClearModeRegister\000"
 1467      74686541 
 1467      434C4B5F 
 1467      436C6561 
 1467      724D6F64 
 1468              	.LASF36:
 1469 005b 6F6C6453 		.ascii	"oldSrc\000"
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 37


 1469      726300
 1470              	.LASF9:
 1471 0062 75696E74 		.ascii	"uint8\000"
 1471      3800
 1472              	.LASF28:
 1473 0068 636C6B44 		.ascii	"clkDivider\000"
 1473      69766964 
 1473      657200
 1474              	.LASF11:
 1475 0073 666C6F61 		.ascii	"float\000"
 1475      7400
 1476              	.LASF6:
 1477 0079 6C6F6E67 		.ascii	"long long int\000"
 1477      206C6F6E 
 1477      6720696E 
 1477      7400
 1478              	.LASF26:
 1479 0087 4144435F 		.ascii	"ADC_theACLK_GetSourceRegister\000"
 1479      74686541 
 1479      434C4B5F 
 1479      47657453 
 1479      6F757263 
 1480              	.LASF20:
 1481 00a5 4144435F 		.ascii	"ADC_theACLK_SetModeRegister\000"
 1481      74686541 
 1481      434C4B5F 
 1481      5365744D 
 1481      6F646552 
 1482              	.LASF4:
 1483 00c1 6C6F6E67 		.ascii	"long int\000"
 1483      20696E74 
 1483      00
 1484              	.LASF39:
 1485 00ca 4144435F 		.ascii	"ADC_theACLK_GetPhaseRegister\000"
 1485      74686541 
 1485      434C4B5F 
 1485      47657450 
 1485      68617365 
 1486              	.LASF21:
 1487 00e7 73746174 		.ascii	"state\000"
 1487      6500
 1488              	.LASF19:
 1489 00ed 4144435F 		.ascii	"ADC_theACLK_StandbyPower\000"
 1489      74686541 
 1489      434C4B5F 
 1489      5374616E 
 1489      64627950 
 1490              	.LASF41:
 1491 0106 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_theACLK.c\000"
 1491      6E657261 
 1491      7465645F 
 1491      536F7572 
 1491      63655C50 
 1492              	.LASF1:
 1493 012d 756E7369 		.ascii	"unsigned char\000"
 1493      676E6564 
 1493      20636861 
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 38


 1493      7200
 1494              	.LASF22:
 1495 013b 6D6F6465 		.ascii	"modeBitMask\000"
 1495      4269744D 
 1495      61736B00 
 1496              	.LASF0:
 1497 0147 7369676E 		.ascii	"signed char\000"
 1497      65642063 
 1497      68617200 
 1498              	.LASF7:
 1499 0153 6C6F6E67 		.ascii	"long long unsigned int\000"
 1499      206C6F6E 
 1499      6720756E 
 1499      7369676E 
 1499      65642069 
 1500              	.LASF33:
 1501 016a 4144435F 		.ascii	"ADC_theACLK_SetSourceRegister\000"
 1501      74686541 
 1501      434C4B5F 
 1501      53657453 
 1501      6F757263 
 1502              	.LASF8:
 1503 0188 756E7369 		.ascii	"unsigned int\000"
 1503      676E6564 
 1503      20696E74 
 1503      00
 1504              	.LASF27:
 1505 0195 4144435F 		.ascii	"ADC_theACLK_SetDividerRegister\000"
 1505      74686541 
 1505      434C4B5F 
 1505      53657444 
 1505      69766964 
 1506              	.LASF3:
 1507 01b4 73686F72 		.ascii	"short unsigned int\000"
 1507      7420756E 
 1507      7369676E 
 1507      65642069 
 1507      6E7400
 1508              	.LASF16:
 1509 01c7 4144435F 		.ascii	"ADC_theACLK_Start\000"
 1509      74686541 
 1509      434C4B5F 
 1509      53746172 
 1509      7400
 1510              	.LASF24:
 1511 01d9 4144435F 		.ascii	"ADC_theACLK_GetDividerRegister\000"
 1511      74686541 
 1511      434C4B5F 
 1511      47657444 
 1511      69766964 
 1512              	.LASF13:
 1513 01f8 63686172 		.ascii	"char\000"
 1513      00
 1514              	.LASF40:
 1515 01fd 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1515      4320342E 
 1515      392E3320 
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 39


 1515      32303135 
 1515      30333033 
 1516 0230 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1516      20726576 
 1516      6973696F 
 1516      6E203232 
 1516      31323230 
 1517 0263 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1517      66756E63 
 1517      74696F6E 
 1517      2D736563 
 1517      74696F6E 
 1518              	.LASF34:
 1519 028b 636C6B53 		.ascii	"clkSource\000"
 1519      6F757263 
 1519      6500
 1520              	.LASF32:
 1521 0295 63757272 		.ascii	"currSrc\000"
 1521      53726300 
 1522              	.LASF30:
 1523 029d 6F6C6444 		.ascii	"oldDivider\000"
 1523      69766964 
 1523      657200
 1524              	.LASF14:
 1525 02a8 72656738 		.ascii	"reg8\000"
 1525      00
 1526              	.LASF5:
 1527 02ad 6C6F6E67 		.ascii	"long unsigned int\000"
 1527      20756E73 
 1527      69676E65 
 1527      6420696E 
 1527      7400
 1528              	.LASF12:
 1529 02bf 646F7562 		.ascii	"double\000"
 1529      6C6500
 1530              	.LASF42:
 1531 02c6 433A5C55 		.ascii	"C:\\Users\\Ian\\Documents\\Junior\\Senior Project C"
 1531      73657273 
 1531      5C49616E 
 1531      5C446F63 
 1531      756D656E 
 1532 02f4 68697020 		.ascii	"hip Design\\Chip-Design\\proj_asic\\psoc\\Wave Gene"
 1532      44657369 
 1532      676E5C43 
 1532      6869702D 
 1532      44657369 
 1533 0323 7261746F 		.ascii	"rator\\Wave Generator.cydsn\000"
 1533      725C5761 
 1533      76652047 
 1533      656E6572 
 1533      61746F72 
 1534              	.LASF25:
 1535 033e 4144435F 		.ascii	"ADC_theACLK_GetModeRegister\000"
 1535      74686541 
 1535      434C4B5F 
 1535      4765744D 
 1535      6F646552 
ARM GAS  C:\Users\Ian\AppData\Local\Temp\ccvpV3Qh.s 			page 40


 1536              	.LASF31:
 1537 035a 656E6162 		.ascii	"enabled\000"
 1537      6C656400 
 1538              	.LASF17:
 1539 0362 4144435F 		.ascii	"ADC_theACLK_Stop\000"
 1539      74686541 
 1539      434C4B5F 
 1539      53746F70 
 1539      00
 1540              	.LASF38:
 1541 0373 636C6B50 		.ascii	"clkPhase\000"
 1541      68617365 
 1541      00
 1542              	.LASF37:
 1543 037c 4144435F 		.ascii	"ADC_theACLK_SetPhaseRegister\000"
 1543      74686541 
 1543      434C4B5F 
 1543      53657450 
 1543      68617365 
 1544              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
