<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>MVNI -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/mvni_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/mvni_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MVNI</h2><p id="desc"><p class="aml">Move inverted Immediate (vector). This instruction places the inverse of an immediate constant into every vector element of the destination SIMD&amp;FP register.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">1</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td class="droppedname">op</td><td colspan="10"></td><td></td><td></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">16-bit shifted immediate<span class="bitdiff"> (cmode == 10x0)</span></h4><p class="asm-code"><a id="MVNI_asimdimm_L_hl" name="MVNI_asimdimm_L_hl">MVNI  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#t" title="Arrangement specifier (field &quot;Q&quot;) [4H,8H]">&lt;T></a>, #<a href="#imm8" title="8-bit immediate (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm8></a>{, LSL #<a href="#amount" title="Shift amount (field &quot;cmode&lt;1>&quot;) [0,8]">&lt;amount></a>}</a></p></div><div class="encoding"><h4 class="encoding">32-bit shifted immediate<span class="bitdiff"> (cmode == 0xx0)</span></h4><p class="asm-code"><a id="MVNI_asimdimm_L_sl" name="MVNI_asimdimm_L_sl">MVNI  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q&quot;) [2S,4S]">&lt;T></a>, #<a href="#imm8" title="8-bit immediate (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm8></a>{, LSL #<a href="#amount_1" title="Shift amount (field &quot;cmode&lt;2:1>&quot;) [0,8,16,24]">&lt;amount></a>}</a></p></div><div class="encoding"><h4 class="encoding">32-bit shifting ones<span class="bitdiff"> (cmode == 110x)</span></h4><p class="asm-code"><a id="MVNI_asimdimm_M_sm" name="MVNI_asimdimm_M_sm">MVNI  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q&quot;) [2S,4S]">&lt;T></a>, #<a href="#imm8" title="8-bit immediate (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm8></a>, MSL #<a href="#amount_2" title="Shift amount (field &quot;cmode&lt;0>&quot;) [8,16]">&lt;amount></a></a></p></div><p class="pseudocode">integer rd = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);

integer datasize = if Q == '1' then 128 else 64;
bits(datasize) imm;
bits(64) imm64;

<a href="shared_pseudocode.html#ImmediateOp" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp</a> operation;
case cmode:op of
<ins>    when '0xx01' operation =</ins><del>    when '0xx00' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '0xx01' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MVNI</a>;
<ins>    when '0xx11' operation =</ins><del>    when '0xx10' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_ORR" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_ORR</del></a><del>;
    when '0xx11' operation = </del><a href="shared_pseudocode.html#ImmediateOp_BIC" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_BIC</a>;
<ins>    when '10x01' operation =</ins><del>    when '10x00' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '10x01' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MVNI</a>;
<ins>    when '10x11' operation =</ins><del>    when '10x10' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_ORR" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_ORR</del></a><del>;
    when '10x11' operation = </del><a href="shared_pseudocode.html#ImmediateOp_BIC" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_BIC</a>;
<ins>    when '110x1' operation =</ins><del>    when '110x0' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '110x1' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MVNI</a><del>;
    when '1110x' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a>;
<ins>    when '1110x' operation =</ins><del>    when '11110' operation =</del> <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MOVI</a>;
    when '11111'
        // FMOV Dn,#imm is in main FP instruction set
        if Q == '0' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        operation = <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MOVI</a>;

imm64 = <a href="shared_pseudocode.html#impl-shared.AdvSIMDExpandImm.3" title="function: bits(64) AdvSIMDExpandImm(bit op, bits(4) cmode, bits(8) imm8)">AdvSIMDExpandImm</a>(op, cmode, a:b:c:d:e:f:g:h);
imm = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(imm64, datasize DIV 64);</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd></td><td><a id="vd" name="vd"><p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T></td><td><a id="t" name="t">
        For the 16-bit variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">4H</td></tr><tr><td class="bitfield">1</td><td class="symbol">8H</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="t_1" name="t_1">
        For the 32-bit variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">2S</td></tr><tr><td class="bitfield">1</td><td class="symbol">4S</td></tr></tbody></table></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm8></td><td><a id="imm8" name="imm8"><p class="aml">Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount></td><td><a id="amount" name="amount">
        For the 16-bit shifted immediate variant: is the shift amount 
    encoded in 
    <q>cmode&lt;1></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">cmode&lt;1></th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">0</td></tr><tr><td class="bitfield">1</td><td class="symbol">8</td></tr></tbody></table>
         defaulting to 0 if LSL is omitted.
      </a></td></tr><tr><td></td><td><a id="amount_1" name="amount_1">
        For the 32-bit shifted immediate variant: is the shift amount 
    encoded in 
    <q>cmode&lt;2:1></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">cmode&lt;2:1></th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">0</td></tr><tr><td class="bitfield">01</td><td class="symbol">8</td></tr><tr><td class="bitfield">10</td><td class="symbol">16</td></tr><tr><td class="bitfield">11</td><td class="symbol">24</td></tr></tbody></table>
         defaulting to 0 if LSL is omitted.
      </a></td></tr><tr><td></td><td><a id="amount_2" name="amount_2">
        For the 32-bit shifting ones variant: is the shift amount 
    encoded in 
    <q>cmode&lt;0></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">cmode&lt;0></th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">8</td></tr><tr><td class="bitfield">1</td><td class="symbol">16</td></tr></tbody></table></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand;
bits(datasize) result;

case operation of
    when <a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MOVI</a>
        result = imm;
    when <a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_MVNI</a>
        result = <a href="shared_pseudocode.html#impl-shared.NOT.1" title="function: bits(N) NOT(bits(N) x)">NOT</a>(imm);
    when <a href="shared_pseudocode.html#ImmediateOp_ORR" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_ORR</a>
        operand = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[rd];
        result = operand OR imm;
    when <a href="shared_pseudocode.html#ImmediateOp_BIC" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}">ImmediateOp_BIC</a>
        operand = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[rd];
        result = operand AND <a href="shared_pseudocode.html#impl-shared.NOT.1" title="function: bits(N) NOT(bits(N) x)">NOT</a>(imm);

<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[rd] = result;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/mvni_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/mvni_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>