<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 10 21:07:23 2017


Command Line:  synthesis -f Captone_SPI_SPI_Capstone_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = SPI_OUTPUT.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/SPI_Capstone (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/BEAGLE_TO_OUTPUTS.vhd
NGD file = Captone_SPI_SPI_Capstone.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/SPI_Capstone". VHDL-1504
Analyzing VHDL file c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd. VHDL-1481
INFO - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(7): analyzing entity spi_output. VHDL-1012
INFO - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(18): analyzing architecture behavioural. VHDL-1010
unit SPI_OUTPUT is not yet analyzed. VHDL-1485
unit SPI_OUTPUT is not yet analyzed. VHDL-1485
c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(7): executing SPI_OUTPUT(BEHAVIOURAL)

WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(50): spi_scsn_b should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(69): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/beagle_to_outputs.vhd(16): replacing existing netlist SPI_OUTPUT(BEHAVIOURAL). VHDL-1205
Top module name (VHDL): SPI_OUTPUT
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = SPI_OUTPUT.
######## Converting I/O port ARRAY_FINAL[7] to output.
######## Converting I/O port ARRAY_FINAL[6] to output.
######## Converting I/O port ARRAY_FINAL[5] to output.
######## Converting I/O port ARRAY_FINAL[4] to output.
######## Converting I/O port ARRAY_FINAL[3] to output.
######## Converting I/O port ARRAY_FINAL[2] to output.
######## Converting I/O port ARRAY_FINAL[1] to output.
######## Converting I/O port ARRAY_FINAL[0] to output.
######## Missing driver on net SPI_MISO_b. Patching with GND.
######## Missing driver on net LEDS[7]. Patching with GND.
######## Missing driver on net LEDS[6]. Patching with GND.
######## Missing driver on net LEDS[5]. Patching with GND.
######## Missing driver on net LEDS[4]. Patching with GND.
######## Missing driver on net LEDS[3]. Patching with GND.
######## Missing driver on net LEDS[2]. Patching with GND.
######## Missing driver on net LEDS[1]. Patching with GND.
######## Missing driver on net LEDS[0]. Patching with GND.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in SPI_OUTPUT_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Captone_SPI_SPI_Capstone.ngd.

################### Begin Area Report (SPI_OUTPUT)######################
Number of register bits => 20 of 7209 (0 % )
FD1P3AX => 8
FD1P3AY => 8
FD1P3IX => 3
FD1S3AX => 1
GSR => 1
IB => 3
LUT4 => 18
OB => 17
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : SPI_CLK_b_c, loads : 20
Clock Enable Nets
Number of Clock Enables: 10
Top 10 highest fanout Clock Enables:
  Net : SPI_CLK_b_c_enable_13, loads : 8
  Net : SPI_CLK_b_c_enable_18, loads : 3
  Net : SPI_CLK_b_c_enable_8, loads : 1
  Net : SPI_CLK_b_c_enable_14, loads : 1
  Net : SPI_CLK_b_c_enable_7, loads : 1
  Net : SPI_CLK_b_c_enable_3, loads : 1
  Net : SPI_CLK_b_c_enable_10, loads : 1
  Net : SPI_CLK_b_c_enable_17, loads : 1
  Net : SPI_CLK_b_c_enable_1, loads : 1
  Net : SPI_CLK_b_c_enable_19, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Fill_Array_0, loads : 11
  Net : Fill_Array_1, loads : 10
  Net : Fill_Array_2, loads : 9
  Net : SPI_MOSI_b_c, loads : 8
  Net : SPI_CLK_b_c_enable_13, loads : 8
  Net : SPI_SCSN_b_c, loads : 7
  Net : RECEIVE_DATA_BITS, loads : 6
  Net : n351, loads : 6
  Net : SPI_CLK_b_c_enable_18, loads : 3
  Net : n257, loads : 3
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SPI_CLK_b_c]             |    1.000 MHz|  177.683 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 74.324  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.484  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
