Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 12 12:35:47 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.983        0.000                      0                  156        0.171        0.000                      0                  156        3.750        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.983        0.000                      0                  156        0.171        0.000                      0                  156        3.750        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.184ns (29.690%)  route 2.804ns (70.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.719     5.322    DEBOUNCE/CLK
    SLICE_X7Y86          FDCE                                         r  DEBOUNCE/COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  DEBOUNCE/COUNTER_reg[15]/Q
                         net (fo=3, routed)           0.860     6.637    DEBOUNCE/COUNTER_reg_n_0_[15]
    SLICE_X7Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.761 f  DEBOUNCE/FSM_sequential_State[1]_i_7/O
                         net (fo=1, routed)           0.643     7.404    DEBOUNCE/FSM_sequential_State[1]_i_7_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.153     7.557 f  DEBOUNCE/FSM_sequential_State[1]_i_4/O
                         net (fo=1, routed)           0.821     8.378    DEBOUNCE/FSM_sequential_State[1]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.327     8.705 r  DEBOUNCE/FSM_sequential_State[1]_i_2/O
                         net (fo=2, routed)           0.481     9.186    DEBOUNCE/FSM_sequential_State[1]_i_2_n_0
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.124     9.310 r  DEBOUNCE/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     9.310    DEBOUNCE/FSM_sequential_State[0]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  DEBOUNCE/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    DEBOUNCE/CLK
    SLICE_X4Y86          FDCE                                         r  DEBOUNCE/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    DEBOUNCE/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.828ns (21.280%)  route 3.063ns (78.720%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.721     5.324    DEBOUNCE/CLK
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DEBOUNCE/COUNTER_reg[23]/Q
                         net (fo=3, routed)           0.809     6.589    DEBOUNCE/COUNTER_reg_n_0_[23]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.713 r  DEBOUNCE/COUNTER[28]_i_7/O
                         net (fo=1, routed)           0.433     7.146    DEBOUNCE/COUNTER[28]_i_7_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.270 r  DEBOUNCE/COUNTER[28]_i_3/O
                         net (fo=29, routed)          1.820     9.091    DEBOUNCE/COUNTER[28]_i_3_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.215 r  DEBOUNCE/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     9.215    DEBOUNCE/COUNTER__0[2]
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.596    15.019    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.031    15.290    DEBOUNCE/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 2.327ns (61.354%)  route 1.466ns (38.646%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.716     5.319    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEBOUNCE/COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.741     6.516    DEBOUNCE/COUNTER_reg_n_0_[2]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.173 r  DEBOUNCE/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    DEBOUNCE/COUNTER0_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  DEBOUNCE/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    DEBOUNCE/COUNTER0_carry__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  DEBOUNCE/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.407    DEBOUNCE/COUNTER0_carry__1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  DEBOUNCE/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.524    DEBOUNCE/COUNTER0_carry__2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  DEBOUNCE/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.641    DEBOUNCE/COUNTER0_carry__3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  DEBOUNCE/COUNTER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.758    DEBOUNCE/COUNTER0_carry__4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.081 r  DEBOUNCE/COUNTER0_carry__5/O[1]
                         net (fo=1, routed)           0.724     8.805    DEBOUNCE/COUNTER0_carry__5_n_6
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.306     9.111 r  DEBOUNCE/COUNTER[26]_i_1/O
                         net (fo=1, routed)           0.000     9.111    DEBOUNCE/COUNTER__0[26]
    SLICE_X5Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.600    15.023    DEBOUNCE/CLK
    SLICE_X5Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[26]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DEBOUNCE/COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.364%)  route 2.874ns (77.636%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.721     5.324    DEBOUNCE/CLK
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DEBOUNCE/COUNTER_reg[23]/Q
                         net (fo=3, routed)           0.809     6.589    DEBOUNCE/COUNTER_reg_n_0_[23]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.713 r  DEBOUNCE/COUNTER[28]_i_7/O
                         net (fo=1, routed)           0.433     7.146    DEBOUNCE/COUNTER[28]_i_7_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.270 r  DEBOUNCE/COUNTER[28]_i_3/O
                         net (fo=29, routed)          1.632     8.902    DEBOUNCE/COUNTER[28]_i_3_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.026 r  DEBOUNCE/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     9.026    DEBOUNCE/COUNTER__0[3]
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.596    15.019    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[3]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.031    15.290    DEBOUNCE/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.184ns (32.174%)  route 2.496ns (67.826%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.719     5.322    DEBOUNCE/CLK
    SLICE_X7Y86          FDCE                                         r  DEBOUNCE/COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  DEBOUNCE/COUNTER_reg[15]/Q
                         net (fo=3, routed)           0.860     6.637    DEBOUNCE/COUNTER_reg_n_0_[15]
    SLICE_X7Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.761 f  DEBOUNCE/FSM_sequential_State[1]_i_7/O
                         net (fo=1, routed)           0.643     7.404    DEBOUNCE/FSM_sequential_State[1]_i_7_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.153     7.557 f  DEBOUNCE/FSM_sequential_State[1]_i_4/O
                         net (fo=1, routed)           0.821     8.378    DEBOUNCE/FSM_sequential_State[1]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.327     8.705 r  DEBOUNCE/FSM_sequential_State[1]_i_2/O
                         net (fo=2, routed)           0.173     8.878    DEBOUNCE/FSM_sequential_State[1]_i_2_n_0
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.124     9.002 r  DEBOUNCE/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000     9.002    DEBOUNCE/FSM_sequential_State[1]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  DEBOUNCE/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    DEBOUNCE/CLK
    SLICE_X4Y86          FDCE                                         r  DEBOUNCE/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.029    15.290    DEBOUNCE/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 2.238ns (61.874%)  route 1.379ns (38.126%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.716     5.319    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEBOUNCE/COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.741     6.516    DEBOUNCE/COUNTER_reg_n_0_[2]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.173 r  DEBOUNCE/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    DEBOUNCE/COUNTER0_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  DEBOUNCE/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    DEBOUNCE/COUNTER0_carry__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  DEBOUNCE/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.407    DEBOUNCE/COUNTER0_carry__1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  DEBOUNCE/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.524    DEBOUNCE/COUNTER0_carry__2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  DEBOUNCE/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.641    DEBOUNCE/COUNTER0_carry__3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  DEBOUNCE/COUNTER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.758    DEBOUNCE/COUNTER0_carry__4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.997 r  DEBOUNCE/COUNTER0_carry__5/O[2]
                         net (fo=1, routed)           0.638     8.635    DEBOUNCE/COUNTER0_carry__5_n_5
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.301     8.936 r  DEBOUNCE/COUNTER[27]_i_1/O
                         net (fo=1, routed)           0.000     8.936    DEBOUNCE/COUNTER__0[27]
    SLICE_X5Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.600    15.023    DEBOUNCE/CLK
    SLICE_X5Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[27]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DEBOUNCE/COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 2.203ns (61.707%)  route 1.367ns (38.293%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.716     5.319    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEBOUNCE/COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.741     6.516    DEBOUNCE/COUNTER_reg_n_0_[2]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.173 r  DEBOUNCE/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    DEBOUNCE/COUNTER0_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  DEBOUNCE/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    DEBOUNCE/COUNTER0_carry__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  DEBOUNCE/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.407    DEBOUNCE/COUNTER0_carry__1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  DEBOUNCE/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.524    DEBOUNCE/COUNTER0_carry__2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  DEBOUNCE/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.641    DEBOUNCE/COUNTER0_carry__3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.956 r  DEBOUNCE/COUNTER0_carry__4/O[3]
                         net (fo=1, routed)           0.626     8.582    DEBOUNCE/COUNTER0_carry__4_n_4
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.307     8.889 r  DEBOUNCE/COUNTER[24]_i_1/O
                         net (fo=1, routed)           0.000     8.889    DEBOUNCE/COUNTER__0[24]
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.600    15.023    DEBOUNCE/CLK
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[24]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.032    15.295    DEBOUNCE/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.828ns (23.350%)  route 2.718ns (76.650%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.721     5.324    DEBOUNCE/CLK
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DEBOUNCE/COUNTER_reg[23]/Q
                         net (fo=3, routed)           0.809     6.589    DEBOUNCE/COUNTER_reg_n_0_[23]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.713 r  DEBOUNCE/COUNTER[28]_i_7/O
                         net (fo=1, routed)           0.433     7.146    DEBOUNCE/COUNTER[28]_i_7_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.270 r  DEBOUNCE/COUNTER[28]_i_3/O
                         net (fo=29, routed)          1.475     8.746    DEBOUNCE/COUNTER[28]_i_3_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.870 r  DEBOUNCE/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     8.870    DEBOUNCE/COUNTER__0[6]
    SLICE_X5Y84          FDCE                                         r  DEBOUNCE/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.597    15.020    DEBOUNCE/CLK
    SLICE_X5Y84          FDCE                                         r  DEBOUNCE/COUNTER_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.029    15.289    DEBOUNCE/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.210ns (62.632%)  route 1.319ns (37.368%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.716     5.319    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEBOUNCE/COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.741     6.516    DEBOUNCE/COUNTER_reg_n_0_[2]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.173 r  DEBOUNCE/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    DEBOUNCE/COUNTER0_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  DEBOUNCE/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    DEBOUNCE/COUNTER0_carry__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  DEBOUNCE/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.407    DEBOUNCE/COUNTER0_carry__1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  DEBOUNCE/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.524    DEBOUNCE/COUNTER0_carry__2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  DEBOUNCE/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.641    DEBOUNCE/COUNTER0_carry__3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.964 r  DEBOUNCE/COUNTER0_carry__4/O[1]
                         net (fo=1, routed)           0.577     8.541    DEBOUNCE/COUNTER0_carry__4_n_6
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.306     8.847 r  DEBOUNCE/COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     8.847    DEBOUNCE/COUNTER__0[22]
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.600    15.023    DEBOUNCE/CLK
    SLICE_X7Y88          FDCE                                         r  DEBOUNCE/COUNTER_reg[22]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DEBOUNCE/COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 DEBOUNCE/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 2.086ns (59.842%)  route 1.400ns (40.158%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.716     5.319    DEBOUNCE/CLK
    SLICE_X7Y83          FDCE                                         r  DEBOUNCE/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEBOUNCE/COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.741     6.516    DEBOUNCE/COUNTER_reg_n_0_[2]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.173 r  DEBOUNCE/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    DEBOUNCE/COUNTER0_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  DEBOUNCE/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    DEBOUNCE/COUNTER0_carry__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  DEBOUNCE/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.407    DEBOUNCE/COUNTER0_carry__1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  DEBOUNCE/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.524    DEBOUNCE/COUNTER0_carry__2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.839 r  DEBOUNCE/COUNTER0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.498    DEBOUNCE/COUNTER0_carry__3_n_4
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.307     8.805 r  DEBOUNCE/COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     8.805    DEBOUNCE/COUNTER__0[20]
    SLICE_X7Y87          FDCE                                         r  DEBOUNCE/COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.599    15.022    DEBOUNCE/CLK
    SLICE_X7Y87          FDCE                                         r  DEBOUNCE/COUNTER_reg[20]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.031    15.293    DEBOUNCE/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DATAPATH/DATA_ROM_reg[7]/Q
                         net (fo=2, routed)           0.112     1.774    DATAPATH/DATA_ROM[7]
    SLICE_X1Y88          FDCE                                         r  DATAPATH/REG_INST_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  DATAPATH/REG_INST_reg[7]_lopt_replica/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.066     1.603    DATAPATH/REG_INST_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DATAPATH/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/PC_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.600     1.519    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  DATAPATH/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  DATAPATH/PC_reg[2]/Q
                         net (fo=3, routed)           0.074     1.758    DATAPATH/PC_reg__0[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  DATAPATH/PC_rep[3]_i_2/O
                         net (fo=2, routed)           0.000     1.803    DATAPATH/REG_PC[3]
    SLICE_X3Y86          FDCE                                         r  DATAPATH/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DATAPATH/PC_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.091     1.623    DATAPATH/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DATAPATH/DATA_ROM_reg[0]/Q
                         net (fo=2, routed)           0.111     1.797    DATAPATH/DATA_ROM[0]
    SLICE_X1Y89          FDCE                                         r  DATAPATH/REG_INST_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  DATAPATH/REG_INST_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.070     1.607    DATAPATH/REG_INST_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  DATAPATH/DATA_BUS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DATAPATH/DATA_BUS_reg[2]/Q
                         net (fo=3, routed)           0.134     1.795    DATAPATH/REG_A_reg[3]_0[1]
    SLICE_X1Y86          FDCE                                         r  DATAPATH/REG_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DATAPATH/REG_A_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.070     1.604    DATAPATH/REG_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DATAPATH/DATA_ROM_reg[10]/Q
                         net (fo=3, routed)           0.118     1.803    DATAPATH/DATA_ROM[10]
    SLICE_X0Y88          FDCE                                         r  DATAPATH/REG_INST_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  DATAPATH/REG_INST_reg[10]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.070     1.607    DATAPATH/REG_INST_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.661%)  route 0.120ns (42.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DATAPATH/DATA_ROM_reg[10]/Q
                         net (fo=3, routed)           0.120     1.806    DATAPATH/DATA_ROM[10]
    SLICE_X0Y87          FDCE                                         r  DATAPATH/REG_INST_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.873     2.038    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATAPATH/REG_INST_reg[10]_lopt_replica_2/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.066     1.601    DATAPATH/REG_INST_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DATAPATH/DATA_ROM_reg[0]/Q
                         net (fo=2, routed)           0.124     1.810    DATAPATH/DATA_ROM[0]
    SLICE_X2Y89          FDCE                                         r  DATAPATH/REG_INST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  DATAPATH/REG_INST_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.059     1.596    DATAPATH/REG_INST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_ROM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_INST_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  DATAPATH/DATA_ROM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DATAPATH/DATA_ROM_reg[2]/Q
                         net (fo=2, routed)           0.172     1.834    DATAPATH/DATA_ROM[2]
    SLICE_X1Y89          FDCE                                         r  DATAPATH/REG_INST_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  DATAPATH/REG_INST_reg[2]_lopt_replica/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.070     1.607    DATAPATH/REG_INST_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.593%)  route 0.135ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  DATAPATH/DATA_BUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DATAPATH/DATA_BUS_reg[3]/Q
                         net (fo=3, routed)           0.135     1.784    DATAPATH/REG_A_reg[3]_0[2]
    SLICE_X1Y86          FDCE                                         r  DATAPATH/REG_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DATAPATH/REG_A_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.018     1.552    DATAPATH/REG_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_counter_n_bits/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    DISPLAY/my_ce_n_hz/CLK
    SLICE_X3Y89          FDCE                                         r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.169     1.832    DISPLAY/my_counter_n_bits/CLK_N_Hz_o
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.043     1.875 r  DISPLAY/my_counter_n_bits/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    DISPLAY/my_counter_n_bits/COUNTER[2]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    DISPLAY/my_counter_n_bits/CLK
    SLICE_X3Y89          FDCE                                         r  DISPLAY/my_counter_n_bits/COUNTER_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.107     1.628    DISPLAY/my_counter_n_bits/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATAPATH/DATA_ROM_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATAPATH/DATA_ROM_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     DATAPATH/DATA_ROM_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     DATAPATH/DATA_ROM_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     DATAPATH/DATA_ROM_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATAPATH/DATA_ROM_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATAPATH/DATA_ROM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     DATAPATH/DATA_ROM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     DATAPATH/DATA_ROM_reg[8]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y89     DATAPATH/REG_INST_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y89     DATAPATH/REG_INST_reg[0]_lopt_replica/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y84     DEBOUNCE/COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y83     DEBOUNCE/COUNTER_reg[1]/C



