Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 25 18:47:49 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file io_demo_timing_summary_routed.rpt -rpx io_demo_timing_summary_routed.rpx
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.994        0.000                      0                  621        0.117        0.000                      0                  621        4.020        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.994        0.000                      0                  621        0.117        0.000                      0                  621        4.020        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.965ns (39.017%)  route 4.634ns (60.983%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.049    12.902    snd/clear
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.585    15.007    snd/clk
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[12]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.335    14.896    snd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.965ns (39.017%)  route 4.634ns (60.983%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.049    12.902    snd/clear
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.585    15.007    snd/clk
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[13]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.335    14.896    snd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.965ns (39.017%)  route 4.634ns (60.983%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.049    12.902    snd/clear
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.585    15.007    snd/clk
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[14]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.335    14.896    snd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.965ns (39.017%)  route 4.634ns (60.983%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.049    12.902    snd/clear
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.585    15.007    snd/clk
    SLICE_X86Y120        FDRE                                         r  snd/count_reg[15]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.335    14.896    snd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.965ns (39.009%)  route 4.636ns (60.991%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.903    snd/clear
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    snd/clk
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X86Y117        FDRE (Setup_fdre_C_R)       -0.335    14.899    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.965ns (39.009%)  route 4.636ns (60.991%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.903    snd/clear
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    snd/clk
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X86Y117        FDRE (Setup_fdre_C_R)       -0.335    14.899    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.965ns (39.009%)  route 4.636ns (60.991%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.903    snd/clear
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    snd/clk
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X86Y117        FDRE (Setup_fdre_C_R)       -0.335    14.899    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.965ns (39.009%)  route 4.636ns (60.991%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.903    snd/clear
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    snd/clk
    SLICE_X86Y117        FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X86Y117        FDRE (Setup_fdre_C_R)       -0.335    14.899    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.965ns (39.070%)  route 4.624ns (60.930%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.039    12.891    snd/clear
    SLICE_X86Y118        FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.586    15.008    snd/clk
    SLICE_X86Y118        FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X86Y118        FDRE (Setup_fdre_C_R)       -0.335    14.897    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.965ns (39.070%)  route 4.624ns (60.930%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  keyb/keyb_char_reg[0]/Q
                         net (fo=16, routed)          1.140     6.898    keyb/keyb_char[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  keyb/count1_carry_i_18/O
                         net (fo=14, routed)          1.043     8.065    keyb/count1_carry_i_18_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I0_O)        0.152     8.217 f  keyb/count1_carry_i_13/O
                         net (fo=2, routed)           0.566     8.783    keyb/count1_carry_i_13_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.326     9.109 r  keyb/count1_carry_i_2/O
                         net (fo=1, routed)           0.190     9.299    snd/keyb_char_reg[5][3]
    SLICE_X84Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.695 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.695    snd/count1_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.812    snd/count1_carry__0_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.929    snd/count1_carry__1_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.046    snd/count1_carry__2_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  snd/count1_carry__3/O[0]
                         net (fo=2, routed)           0.647    10.911    snd/count1[17]
    SLICE_X85Y121        LUT4 (Prop_lut4_I1_O)        0.295    11.206 r  snd/count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.206    snd/count0_carry__1_i_8_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.738 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    snd/count0_carry__1_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.039    12.891    snd/clear
    SLICE_X86Y118        FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.586    15.008    snd/clk
    SLICE_X86Y118        FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X86Y118        FDRE (Setup_fdre_C_R)       -0.335    14.897    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  2.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.567%)  route 0.127ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.127     1.791    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y66         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.871     2.036    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y66         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.673    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y65         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.104     1.767    accel/accel/ADXL_Control/Dout[2]
    SLICE_X88Y65         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.873     2.038    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X88Y65         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.645    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.595     1.514    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X78Y66         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.049     1.727    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_3[2]
    SLICE_X79Y66         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X79Y66         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X79Y66         FDRE (Hold_fdre_C_D)         0.047     1.574    accel/accel/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y65         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.062     1.712    accel/accel/ADXL_Control/Dout[7]
    SLICE_X87Y65         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.873     2.038    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.013     1.548    accel/accel/ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y65         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106     1.756    accel/accel/ADXL_Control/Dout[4]
    SLICE_X88Y65         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.873     2.038    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X88Y65         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.590    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.602     1.521    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/Q
                         net (fo=2, routed)           0.113     1.776    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]
    SLICE_X87Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[3]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.072     1.607    accel/accel/ADXL_Control/ACCEL_Y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.602     1.521    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.112     1.774    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]
    SLICE_X87Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y66         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.066     1.601    accel/accel/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.588     1.507    keyb/clock_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  keyb/temp_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  keyb/temp_char_reg[20]/Q
                         net (fo=1, routed)           0.116     1.765    keyb/temp_char_reg_n_0_[20]
    SLICE_X84Y122        FDRE                                         r  keyb/keyb_char_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.024    keyb/clock_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.063     1.585    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.494%)  route 0.121ns (39.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.121     1.785    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X85Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[2]_i_1_n_0
    SLICE_X85Y65         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X85Y65         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X85Y65         FDRE (Hold_fdre_C_D)         0.092     1.649    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.595     1.514    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X79Y66         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel/accel/ADXL_Control/D_Send_reg[1]/Q
                         net (fo=1, routed)           0.103     1.759    accel/accel/ADXL_Control/SPI_Interface/Q[1]
    SLICE_X79Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    accel/accel/ADXL_Control/SPI_Interface/p_1_in[1]
    SLICE_X79Y65         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.866     2.031    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X79Y65         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X79Y65         FDRE (Hold_fdre_C_D)         0.092     1.621    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y66    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y66    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y66    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y67    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y67    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y66    accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y65    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y65    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y65    accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y66    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y65    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



