;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMP -7, @-20
	SPL 70, #-11
	SUB 0, 402
	SLT #110, @0
	SUB @121, 103
	CMP #110, @0
	SUB #-70, @311
	ADD 30, 9
	SPL 0, <402
	SUB @0, @100
	JMZ 0, #2
	SLT 30, 9
	JMP -7, @-20
	JMP -7, @-20
	SUB @-88, @2
	ADD 218, <760
	SLT #110, @0
	SLT #110, @0
	SUB 107, 2
	JMP @110, <590
	SUB 30, 9
	JMN 0, <402
	SLT 210, 60
	SLT #110, @590
	CMP #-70, @-11
	SUB @-88, @2
	SUB #-70, @-12
	SUB 107, 901
	SUB -207, -1
	SUB 107, 901
	SUB -207, -1
	MOV 7, -1
	JMZ 70, #-11
	CMP #110, @0
	SUB @-88, @2
	CMP #110, @0
	CMP #110, @0
	JMP @110, <590
	SUB @0, @2
	SUB #110, @590
	SUB #72, @202
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
