
---------- Begin Simulation Statistics ----------
final_tick                               1778214367305                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 522840                       # Simulator instruction rate (inst/s)
host_mem_usage                               10778444                       # Number of bytes of host memory used
host_op_rate                                   996203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3670.18                       # Real time elapsed on the host
host_tick_rate                              484503901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1918915635                       # Number of instructions simulated
sim_ops                                    3656241646                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.778214                       # Number of seconds simulated
sim_ticks                                1778214367305                       # Number of ticks simulated
system.cpu0.Branches                         91896398                       # Number of branches fetched
system.cpu0.committedInsts                  918915635                       # Number of instructions committed
system.cpu0.committedOps                   1745942597                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  367559013                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       179767                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  183781136                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           40                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1194591795                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5339982962                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5339982962                       # Number of busy cycles
system.cpu0.num_cc_register_reads           459482308                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          551350140                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     91894160                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5567                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5567                       # number of float instructions
system.cpu0.num_fp_register_reads                8451                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4202                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1240                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1745938262                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1745938262                       # number of integer instructions
system.cpu0.num_int_register_reads         3491871997                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1470260434                       # number of times the integer registers were written
system.cpu0.num_load_insts                  367558976                       # Number of load instructions
system.cpu0.num_mem_refs                    551340079                       # number of memory refs
system.cpu0.num_store_insts                 183781103                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1184      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1194597744     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      61      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      259      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    206      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     754      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1102      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1208      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               367558073     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              183780312     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                903      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               791      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1745942597                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.Branches                        173515405                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1910299049                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  244713139                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       208143                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  110837903                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13477                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1302845886                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          484                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5339983085                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5339983085                       # Number of busy cycles
system.cpu1.num_cc_register_reads           757602096                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          453817773                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    133139078                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             337415093                       # Number of float alu accesses
system.cpu1.num_fp_insts                    337415093                       # number of float instructions
system.cpu1.num_fp_register_reads           664954531                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          321897095                       # number of times the floating registers were written
system.cpu1.num_func_calls                   17253222                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1623384076                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1623384076                       # number of integer instructions
system.cpu1.num_int_register_reads         3094753984                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1277498304                       # number of times the integer registers were written
system.cpu1.num_load_insts                  244624450                       # Number of load instructions
system.cpu1.num_mem_refs                    355462328                       # number of memory refs
system.cpu1.num_store_insts                 110837878                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             18686110      0.98%      0.98% # Class of executed instruction
system.cpu1.op_class::IntAlu               1216113443     63.61%     64.59% # Class of executed instruction
system.cpu1.op_class::IntMult                 2942125      0.15%     64.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                     1126      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd               12298332      0.64%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20468      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                98028359      5.13%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    1020      0.00%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  121934      0.01%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc               49009772      2.56%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShift                  4884      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           48929030      2.56%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt           61179696      3.20%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                139      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          48927198      2.56%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 1      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::MemRead               229116176     11.98%     93.39% # Class of executed instruction
system.cpu1.op_class::MemWrite              107582071      5.63%     99.02% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           15508274      0.81%     99.83% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           3255807      0.17%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1911725965                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1200                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7361125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14985315                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67567255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1984                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135135452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1984                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6879358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       744478                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6616647                       # Transaction distribution
system.membus.trans_dist::ReadExReq            744831                       # Transaction distribution
system.membus.trans_dist::ReadExResp           744831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6879359                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22609504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22609504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22609504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    535594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    535594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               535594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7624190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7624190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7624190                       # Request fanout histogram
system.membus.reqLayer4.occupancy         27787610684                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40779696324                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1194591342                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1194591342                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1194591342                       # number of overall hits
system.cpu0.icache.overall_hits::total     1194591342                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38109186                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38109186                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38109186                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38109186                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1194591795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1194591795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1194591795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1194591795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84126.238411                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84126.238411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84126.238411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84126.238411                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37807488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37807488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37807488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37807488                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83460.238411                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83460.238411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83460.238411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83460.238411                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1194591342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1194591342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38109186                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38109186                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1194591795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1194591795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84126.238411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84126.238411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37807488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37807488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83460.238411                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83460.238411                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.285983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1194591795                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2637067.980132                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.285983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801340                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801340                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       9556734813                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      9556734813                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    539850826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       539850826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    539850826                       # number of overall hits
system.cpu0.dcache.overall_hits::total      539850826                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11489323                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11489323                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11489323                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11489323                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 623037789216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 623037789216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 623037789216                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 623037789216                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    551340149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    551340149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    551340149                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    551340149                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 54227.545802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54227.545802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 54227.545802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54227.545802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2034                       # number of writebacks
system.cpu0.dcache.writebacks::total             2034                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11489323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11489323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11489323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11489323                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 615385900764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 615385900764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 615385900764                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 615385900764                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53561.545860                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53561.545860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53561.545860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53561.545860                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11489314                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356070721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356070721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11488292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11488292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 622998161550                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 622998161550                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    367559013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    367559013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 54228.962978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54228.962978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     11488292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11488292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 615346959744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 615346959744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 53562.963036                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53562.963036                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    183780105                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     183780105                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1031                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1031                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     39627666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39627666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    183781136                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    183781136                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38436.145490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38436.145490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1031                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     38941020                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     38941020                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37770.145490                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37770.145490                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          551340148                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11489322                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987179                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4422210514                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4422210514                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1302841089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1302841089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1302841089                       # number of overall hits
system.cpu1.icache.overall_hits::total     1302841089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4797                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4797                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4797                       # number of overall misses
system.cpu1.icache.overall_misses::total         4797                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    278895159                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    278895159                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    278895159                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    278895159                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58139.495310                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58139.495310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58139.495310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58139.495310                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4285                       # number of writebacks
system.cpu1.icache.writebacks::total             4285                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4797                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4797                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    275700357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    275700357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    275700357                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    275700357                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57473.495310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57473.495310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57473.495310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57473.495310                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4285                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    278895159                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    278895159                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58139.495310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58139.495310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    275700357                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    275700357                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57473.495310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57473.495310                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984003                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1302845886                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         271595.973734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984003                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10422771885                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10422771885                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    297693774                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       297693774                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    298047240                       # number of overall hits
system.cpu1.dcache.overall_hits::total      298047240                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     55716894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      55716894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     56076886                       # number of overall misses
system.cpu1.dcache.overall_misses::total     56076886                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 712020214053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 712020214053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 712020214053                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 712020214053                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158354                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158354                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12779.251730                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12779.251730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12697.213858                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12697.213858                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     26366433                       # number of writebacks
system.cpu1.dcache.writebacks::total         26366433                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     56073624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     56073624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 674912762649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 674912762649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 704283562116                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 704283562116                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12113.251730                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12113.251730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12559.979396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12559.979396                       # average overall mshr miss latency
system.cpu1.dcache.replacements              56073616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 555663484629                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 555663484629                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11915.825312                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11915.825312                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 524606308893                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 524606308893                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11249.825312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11249.825312                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156356729424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156356729424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 17211.378045                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17211.378045                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 150306453756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 150306453756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 16545.378045                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16545.378045                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data       353466                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       353466                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       359992                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       359992                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.504573                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.504573                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data  29370799467                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  29370799467                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 82333.415936                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 82333.415936                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          354120864                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         56073624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.315284                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2889066632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2889066632                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             4998901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            54943309                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59944007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            4998901                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1797                       # number of overall hits
system.l2.overall_hits::.cpu1.data           54943309                       # number of overall hits
system.l2.overall_hits::total                59944007                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6490422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1130315                       # number of demand (read+write) misses
system.l2.demand_misses::total                7624190                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6490422                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3000                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1130315                       # number of overall misses
system.l2.overall_misses::total               7624190                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37348281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 557203257315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    254059020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96176937456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     653671602072                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37348281                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 557203257315                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    254059020                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96176937456                       # number of overall miss cycles
system.l2.overall_miss_latency::total    653671602072                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11489323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        56073624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67568197                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11489323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       56073624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67568197                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.564909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.625391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.020158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112837                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.564909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.625391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.020158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112837                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82446.536424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85850.081445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84686.340000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85088.614639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85736.530972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82446.536424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85850.081445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84686.340000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85088.614639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85736.530972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              744478                       # number of writebacks
system.l2.writebacks::total                    744478                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6490422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1130315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7624190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6490422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1130315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7624190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34254382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 512898471629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    233580634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  88461392466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 601627699111                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34254382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 512898471629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    233580634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  88461392466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 601627699111                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.564909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.625391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.020158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.564909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.625391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.020158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112837                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75616.737307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79023.901933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77860.211333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78262.601546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78910.375936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75616.737307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79023.901933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77860.211333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78262.601546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78910.375936                       # average overall mshr miss latency
system.l2.replacements                        7362800                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     26368467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         26368467                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     26368467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     26368467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          309                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           309                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              650                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          8340048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8340698                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         744450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              744831                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     31307328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63436747086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   63468054414                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      9084498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9085529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.369544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.081947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82171.464567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85212.904945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85211.349170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       744450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         744831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     28707497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58355189297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  58383896794                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.369544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.081947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.081980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75347.761155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78386.982735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78385.428096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37348281                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    254059020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    291407301                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.625391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.657714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82446.536424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84686.340000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84392.499566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34254382                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    233580634                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    267835016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.625391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.657714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75616.737307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77860.211333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77565.889372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4998251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46603261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          51601512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6490041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       385865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6875906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 557171949987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32740190370                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 589912140357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     11488292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46989126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58477418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.564927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.008212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85850.297400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84848.821142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85794.096132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6490041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       385865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6875906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 512869764132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30106203169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 542975967301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.564927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.008212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79024.117742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78022.632706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78967.915981                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258711.174383                       # Cycle average of tags in use
system.l2.tags.total_refs                   135135142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7624944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.722772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.469435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       26.623970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    233008.597195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      124.167318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    25540.316465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.888857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.097429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       230708                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2169792176                       # Number of tag accesses
system.l2.tags.data_accesses               2169792176                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     415386944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      72340160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          487948096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        220992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47646592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47646592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6490421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1130315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7624189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       744478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             744478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            16304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        233597789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           107973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         40681349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274403416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        16304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       107973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           124277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26794628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26794628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26794628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           16304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       233597789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          107973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        40681349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301198043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    744478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6490421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1129164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017518229918                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        43112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        43112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16403262                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             701876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7624190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     744478                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7624190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   744478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            238678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            237658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            238376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            238456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            237920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            237592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            238397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           238000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           238316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           238208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           237950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           238502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           237823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           238564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           238440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           237560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           238057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           238299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           238438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           237864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           238767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           238617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           237743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           239095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           238274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           238183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           238071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           237800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            23294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            23276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            23271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            23240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            23242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            23241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            23269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            23275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            23311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            23347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            23277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            23264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            23273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            23256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            23260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            23215                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161781746825                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25399962616                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295123927521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21222.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38714.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7624190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               744478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6998673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  549083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   75276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  40263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  43156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  43243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  43343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  43481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  43488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  43179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  43327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  43264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  43116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  43113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  43113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  43113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  43112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8367452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8367452    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8367452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.794906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.960288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1008.238296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        43094     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           17      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200704-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.266979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.238434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15905     36.89%     36.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              505      1.17%     38.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26021     60.36%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              650      1.51%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              487874432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47642496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               487948160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47646592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       274.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1778214326346                       # Total gap between requests
system.mem_ctrls.avgGap                     212484.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    415386944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     72266496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47642496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16303.996038418738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 233597788.679182738066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 107973.483698137337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 40639923.582174517214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26792324.297888401896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6490422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1130315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       744478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16054615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 251812737730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    112907343                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43182227833                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96916768233262                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35440.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38797.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37635.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38203.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130180835.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6524282602.654781                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         11517868133.139431                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10454833073.335041                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       878302498.415851                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154358648973.469269                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     94569534367.103561                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     515122587600.299072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       793426057248.147583                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.192581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1523959862003                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  79936500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174318005302                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6523721227.294893                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11516874336.816933                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10454416152.170347                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       877811814.767849                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154358648973.469269                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     94569711990.026688                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     515122464977.374573                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       793423649471.670532                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.191226                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1523955697773                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  79936500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 174322169532                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1778214367305                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58482667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27112945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        47812785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9085529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9085529                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58477418                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34467959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    168220864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             202703648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    735446784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       581248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   5276163648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6012223232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7362800                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47646592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74930997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005146                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74929013    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1984      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74930997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62564384988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       56017612460                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4793199                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11499924954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
