// Seed: 2248747816
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2 = -1;
  if (1) begin : LABEL_0
    tri0 id_3 = 1;
  end
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd55,
    parameter id_4  = 32'd39
) (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 _id_4,
    input wire id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (id_7);
  wire id_8, id_9, _id_10, id_11, id_12;
  tri1 id_13 = {1'b0, id_4} || id_8;
  logic [-1  !==  id_4 : id_10] id_14;
  ;
endmodule
