# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/Add_Substract_4.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_2_to_4.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/LUT_16_7_Seg.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_3_bit.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_4_bit.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Program_counter.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/ROM.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Counters/Slow_Clk.vhd" \
"../../../../FinalNanoProcessor.srcs/sim_1/new/TB_Main_unit.vhd" \

# Do not sort compile order
nosort
