
NAVIG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c828  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800c9b0  0800c9b0  0000d9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cdf4  0800cdf4  0000e208  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cdf4  0800cdf4  0000ddf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cdfc  0800cdfc  0000e208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cdfc  0800cdfc  0000ddfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce00  0800ce00  0000de00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800ce04  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d60  20000208  0800d00c  0000e208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f68  0800d00c  0000ef68  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001997b  00000000  00000000  0000e231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003623  00000000  00000000  00027bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  0002b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011fa  00000000  00000000  0002c8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021986  00000000  00000000  0002dad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bbc9  00000000  00000000  0004f458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c321f  00000000  00000000  0006b021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e240  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007838  00000000  00000000  0012e284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00135abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000208 	.word	0x20000208
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c998 	.word	0x0800c998

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000020c 	.word	0x2000020c
 80001c4:	0800c998 	.word	0x0800c998

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_ldivmod>:
 8000be0:	b97b      	cbnz	r3, 8000c02 <__aeabi_ldivmod+0x22>
 8000be2:	b972      	cbnz	r2, 8000c02 <__aeabi_ldivmod+0x22>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bfbe      	ittt	lt
 8000be8:	2000      	movlt	r0, #0
 8000bea:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bee:	e006      	blt.n	8000bfe <__aeabi_ldivmod+0x1e>
 8000bf0:	bf08      	it	eq
 8000bf2:	2800      	cmpeq	r0, #0
 8000bf4:	bf1c      	itt	ne
 8000bf6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bfa:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfe:	f000 ba0d 	b.w	800101c <__aeabi_idiv0>
 8000c02:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c06:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0a:	2900      	cmp	r1, #0
 8000c0c:	db09      	blt.n	8000c22 <__aeabi_ldivmod+0x42>
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	db1a      	blt.n	8000c48 <__aeabi_ldivmod+0x68>
 8000c12:	f000 f883 	bl	8000d1c <__udivmoddi4>
 8000c16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1e:	b004      	add	sp, #16
 8000c20:	4770      	bx	lr
 8000c22:	4240      	negs	r0, r0
 8000c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db1b      	blt.n	8000c64 <__aeabi_ldivmod+0x84>
 8000c2c:	f000 f876 	bl	8000d1c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	f000 f865 	bl	8000d1c <__udivmoddi4>
 8000c52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c5a:	b004      	add	sp, #16
 8000c5c:	4240      	negs	r0, r0
 8000c5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c62:	4770      	bx	lr
 8000c64:	4252      	negs	r2, r2
 8000c66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c6a:	f000 f857 	bl	8000d1c <__udivmoddi4>
 8000c6e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c76:	b004      	add	sp, #16
 8000c78:	4252      	negs	r2, r2
 8000c7a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b9c2 	b.w	800101c <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f83c 	bl	8000d1c <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__aeabi_d2lz>:
 8000cb0:	b538      	push	{r3, r4, r5, lr}
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	4604      	mov	r4, r0
 8000cb8:	460d      	mov	r5, r1
 8000cba:	f7ff febb 	bl	8000a34 <__aeabi_dcmplt>
 8000cbe:	b928      	cbnz	r0, 8000ccc <__aeabi_d2lz+0x1c>
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	4629      	mov	r1, r5
 8000cc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc8:	f000 b80a 	b.w	8000ce0 <__aeabi_d2ulz>
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cd2:	f000 f805 	bl	8000ce0 <__aeabi_d2ulz>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	bd38      	pop	{r3, r4, r5, pc}
 8000cde:	bf00      	nop

08000ce0 <__aeabi_d2ulz>:
 8000ce0:	b5d0      	push	{r4, r6, r7, lr}
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <__aeabi_d2ulz+0x34>)
 8000ce6:	4606      	mov	r6, r0
 8000ce8:	460f      	mov	r7, r1
 8000cea:	f7ff fc31 	bl	8000550 <__aeabi_dmul>
 8000cee:	f7ff ff07 	bl	8000b00 <__aeabi_d2uiz>
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	f7ff fbb2 	bl	800045c <__aeabi_ui2d>
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	4b07      	ldr	r3, [pc, #28]	@ (8000d18 <__aeabi_d2ulz+0x38>)
 8000cfc:	f7ff fc28 	bl	8000550 <__aeabi_dmul>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4630      	mov	r0, r6
 8000d06:	4639      	mov	r1, r7
 8000d08:	f7ff fa6a 	bl	80001e0 <__aeabi_dsub>
 8000d0c:	f7ff fef8 	bl	8000b00 <__aeabi_d2uiz>
 8000d10:	4621      	mov	r1, r4
 8000d12:	bdd0      	pop	{r4, r6, r7, pc}
 8000d14:	3df00000 	.word	0x3df00000
 8000d18:	41f00000 	.word	0x41f00000

08000d1c <__udivmoddi4>:
 8000d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d20:	9d08      	ldr	r5, [sp, #32]
 8000d22:	468e      	mov	lr, r1
 8000d24:	4604      	mov	r4, r0
 8000d26:	4688      	mov	r8, r1
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d14a      	bne.n	8000dc2 <__udivmoddi4+0xa6>
 8000d2c:	428a      	cmp	r2, r1
 8000d2e:	4617      	mov	r7, r2
 8000d30:	d962      	bls.n	8000df8 <__udivmoddi4+0xdc>
 8000d32:	fab2 f682 	clz	r6, r2
 8000d36:	b14e      	cbz	r6, 8000d4c <__udivmoddi4+0x30>
 8000d38:	f1c6 0320 	rsb	r3, r6, #32
 8000d3c:	fa01 f806 	lsl.w	r8, r1, r6
 8000d40:	fa20 f303 	lsr.w	r3, r0, r3
 8000d44:	40b7      	lsls	r7, r6
 8000d46:	ea43 0808 	orr.w	r8, r3, r8
 8000d4a:	40b4      	lsls	r4, r6
 8000d4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d5c:	fb01 f20c 	mul.w	r2, r1, ip
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d909      	bls.n	8000d7e <__udivmoddi4+0x62>
 8000d6a:	18fb      	adds	r3, r7, r3
 8000d6c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d70:	f080 80eb 	bcs.w	8000f4a <__udivmoddi4+0x22e>
 8000d74:	429a      	cmp	r2, r3
 8000d76:	f240 80e8 	bls.w	8000f4a <__udivmoddi4+0x22e>
 8000d7a:	3902      	subs	r1, #2
 8000d7c:	443b      	add	r3, r7
 8000d7e:	1a9a      	subs	r2, r3, r2
 8000d80:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d84:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8c:	b2a3      	uxth	r3, r4
 8000d8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d92:	459c      	cmp	ip, r3
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x8e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d9c:	f080 80d7 	bcs.w	8000f4e <__udivmoddi4+0x232>
 8000da0:	459c      	cmp	ip, r3
 8000da2:	f240 80d4 	bls.w	8000f4e <__udivmoddi4+0x232>
 8000da6:	443b      	add	r3, r7
 8000da8:	3802      	subs	r0, #2
 8000daa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dae:	2100      	movs	r1, #0
 8000db0:	eba3 030c 	sub.w	r3, r3, ip
 8000db4:	b11d      	cbz	r5, 8000dbe <__udivmoddi4+0xa2>
 8000db6:	2200      	movs	r2, #0
 8000db8:	40f3      	lsrs	r3, r6
 8000dba:	e9c5 3200 	strd	r3, r2, [r5]
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d905      	bls.n	8000dd2 <__udivmoddi4+0xb6>
 8000dc6:	b10d      	cbz	r5, 8000dcc <__udivmoddi4+0xb0>
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e7f5      	b.n	8000dbe <__udivmoddi4+0xa2>
 8000dd2:	fab3 f183 	clz	r1, r3
 8000dd6:	2900      	cmp	r1, #0
 8000dd8:	d146      	bne.n	8000e68 <__udivmoddi4+0x14c>
 8000dda:	4573      	cmp	r3, lr
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0xc8>
 8000dde:	4282      	cmp	r2, r0
 8000de0:	f200 8108 	bhi.w	8000ff4 <__udivmoddi4+0x2d8>
 8000de4:	1a84      	subs	r4, r0, r2
 8000de6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	4690      	mov	r8, r2
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d0e5      	beq.n	8000dbe <__udivmoddi4+0xa2>
 8000df2:	e9c5 4800 	strd	r4, r8, [r5]
 8000df6:	e7e2      	b.n	8000dbe <__udivmoddi4+0xa2>
 8000df8:	2a00      	cmp	r2, #0
 8000dfa:	f000 8091 	beq.w	8000f20 <__udivmoddi4+0x204>
 8000dfe:	fab2 f682 	clz	r6, r2
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	f040 80a5 	bne.w	8000f52 <__udivmoddi4+0x236>
 8000e08:	1a8a      	subs	r2, r1, r2
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	0c03      	lsrs	r3, r0, #16
 8000e0e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e12:	b280      	uxth	r0, r0
 8000e14:	b2bc      	uxth	r4, r7
 8000e16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e22:	fb04 f20c 	mul.w	r2, r4, ip
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x11e>
 8000e2a:	18fb      	adds	r3, r7, r3
 8000e2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e30:	d202      	bcs.n	8000e38 <__udivmoddi4+0x11c>
 8000e32:	429a      	cmp	r2, r3
 8000e34:	f200 80e3 	bhi.w	8000ffe <__udivmoddi4+0x2e2>
 8000e38:	46c4      	mov	ip, r8
 8000e3a:	1a9b      	subs	r3, r3, r2
 8000e3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e44:	fb02 f404 	mul.w	r4, r2, r4
 8000e48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e4c:	429c      	cmp	r4, r3
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x144>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x142>
 8000e58:	429c      	cmp	r4, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2dc>
 8000e5e:	4602      	mov	r2, r0
 8000e60:	1b1b      	subs	r3, r3, r4
 8000e62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e66:	e7a5      	b.n	8000db4 <__udivmoddi4+0x98>
 8000e68:	f1c1 0620 	rsb	r6, r1, #32
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e72:	431f      	orrs	r7, r3
 8000e74:	fa2e fa06 	lsr.w	sl, lr, r6
 8000e78:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e7c:	fbba f8f9 	udiv	r8, sl, r9
 8000e80:	fa0e fe01 	lsl.w	lr, lr, r1
 8000e84:	fa20 f306 	lsr.w	r3, r0, r6
 8000e88:	fb09 aa18 	mls	sl, r9, r8, sl
 8000e8c:	fa1f fc87 	uxth.w	ip, r7
 8000e90:	ea43 030e 	orr.w	r3, r3, lr
 8000e94:	fa00 fe01 	lsl.w	lr, r0, r1
 8000e98:	fb08 f00c 	mul.w	r0, r8, ip
 8000e9c:	0c1c      	lsrs	r4, r3, #16
 8000e9e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000ea2:	42a0      	cmp	r0, r4
 8000ea4:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea8:	d90a      	bls.n	8000ec0 <__udivmoddi4+0x1a4>
 8000eaa:	193c      	adds	r4, r7, r4
 8000eac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eb0:	f080 809e 	bcs.w	8000ff0 <__udivmoddi4+0x2d4>
 8000eb4:	42a0      	cmp	r0, r4
 8000eb6:	f240 809b 	bls.w	8000ff0 <__udivmoddi4+0x2d4>
 8000eba:	f1a8 0802 	sub.w	r8, r8, #2
 8000ebe:	443c      	add	r4, r7
 8000ec0:	1a24      	subs	r4, r4, r0
 8000ec2:	b298      	uxth	r0, r3
 8000ec4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec8:	fb09 4413 	mls	r4, r9, r3, r4
 8000ecc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000ed4:	45a4      	cmp	ip, r4
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1d0>
 8000ed8:	193c      	adds	r4, r7, r4
 8000eda:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ede:	f080 8085 	bcs.w	8000fec <__udivmoddi4+0x2d0>
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	f240 8082 	bls.w	8000fec <__udivmoddi4+0x2d0>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	443c      	add	r4, r7
 8000eec:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000ef0:	eba4 040c 	sub.w	r4, r4, ip
 8000ef4:	fba0 8c02 	umull	r8, ip, r0, r2
 8000ef8:	4564      	cmp	r4, ip
 8000efa:	4643      	mov	r3, r8
 8000efc:	46e1      	mov	r9, ip
 8000efe:	d364      	bcc.n	8000fca <__udivmoddi4+0x2ae>
 8000f00:	d061      	beq.n	8000fc6 <__udivmoddi4+0x2aa>
 8000f02:	b15d      	cbz	r5, 8000f1c <__udivmoddi4+0x200>
 8000f04:	ebbe 0203 	subs.w	r2, lr, r3
 8000f08:	eb64 0409 	sbc.w	r4, r4, r9
 8000f0c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f10:	fa22 f301 	lsr.w	r3, r2, r1
 8000f14:	431e      	orrs	r6, r3
 8000f16:	40cc      	lsrs	r4, r1
 8000f18:	e9c5 6400 	strd	r6, r4, [r5]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	e74e      	b.n	8000dbe <__udivmoddi4+0xa2>
 8000f20:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f24:	0c01      	lsrs	r1, r0, #16
 8000f26:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f2a:	b280      	uxth	r0, r0
 8000f2c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f30:	463b      	mov	r3, r7
 8000f32:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f36:	4638      	mov	r0, r7
 8000f38:	463c      	mov	r4, r7
 8000f3a:	46b8      	mov	r8, r7
 8000f3c:	46be      	mov	lr, r7
 8000f3e:	2620      	movs	r6, #32
 8000f40:	eba2 0208 	sub.w	r2, r2, r8
 8000f44:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f48:	e765      	b.n	8000e16 <__udivmoddi4+0xfa>
 8000f4a:	4601      	mov	r1, r0
 8000f4c:	e717      	b.n	8000d7e <__udivmoddi4+0x62>
 8000f4e:	4610      	mov	r0, r2
 8000f50:	e72b      	b.n	8000daa <__udivmoddi4+0x8e>
 8000f52:	f1c6 0120 	rsb	r1, r6, #32
 8000f56:	fa2e fc01 	lsr.w	ip, lr, r1
 8000f5a:	40b7      	lsls	r7, r6
 8000f5c:	fa0e fe06 	lsl.w	lr, lr, r6
 8000f60:	fa20 f101 	lsr.w	r1, r0, r1
 8000f64:	ea41 010e 	orr.w	r1, r1, lr
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	fbbc f8fe 	udiv	r8, ip, lr
 8000f70:	b2bc      	uxth	r4, r7
 8000f72:	fb0e cc18 	mls	ip, lr, r8, ip
 8000f76:	fb08 f904 	mul.w	r9, r8, r4
 8000f7a:	0c0a      	lsrs	r2, r1, #16
 8000f7c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000f80:	40b0      	lsls	r0, r6
 8000f82:	4591      	cmp	r9, r2
 8000f84:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f88:	b280      	uxth	r0, r0
 8000f8a:	d93e      	bls.n	800100a <__udivmoddi4+0x2ee>
 8000f8c:	18ba      	adds	r2, r7, r2
 8000f8e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f92:	d201      	bcs.n	8000f98 <__udivmoddi4+0x27c>
 8000f94:	4591      	cmp	r9, r2
 8000f96:	d81f      	bhi.n	8000fd8 <__udivmoddi4+0x2bc>
 8000f98:	eba2 0209 	sub.w	r2, r2, r9
 8000f9c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000fa0:	fb09 f804 	mul.w	r8, r9, r4
 8000fa4:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000fa8:	b28a      	uxth	r2, r1
 8000faa:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000fae:	4542      	cmp	r2, r8
 8000fb0:	d229      	bcs.n	8001006 <__udivmoddi4+0x2ea>
 8000fb2:	18ba      	adds	r2, r7, r2
 8000fb4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fb8:	d2c2      	bcs.n	8000f40 <__udivmoddi4+0x224>
 8000fba:	4542      	cmp	r2, r8
 8000fbc:	d2c0      	bcs.n	8000f40 <__udivmoddi4+0x224>
 8000fbe:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc2:	443a      	add	r2, r7
 8000fc4:	e7bc      	b.n	8000f40 <__udivmoddi4+0x224>
 8000fc6:	45c6      	cmp	lr, r8
 8000fc8:	d29b      	bcs.n	8000f02 <__udivmoddi4+0x1e6>
 8000fca:	ebb8 0302 	subs.w	r3, r8, r2
 8000fce:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd2:	3801      	subs	r0, #1
 8000fd4:	46e1      	mov	r9, ip
 8000fd6:	e794      	b.n	8000f02 <__udivmoddi4+0x1e6>
 8000fd8:	eba7 0909 	sub.w	r9, r7, r9
 8000fdc:	444a      	add	r2, r9
 8000fde:	fbb2 f9fe 	udiv	r9, r2, lr
 8000fe2:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe6:	fb09 f804 	mul.w	r8, r9, r4
 8000fea:	e7db      	b.n	8000fa4 <__udivmoddi4+0x288>
 8000fec:	4603      	mov	r3, r0
 8000fee:	e77d      	b.n	8000eec <__udivmoddi4+0x1d0>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e765      	b.n	8000ec0 <__udivmoddi4+0x1a4>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e6fa      	b.n	8000dee <__udivmoddi4+0xd2>
 8000ff8:	443b      	add	r3, r7
 8000ffa:	3a02      	subs	r2, #2
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x144>
 8000ffe:	f1ac 0c02 	sub.w	ip, ip, #2
 8001002:	443b      	add	r3, r7
 8001004:	e719      	b.n	8000e3a <__udivmoddi4+0x11e>
 8001006:	4649      	mov	r1, r9
 8001008:	e79a      	b.n	8000f40 <__udivmoddi4+0x224>
 800100a:	eba2 0209 	sub.w	r2, r2, r9
 800100e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001012:	46c4      	mov	ip, r8
 8001014:	fb09 f804 	mul.w	r8, r9, r4
 8001018:	e7c4      	b.n	8000fa4 <__udivmoddi4+0x288>
 800101a:	bf00      	nop

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BMP390_SPI_Write>:
#define BMP390_INT_PIN BMP_INT_Pin

uint8_t global_tx_buf[512];
uint8_t global_rx_buf[512];

void BMP390_SPI_Write(bmp390_handle *bmp390, uint8_t* data, uint16_t size) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	4613      	mov	r3, r2
 800102c:	80fb      	strh	r3, [r7, #6]
    HAL_SPI_Transmit(bmp390->spi_handle, data, size, 1000);
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	88fa      	ldrh	r2, [r7, #6]
 8001034:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001038:	68b9      	ldr	r1, [r7, #8]
 800103a:	f004 fc34 	bl	80058a6 <HAL_SPI_Transmit>
}
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <BMP390_SPI_Read>:

void BMP390_SPI_Read(bmp390_handle *bmp390, uint8_t* data, uint16_t size) {
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	4613      	mov	r3, r2
 8001052:	80fb      	strh	r3, [r7, #6]
    HAL_SPI_Receive(bmp390->spi_handle, data, size, 1000);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105e:	68b9      	ldr	r1, [r7, #8]
 8001060:	f004 fd65 	bl	8005b2e <HAL_SPI_Receive>
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <BMP390_Select>:

void BMP390_Select(bmp390_handle *bmp390) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(BMP390_CSB_GPIO_PORT, BMP390_CSB_PIN, GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	2110      	movs	r1, #16
 8001078:	4803      	ldr	r0, [pc, #12]	@ (8001088 <BMP390_Select+0x1c>)
 800107a:	f002 fdd9 	bl	8003c30 <HAL_GPIO_WritePin>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40020000 	.word	0x40020000

0800108c <BMP390_Deselect>:

void BMP390_Deselect(bmp390_handle *bmp390) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(BMP390_CSB_GPIO_PORT, BMP390_CSB_PIN, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2110      	movs	r1, #16
 8001098:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <BMP390_Deselect+0x1c>)
 800109a:	f002 fdc9 	bl	8003c30 <HAL_GPIO_WritePin>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40020000 	.word	0x40020000

080010ac <BMP390_SPI_WriteRegister>:

void BMP390_SPI_WriteRegister(bmp390_handle *bmp390, uint8_t reg, uint8_t byte) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	70fb      	strb	r3, [r7, #3]
 80010b8:	4613      	mov	r3, r2
 80010ba:	70bb      	strb	r3, [r7, #2]
    uint8_t instructions_buf[2] = {
 80010bc:	78fb      	ldrb	r3, [r7, #3]
 80010be:	733b      	strb	r3, [r7, #12]
 80010c0:	78bb      	ldrb	r3, [r7, #2]
 80010c2:	737b      	strb	r3, [r7, #13]
        reg,
        byte
    };

    BMP390_Select(bmp390);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffd1 	bl	800106c <BMP390_Select>
    BMP390_SPI_Write(bmp390, instructions_buf, 2);
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2202      	movs	r2, #2
 80010d0:	4619      	mov	r1, r3
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffa4 	bl	8001020 <BMP390_SPI_Write>
    BMP390_Deselect(bmp390);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ffd7 	bl	800108c <BMP390_Deselect>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <BMP390_SPI_ReadRegister>:

void BMP390_SPI_ReadRegister(bmp390_handle *bmp390, uint8_t reg, uint8_t* data, uint16_t size) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	461a      	mov	r2, r3
 80010f4:	460b      	mov	r3, r1
 80010f6:	72fb      	strb	r3, [r7, #11]
 80010f8:	4613      	mov	r3, r2
 80010fa:	813b      	strh	r3, [r7, #8]
    global_tx_buf[0] = reg | 0x80;
 80010fc:	7afb      	ldrb	r3, [r7, #11]
 80010fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <BMP390_SPI_ReadRegister+0x6c>)
 8001106:	701a      	strb	r2, [r3, #0]

	BMP390_Select(bmp390);
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f7ff ffaf 	bl	800106c <BMP390_Select>

	BMP390_SPI_Write(bmp390, global_tx_buf, 1);
 800110e:	2201      	movs	r2, #1
 8001110:	4910      	ldr	r1, [pc, #64]	@ (8001154 <BMP390_SPI_ReadRegister+0x6c>)
 8001112:	68f8      	ldr	r0, [r7, #12]
 8001114:	f7ff ff84 	bl	8001020 <BMP390_SPI_Write>
    BMP390_SPI_Read(bmp390, global_rx_buf, size + 1);
 8001118:	893b      	ldrh	r3, [r7, #8]
 800111a:	3301      	adds	r3, #1
 800111c:	b29b      	uxth	r3, r3
 800111e:	461a      	mov	r2, r3
 8001120:	490d      	ldr	r1, [pc, #52]	@ (8001158 <BMP390_SPI_ReadRegister+0x70>)
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f7ff ff8f 	bl	8001046 <BMP390_SPI_Read>

	while (bmp390->spi_handle->State == HAL_SPI_STATE_BUSY);
 8001128:	bf00      	nop
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d0f8      	beq.n	800112a <BMP390_SPI_ReadRegister+0x42>

	BMP390_Deselect(bmp390);
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f7ff ffa7 	bl	800108c <BMP390_Deselect>

	memcpy(data, global_rx_buf + 1, size);
 800113e:	4907      	ldr	r1, [pc, #28]	@ (800115c <BMP390_SPI_ReadRegister+0x74>)
 8001140:	893b      	ldrh	r3, [r7, #8]
 8001142:	461a      	mov	r2, r3
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f008 f8e6 	bl	8009316 <memcpy>
}
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000224 	.word	0x20000224
 8001158:	20000424 	.word	0x20000424
 800115c:	20000425 	.word	0x20000425

08001160 <BMP390_ParseCalibData>:
	BMP390_SPI_ReadRegister(bmp390, BMP390_INT_STATUS, &interrupt_status, 1);

	return (interrupt_status >> 3) & 0x01;
}

void BMP390_ParseCalibData(bmp390_handle *bmp390, uint8_t* data) {
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
	bmp390->calib->par_t1 = CONCAT_BYTES(data[1], data[0]);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	b21b      	sxth	r3, r3
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21a      	sxth	r2, r3
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21a      	sxth	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	b292      	uxth	r2, r2
 8001186:	801a      	strh	r2, [r3, #0]
	bmp390->calib->par_t2 = CONCAT_BYTES(data[3], data[2]);
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	3303      	adds	r3, #3
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b21b      	sxth	r3, r3
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b21a      	sxth	r2, r3
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3302      	adds	r3, #2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b21b      	sxth	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b21a      	sxth	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	b292      	uxth	r2, r2
 80011a6:	805a      	strh	r2, [r3, #2]
	bmp390->calib->par_t3 = (int8_t)data[4];
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3304      	adds	r3, #4
 80011ac:	781a      	ldrb	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	b252      	sxtb	r2, r2
 80011b4:	711a      	strb	r2, [r3, #4]
	bmp390->calib->par_p1 = (int16_t)CONCAT_BYTES(data[6], data[5]);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	3306      	adds	r3, #6
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b21b      	sxth	r3, r3
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	b219      	sxth	r1, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3305      	adds	r3, #5
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	430a      	orrs	r2, r1
 80011d0:	b212      	sxth	r2, r2
 80011d2:	80da      	strh	r2, [r3, #6]
	bmp390->calib->par_p2 = (int16_t)CONCAT_BYTES(data[8], data[7]);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	3308      	adds	r3, #8
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b219      	sxth	r1, r3
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	3307      	adds	r3, #7
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	b212      	sxth	r2, r2
 80011f0:	811a      	strh	r2, [r3, #8]
	bmp390->calib->par_p3 = (int8_t)data[9];
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	3309      	adds	r3, #9
 80011f6:	781a      	ldrb	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	b252      	sxtb	r2, r2
 80011fe:	729a      	strb	r2, [r3, #10]
	bmp390->calib->par_p4 = (int8_t)data[10];
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	330a      	adds	r3, #10
 8001204:	781a      	ldrb	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	b252      	sxtb	r2, r2
 800120c:	72da      	strb	r2, [r3, #11]
	bmp390->calib->par_p5 = CONCAT_BYTES(data[12], data[11]);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	330c      	adds	r3, #12
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	021b      	lsls	r3, r3, #8
 8001218:	b21a      	sxth	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	330b      	adds	r3, #11
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b21b      	sxth	r3, r3
 8001222:	4313      	orrs	r3, r2
 8001224:	b21a      	sxth	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	b292      	uxth	r2, r2
 800122c:	819a      	strh	r2, [r3, #12]
	bmp390->calib->par_p6 = CONCAT_BYTES(data[14], data[13]);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	330e      	adds	r3, #14
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b21b      	sxth	r3, r3
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	b21a      	sxth	r2, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	330d      	adds	r3, #13
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	b292      	uxth	r2, r2
 800124c:	81da      	strh	r2, [r3, #14]
	bmp390->calib->par_p7 = (int8_t)data[15];
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	330f      	adds	r3, #15
 8001252:	781a      	ldrb	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	b252      	sxtb	r2, r2
 800125a:	741a      	strb	r2, [r3, #16]
	bmp390->calib->par_p8 = (int8_t)data[16];
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	3310      	adds	r3, #16
 8001260:	781a      	ldrb	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	b252      	sxtb	r2, r2
 8001268:	745a      	strb	r2, [r3, #17]
	bmp390->calib->par_p9 = (int16_t)CONCAT_BYTES(data[18], data[17]);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	3312      	adds	r3, #18
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b21b      	sxth	r3, r3
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	b219      	sxth	r1, r3
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	3311      	adds	r3, #17
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b21a      	sxth	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	430a      	orrs	r2, r1
 8001284:	b212      	sxth	r2, r2
 8001286:	825a      	strh	r2, [r3, #18]
	bmp390->calib->par_p10 = (int8_t)data[19];
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	3313      	adds	r3, #19
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	b252      	sxtb	r2, r2
 8001294:	751a      	strb	r2, [r3, #20]
	bmp390->calib->par_p11 = (int8_t)data[20];
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	3314      	adds	r3, #20
 800129a:	781a      	ldrb	r2, [r3, #0]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	b252      	sxtb	r2, r2
 80012a2:	755a      	strb	r2, [r3, #21]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr

080012ae <BMP390_ReadCalibData>:

void BMP390_ReadCalibData(bmp390_handle *bmp390) {
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b088      	sub	sp, #32
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
	uint8_t calib_data_buffer[BMP390_CALIB_DATA_LEN] = {0};
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
 80012c6:	751a      	strb	r2, [r3, #20]

	BMP390_SPI_ReadRegister(bmp390, BMP390_CALIB, calib_data_buffer, BMP390_CALIB_DATA_LEN);
 80012c8:	f107 0208 	add.w	r2, r7, #8
 80012cc:	2315      	movs	r3, #21
 80012ce:	2131      	movs	r1, #49	@ 0x31
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff09 	bl	80010e8 <BMP390_SPI_ReadRegister>

	BMP390_ParseCalibData(bmp390, calib_data_buffer);
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ff3f 	bl	8001160 <BMP390_ParseCalibData>
}
 80012e2:	bf00      	nop
 80012e4:	3720      	adds	r7, #32
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <BMP390_CompensateTemperature>:

int64_t BMP390_CompensateTemperature(bmp390_handle *bmp390) {
 80012ea:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80012ee:	b0a6      	sub	sp, #152	@ 0x98
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	65f8      	str	r0, [r7, #92]	@ 0x5c
	int64_t partial_data4;
	int64_t partial_data5;
	int64_t partial_data6;
	int64_t comp_temp;

	partial_data1 = ((int64_t)bmp390->uncomp_data->temperature - (256 * bmp390->calib->par_t1));
 80012f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80012fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8001300:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	021b      	lsls	r3, r3, #8
 8001308:	17da      	asrs	r2, r3, #31
 800130a:	469a      	mov	sl, r3
 800130c:	4693      	mov	fp, r2
 800130e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001312:	4611      	mov	r1, r2
 8001314:	ebb1 010a 	subs.w	r1, r1, sl
 8001318:	6239      	str	r1, [r7, #32]
 800131a:	eb63 030b 	sbc.w	r3, r3, fp
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001320:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001324:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	partial_data2 = bmp390->calib->par_t2 * partial_data1;
 8001328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	885b      	ldrh	r3, [r3, #2]
 800132e:	b29b      	uxth	r3, r3
 8001330:	2200      	movs	r2, #0
 8001332:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001334:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001336:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800133a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 800133e:	4652      	mov	r2, sl
 8001340:	fb02 f203 	mul.w	r2, r2, r3
 8001344:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001348:	4659      	mov	r1, fp
 800134a:	fb01 f303 	mul.w	r3, r1, r3
 800134e:	441a      	add	r2, r3
 8001350:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001354:	4651      	mov	r1, sl
 8001356:	fba3 8901 	umull	r8, r9, r3, r1
 800135a:	eb02 0309 	add.w	r3, r2, r9
 800135e:	4699      	mov	r9, r3
 8001360:	e9c7 8922 	strd	r8, r9, [r7, #136]	@ 0x88
 8001364:	e9c7 8922 	strd	r8, r9, [r7, #136]	@ 0x88
	partial_data3 = (partial_data1 * partial_data1);
 8001368:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800136c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001370:	fb03 f102 	mul.w	r1, r3, r2
 8001374:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001378:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800137c:	fb02 f303 	mul.w	r3, r2, r3
 8001380:	18ca      	adds	r2, r1, r3
 8001382:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001386:	fba3 3103 	umull	r3, r1, r3, r3
 800138a:	6579      	str	r1, [r7, #84]	@ 0x54
 800138c:	653b      	str	r3, [r7, #80]	@ 0x50
 800138e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	657b      	str	r3, [r7, #84]	@ 0x54
 8001394:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001398:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
 800139c:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
	partial_data4 = (int64_t)partial_data3 * bmp390->calib->par_t3;
 80013a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80013a8:	b25b      	sxtb	r3, r3
 80013aa:	17da      	asrs	r2, r3, #31
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80013ae:	637a      	str	r2, [r7, #52]	@ 0x34
 80013b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013b4:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 80013b8:	4642      	mov	r2, r8
 80013ba:	fb02 f203 	mul.w	r2, r2, r3
 80013be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80013c2:	4649      	mov	r1, r9
 80013c4:	fb01 f303 	mul.w	r3, r1, r3
 80013c8:	441a      	add	r2, r3
 80013ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80013ce:	4641      	mov	r1, r8
 80013d0:	fba3 3101 	umull	r3, r1, r3, r1
 80013d4:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80013d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80013d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013da:	18d3      	adds	r3, r2, r3
 80013dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80013e2:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 80013e6:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	partial_data5 = ((int64_t)(partial_data2 * 262144) + partial_data4);
 80013ea:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80013ee:	f04f 0000 	mov.w	r0, #0
 80013f2:	f04f 0100 	mov.w	r1, #0
 80013f6:	0499      	lsls	r1, r3, #18
 80013f8:	ea41 3192 	orr.w	r1, r1, r2, lsr #14
 80013fc:	0490      	lsls	r0, r2, #18
 80013fe:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001402:	1816      	adds	r6, r2, r0
 8001404:	61be      	str	r6, [r7, #24]
 8001406:	414b      	adcs	r3, r1
 8001408:	61fb      	str	r3, [r7, #28]
 800140a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800140e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	partial_data6 = partial_data5 / 4294967296;
 8001412:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001416:	2b00      	cmp	r3, #0
 8001418:	da06      	bge.n	8001428 <BMP390_CompensateTemperature+0x13e>
 800141a:	1e51      	subs	r1, r2, #1
 800141c:	6139      	str	r1, [r7, #16]
 800141e:	f143 0300 	adc.w	r3, r3, #0
 8001422:	617b      	str	r3, [r7, #20]
 8001424:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001428:	f04f 0000 	mov.w	r0, #0
 800142c:	f04f 0100 	mov.w	r1, #0
 8001430:	0018      	movs	r0, r3
 8001432:	17d9      	asrs	r1, r3, #31
 8001434:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68

	// store t_lin for pressure calculation
	bmp390->calib->t_lin = partial_data6;
 8001438:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800143a:	68d9      	ldr	r1, [r3, #12]
 800143c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001440:	e9c1 2306 	strd	r2, r3, [r1, #24]
	comp_temp = (int64_t)((partial_data6 * 25) / 16384);
 8001444:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	1896      	adds	r6, r2, r2
 800144e:	60be      	str	r6, [r7, #8]
 8001450:	415b      	adcs	r3, r3
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001458:	1814      	adds	r4, r2, r0
 800145a:	eb43 0501 	adc.w	r5, r3, r1
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	00eb      	lsls	r3, r5, #3
 8001468:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800146c:	00e2      	lsls	r2, r4, #3
 800146e:	4614      	mov	r4, r2
 8001470:	461d      	mov	r5, r3
 8001472:	1823      	adds	r3, r4, r0
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001476:	eb45 0301 	adc.w	r3, r5, r1
 800147a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800147c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001480:	2b00      	cmp	r3, #0
 8001482:	da08      	bge.n	8001496 <BMP390_CompensateTemperature+0x1ac>
 8001484:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8001488:	1851      	adds	r1, r2, r1
 800148a:	6039      	str	r1, [r7, #0]
 800148c:	f143 0300 	adc.w	r3, r3, #0
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001496:	f04f 0000 	mov.w	r0, #0
 800149a:	f04f 0100 	mov.w	r1, #0
 800149e:	0b90      	lsrs	r0, r2, #14
 80014a0:	ea40 4083 	orr.w	r0, r0, r3, lsl #18
 80014a4:	1399      	asrs	r1, r3, #14
 80014a6:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60

	return comp_temp;
 80014aa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
}
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	3798      	adds	r7, #152	@ 0x98
 80014b4:	46bd      	mov	sp, r7
 80014b6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80014ba:	4770      	bx	lr

080014bc <BMP390_CompensatePressure>:

uint64_t BMP390_CompensatePressure(bmp390_handle *bmp390) {
 80014bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c0:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
	int64_t partial_data6;
	int64_t offset;
	int64_t sensitivity;
	uint64_t comp_press;

	partial_data1 = bmp390->calib->t_lin * bmp390->calib->t_lin;
 80014ca:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80014d4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80014de:	fb02 f501 	mul.w	r5, r2, r1
 80014e2:	fb00 f403 	mul.w	r4, r0, r3
 80014e6:	442c      	add	r4, r5
 80014e8:	fba0 8902 	umull	r8, r9, r0, r2
 80014ec:	eb04 0309 	add.w	r3, r4, r9
 80014f0:	4699      	mov	r9, r3
 80014f2:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
 80014f6:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
	partial_data2 = partial_data1 / 64;
 80014fa:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 80014fe:	2b00      	cmp	r3, #0
 8001500:	da09      	bge.n	8001516 <BMP390_CompensatePressure+0x5a>
 8001502:	f112 013f 	adds.w	r1, r2, #63	@ 0x3f
 8001506:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 800150a:	f143 0300 	adc.w	r3, r3, #0
 800150e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001512:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001516:	f04f 0000 	mov.w	r0, #0
 800151a:	f04f 0100 	mov.w	r1, #0
 800151e:	0990      	lsrs	r0, r2, #6
 8001520:	ea40 6083 	orr.w	r0, r0, r3, lsl #26
 8001524:	1199      	asrs	r1, r3, #6
 8001526:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data3 = (partial_data2 * bmp390->calib->t_lin) / 256;
 800152a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001534:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8001538:	fb03 f001 	mul.w	r0, r3, r1
 800153c:	f8d7 11fc 	ldr.w	r1, [r7, #508]	@ 0x1fc
 8001540:	fb02 f101 	mul.w	r1, r2, r1
 8001544:	4408      	add	r0, r1
 8001546:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 800154a:	fba1 ab02 	umull	sl, fp, r1, r2
 800154e:	eb00 030b 	add.w	r3, r0, fp
 8001552:	469b      	mov	fp, r3
 8001554:	4652      	mov	r2, sl
 8001556:	465b      	mov	r3, fp
 8001558:	2b00      	cmp	r3, #0
 800155a:	da09      	bge.n	8001570 <BMP390_CompensatePressure+0xb4>
 800155c:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001560:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001564:	f143 0300 	adc.w	r3, r3, #0
 8001568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800156c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001570:	f04f 0000 	mov.w	r0, #0
 8001574:	f04f 0100 	mov.w	r1, #0
 8001578:	0a10      	lsrs	r0, r2, #8
 800157a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800157e:	1219      	asrs	r1, r3, #8
 8001580:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
	partial_data4 = (bmp390->calib->par_p8 * partial_data3) / 32;
 8001584:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800158e:	b25b      	sxtb	r3, r3
 8001590:	17da      	asrs	r2, r3, #31
 8001592:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001596:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800159a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800159e:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	@ 0x148
 80015a2:	462a      	mov	r2, r5
 80015a4:	fb02 f203 	mul.w	r2, r2, r3
 80015a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80015ac:	4621      	mov	r1, r4
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	441a      	add	r2, r3
 80015b4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80015b8:	4621      	mov	r1, r4
 80015ba:	fba3 3101 	umull	r3, r1, r3, r1
 80015be:	f8c7 11b4 	str.w	r1, [r7, #436]	@ 0x1b4
 80015c2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80015c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80015ca:	18d3      	adds	r3, r2, r3
 80015cc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80015d0:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	da07      	bge.n	80015e8 <BMP390_CompensatePressure+0x12c>
 80015d8:	f112 011f 	adds.w	r1, r2, #31
 80015dc:	67b9      	str	r1, [r7, #120]	@ 0x78
 80015de:	f143 0300 	adc.w	r3, r3, #0
 80015e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015e4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80015e8:	f04f 0000 	mov.w	r0, #0
 80015ec:	f04f 0100 	mov.w	r1, #0
 80015f0:	0950      	lsrs	r0, r2, #5
 80015f2:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 80015f6:	1159      	asrs	r1, r3, #5
 80015f8:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
	partial_data5 = (bmp390->calib->par_p7 * partial_data1) * 16;
 80015fc:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001606:	b25b      	sxtb	r3, r3
 8001608:	17da      	asrs	r2, r3, #31
 800160a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800160e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8001612:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001616:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 800161a:	462a      	mov	r2, r5
 800161c:	fb02 f203 	mul.w	r2, r2, r3
 8001620:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001624:	4621      	mov	r1, r4
 8001626:	fb01 f303 	mul.w	r3, r1, r3
 800162a:	441a      	add	r2, r3
 800162c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001630:	4621      	mov	r1, r4
 8001632:	fba3 3101 	umull	r3, r1, r3, r1
 8001636:	f8c7 11ac 	str.w	r1, [r7, #428]	@ 0x1ac
 800163a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800163e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001642:	18d3      	adds	r3, r2, r3
 8001644:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8001654:	4629      	mov	r1, r5
 8001656:	010b      	lsls	r3, r1, #4
 8001658:	4620      	mov	r0, r4
 800165a:	4629      	mov	r1, r5
 800165c:	4604      	mov	r4, r0
 800165e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001662:	4601      	mov	r1, r0
 8001664:	010a      	lsls	r2, r1, #4
 8001666:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
	partial_data6 = (bmp390->calib->par_p6 * bmp390->calib->t_lin) * 4194304;
 800166a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	89db      	ldrh	r3, [r3, #14]
 8001672:	b29b      	uxth	r3, r3
 8001674:	2200      	movs	r2, #0
 8001676:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800167a:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 800167e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001688:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 800168c:	4629      	mov	r1, r5
 800168e:	fb02 f001 	mul.w	r0, r2, r1
 8001692:	4621      	mov	r1, r4
 8001694:	fb01 f103 	mul.w	r1, r1, r3
 8001698:	4401      	add	r1, r0
 800169a:	4620      	mov	r0, r4
 800169c:	fba0 3202 	umull	r3, r2, r0, r2
 80016a0:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 80016a4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80016a8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80016ac:	18cb      	adds	r3, r1, r3
 80016ae:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 80016be:	4629      	mov	r1, r5
 80016c0:	058b      	lsls	r3, r1, #22
 80016c2:	4620      	mov	r0, r4
 80016c4:	4629      	mov	r1, r5
 80016c6:	4604      	mov	r4, r0
 80016c8:	ea43 2394 	orr.w	r3, r3, r4, lsr #10
 80016cc:	4601      	mov	r1, r0
 80016ce:	058a      	lsls	r2, r1, #22
 80016d0:	e9c7 2376 	strd	r2, r3, [r7, #472]	@ 0x1d8
	offset = (bmp390->calib->par_p5 * 140737488355328) + partial_data4 + partial_data5 + partial_data6;
 80016d4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	899b      	ldrh	r3, [r3, #12]
 80016dc:	b29b      	uxth	r3, r3
 80016de:	2200      	movs	r2, #0
 80016e0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80016e4:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 80016e8:	f04f 0000 	mov.w	r0, #0
 80016ec:	f04f 0100 	mov.w	r1, #0
 80016f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016f4:	03d9      	lsls	r1, r3, #15
 80016f6:	2000      	movs	r0, #0
 80016f8:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 80016fc:	1884      	adds	r4, r0, r2
 80016fe:	f8c7 4128 	str.w	r4, [r7, #296]	@ 0x128
 8001702:	eb41 0303 	adc.w	r3, r1, r3
 8001706:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800170a:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800170e:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	@ 0x128
 8001712:	4621      	mov	r1, r4
 8001714:	1889      	adds	r1, r1, r2
 8001716:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 800171a:	4629      	mov	r1, r5
 800171c:	eb43 0101 	adc.w	r1, r3, r1
 8001720:	f8c7 1124 	str.w	r1, [r7, #292]	@ 0x124
 8001724:	e9d7 2376 	ldrd	r2, r3, [r7, #472]	@ 0x1d8
 8001728:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	@ 0x120
 800172c:	4621      	mov	r1, r4
 800172e:	1851      	adds	r1, r2, r1
 8001730:	6739      	str	r1, [r7, #112]	@ 0x70
 8001732:	4629      	mov	r1, r5
 8001734:	eb43 0101 	adc.w	r1, r3, r1
 8001738:	6779      	str	r1, [r7, #116]	@ 0x74
 800173a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 800173e:	e9c7 3474 	strd	r3, r4, [r7, #464]	@ 0x1d0
	partial_data2 = (bmp390->calib->par_p4 * partial_data3) / 32;
 8001742:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	f993 300b 	ldrsb.w	r3, [r3, #11]
 800174c:	b25b      	sxtb	r3, r3
 800174e:	17da      	asrs	r2, r3, #31
 8001750:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001754:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001758:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800175c:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001760:	462a      	mov	r2, r5
 8001762:	fb02 f203 	mul.w	r2, r2, r3
 8001766:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800176a:	4621      	mov	r1, r4
 800176c:	fb01 f303 	mul.w	r3, r1, r3
 8001770:	441a      	add	r2, r3
 8001772:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001776:	4621      	mov	r1, r4
 8001778:	fba3 3101 	umull	r3, r1, r3, r1
 800177c:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8001780:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001784:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001788:	18d3      	adds	r3, r2, r3
 800178a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800178e:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	@ 0x198
 8001792:	2b00      	cmp	r3, #0
 8001794:	da07      	bge.n	80017a6 <BMP390_CompensatePressure+0x2ea>
 8001796:	f112 011f 	adds.w	r1, r2, #31
 800179a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800179c:	f143 0300 	adc.w	r3, r3, #0
 80017a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80017a2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80017a6:	f04f 0000 	mov.w	r0, #0
 80017aa:	f04f 0100 	mov.w	r1, #0
 80017ae:	0950      	lsrs	r0, r2, #5
 80017b0:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 80017b4:	1159      	asrs	r1, r3, #5
 80017b6:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data4 = (bmp390->calib->par_p3 * partial_data1) * 4;
 80017ba:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	17da      	asrs	r2, r3, #31
 80017c8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80017cc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 80017d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017d4:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 80017d8:	462a      	mov	r2, r5
 80017da:	fb02 f203 	mul.w	r2, r2, r3
 80017de:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80017e2:	4621      	mov	r1, r4
 80017e4:	fb01 f303 	mul.w	r3, r1, r3
 80017e8:	441a      	add	r2, r3
 80017ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017ee:	4621      	mov	r1, r4
 80017f0:	fba3 3101 	umull	r3, r1, r3, r1
 80017f4:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 80017f8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80017fc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001800:	18d3      	adds	r3, r2, r3
 8001802:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	@ 0x190
 8001812:	4629      	mov	r1, r5
 8001814:	008b      	lsls	r3, r1, #2
 8001816:	4620      	mov	r0, r4
 8001818:	4629      	mov	r1, r5
 800181a:	4604      	mov	r4, r0
 800181c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001820:	4601      	mov	r1, r0
 8001822:	008a      	lsls	r2, r1, #2
 8001824:	e9c7 237a 	strd	r2, r3, [r7, #488]	@ 0x1e8
	partial_data5 = (bmp390->calib->par_p2 - 16384) * bmp390->calib->t_lin * 2097152;
 8001828:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001832:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8001836:	17da      	asrs	r2, r3, #31
 8001838:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800183c:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001840:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800184a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800184e:	4629      	mov	r1, r5
 8001850:	fb02 f001 	mul.w	r0, r2, r1
 8001854:	4621      	mov	r1, r4
 8001856:	fb01 f103 	mul.w	r1, r1, r3
 800185a:	4401      	add	r1, r0
 800185c:	4620      	mov	r0, r4
 800185e:	fba0 3202 	umull	r3, r2, r0, r2
 8001862:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 8001866:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800186a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800186e:	18cb      	adds	r3, r1, r3
 8001870:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	f04f 0300 	mov.w	r3, #0
 800187c:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 8001880:	4629      	mov	r1, r5
 8001882:	054b      	lsls	r3, r1, #21
 8001884:	4620      	mov	r0, r4
 8001886:	4629      	mov	r1, r5
 8001888:	4604      	mov	r4, r0
 800188a:	ea43 23d4 	orr.w	r3, r3, r4, lsr #11
 800188e:	4601      	mov	r1, r0
 8001890:	054a      	lsls	r2, r1, #21
 8001892:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
	sensitivity = ((bmp390->calib->par_p1 - 16384) * 70368744177664) + partial_data2 + partial_data4 + partial_data5;
 8001896:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80018a0:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80018a4:	17da      	asrs	r2, r3, #31
 80018a6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80018aa:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80018ae:	f04f 0000 	mov.w	r0, #0
 80018b2:	f04f 0100 	mov.w	r1, #0
 80018b6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80018ba:	0399      	lsls	r1, r3, #14
 80018bc:	2000      	movs	r0, #0
 80018be:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 80018c2:	1884      	adds	r4, r0, r2
 80018c4:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 80018c8:	eb41 0303 	adc.w	r3, r1, r3
 80018cc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80018d0:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 80018d4:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80018d8:	4621      	mov	r1, r4
 80018da:	1889      	adds	r1, r1, r2
 80018dc:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 80018e0:	4629      	mov	r1, r5
 80018e2:	eb43 0101 	adc.w	r1, r3, r1
 80018e6:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 80018ea:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 80018ee:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80018f2:	4621      	mov	r1, r4
 80018f4:	1851      	adds	r1, r2, r1
 80018f6:	6639      	str	r1, [r7, #96]	@ 0x60
 80018f8:	4629      	mov	r1, r5
 80018fa:	eb43 0101 	adc.w	r1, r3, r1
 80018fe:	6679      	str	r1, [r7, #100]	@ 0x64
 8001900:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 8001904:	e9c7 3472 	strd	r3, r4, [r7, #456]	@ 0x1c8
	partial_data1 = (sensitivity / 16777216) * bmp390->uncomp_data->pressure;
 8001908:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	@ 0x1c8
 800190c:	2b00      	cmp	r3, #0
 800190e:	da08      	bge.n	8001922 <BMP390_CompensatePressure+0x466>
 8001910:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8001914:	1851      	adds	r1, r2, r1
 8001916:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001918:	f143 0300 	adc.w	r3, r3, #0
 800191c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800191e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001922:	f04f 0000 	mov.w	r0, #0
 8001926:	f04f 0100 	mov.w	r1, #0
 800192a:	0e10      	lsrs	r0, r2, #24
 800192c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001930:	1619      	asrs	r1, r3, #24
 8001932:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001940:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001944:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001948:	4623      	mov	r3, r4
 800194a:	fb03 f201 	mul.w	r2, r3, r1
 800194e:	462b      	mov	r3, r5
 8001950:	fb00 f303 	mul.w	r3, r0, r3
 8001954:	4413      	add	r3, r2
 8001956:	4622      	mov	r2, r4
 8001958:	fba0 2102 	umull	r2, r1, r0, r2
 800195c:	f8c7 115c 	str.w	r1, [r7, #348]	@ 0x15c
 8001960:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001964:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001968:	4413      	add	r3, r2
 800196a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800196e:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	@ 0x158
 8001972:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
 8001976:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
	partial_data2 = bmp390->calib->par_p10 * bmp390->calib->t_lin;
 800197a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001984:	b25b      	sxtb	r3, r3
 8001986:	17da      	asrs	r2, r3, #31
 8001988:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800198c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001990:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800199a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800199e:	4629      	mov	r1, r5
 80019a0:	fb02 f001 	mul.w	r0, r2, r1
 80019a4:	4621      	mov	r1, r4
 80019a6:	fb01 f103 	mul.w	r1, r1, r3
 80019aa:	4401      	add	r1, r0
 80019ac:	4620      	mov	r0, r4
 80019ae:	fba0 3202 	umull	r3, r2, r0, r2
 80019b2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80019b6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80019ba:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80019be:	18cb      	adds	r3, r1, r3
 80019c0:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80019c4:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	@ 0x150
 80019c8:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
 80019cc:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
	partial_data3 = partial_data2 + (65536 * bmp390->calib->par_p9);
 80019d0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80019da:	041b      	lsls	r3, r3, #16
 80019dc:	17da      	asrs	r2, r3, #31
 80019de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80019e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80019e6:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 80019ea:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80019ee:	4621      	mov	r1, r4
 80019f0:	1851      	adds	r1, r2, r1
 80019f2:	6539      	str	r1, [r7, #80]	@ 0x50
 80019f4:	4629      	mov	r1, r5
 80019f6:	eb43 0101 	adc.w	r1, r3, r1
 80019fa:	6579      	str	r1, [r7, #84]	@ 0x54
 80019fc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 8001a00:	e9c7 347c 	strd	r3, r4, [r7, #496]	@ 0x1f0
	partial_data4 = (partial_data3 * bmp390->uncomp_data->pressure) / 8192;
 8001a04:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001a12:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001a16:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001a1a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001a1e:	462a      	mov	r2, r5
 8001a20:	fb02 f203 	mul.w	r2, r2, r3
 8001a24:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001a28:	4621      	mov	r1, r4
 8001a2a:	fb01 f303 	mul.w	r3, r1, r3
 8001a2e:	441a      	add	r2, r3
 8001a30:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001a34:	4621      	mov	r1, r4
 8001a36:	fba3 3101 	umull	r3, r1, r3, r1
 8001a3a:	f8c7 1184 	str.w	r1, [r7, #388]	@ 0x184
 8001a3e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001a42:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001a46:	18d3      	adds	r3, r2, r3
 8001a48:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001a4c:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	da08      	bge.n	8001a66 <BMP390_CompensatePressure+0x5aa>
 8001a54:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001a58:	1851      	adds	r1, r2, r1
 8001a5a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001a5c:	f143 0300 	adc.w	r3, r3, #0
 8001a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a62:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	0b50      	lsrs	r0, r2, #13
 8001a70:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a74:	1359      	asrs	r1, r3, #13
 8001a76:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8

	/* dividing by 10 followed by multiplying by 10
	 * To avoid overflow caused by (bmp390->uncomp_data->pressure * partial_data4)
	 */
	partial_data5 = (bmp390->uncomp_data->pressure * (partial_data4 / 10)) / 512;
 8001a7a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001a88:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001a8c:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001a90:	f04f 020a 	mov.w	r2, #10
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	f7ff f8a2 	bl	8000be0 <__aeabi_ldivmod>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	fb02 f001 	mul.w	r0, r2, r1
 8001aaa:	4621      	mov	r1, r4
 8001aac:	fb01 f103 	mul.w	r1, r1, r3
 8001ab0:	4401      	add	r1, r0
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	fba0 3202 	umull	r3, r2, r0, r2
 8001ab8:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001abc:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001ac0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ac4:	18cb      	adds	r3, r1, r3
 8001ac6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001aca:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	da08      	bge.n	8001ae4 <BMP390_CompensatePressure+0x628>
 8001ad2:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8001ad6:	1851      	adds	r1, r2, r1
 8001ad8:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ada:	f143 0300 	adc.w	r3, r3, #0
 8001ade:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ae0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ae4:	f04f 0000 	mov.w	r0, #0
 8001ae8:	f04f 0100 	mov.w	r1, #0
 8001aec:	0a50      	lsrs	r0, r2, #9
 8001aee:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8001af2:	1259      	asrs	r1, r3, #9
 8001af4:	e9c7 0178 	strd	r0, r1, [r7, #480]	@ 0x1e0
	partial_data5 = partial_data5 * 10;
 8001af8:	e9d7 4578 	ldrd	r4, r5, [r7, #480]	@ 0x1e0
 8001afc:	4622      	mov	r2, r4
 8001afe:	462b      	mov	r3, r5
 8001b00:	f04f 0000 	mov.w	r0, #0
 8001b04:	f04f 0100 	mov.w	r1, #0
 8001b08:	0099      	lsls	r1, r3, #2
 8001b0a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001b0e:	0090      	lsls	r0, r2, #2
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	1911      	adds	r1, r2, r4
 8001b16:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001b18:	416b      	adcs	r3, r5
 8001b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b1c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8001b20:	460b      	mov	r3, r1
 8001b22:	18db      	adds	r3, r3, r3
 8001b24:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b26:	4613      	mov	r3, r2
 8001b28:	eb42 0303 	adc.w	r3, r2, r3
 8001b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b2e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001b32:	e9c7 3478 	strd	r3, r4, [r7, #480]	@ 0x1e0
	partial_data6 = (int64_t)((uint64_t)bmp390->uncomp_data->pressure * (uint64_t)bmp390->uncomp_data->pressure);
 8001b36:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001b44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001b48:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001b56:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001b5a:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001b5e:	4622      	mov	r2, r4
 8001b60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001b64:	4641      	mov	r1, r8
 8001b66:	fb01 f202 	mul.w	r2, r1, r2
 8001b6a:	464d      	mov	r5, r9
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	4621      	mov	r1, r4
 8001b70:	4603      	mov	r3, r0
 8001b72:	fb03 f305 	mul.w	r3, r3, r5
 8001b76:	4413      	add	r3, r2
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4641      	mov	r1, r8
 8001b7c:	fba2 2101 	umull	r2, r1, r2, r1
 8001b80:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
 8001b84:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 8001b88:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001b8c:	4413      	add	r3, r2
 8001b8e:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001b92:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	@ 0x170
 8001b96:	e9c7 3476 	strd	r3, r4, [r7, #472]	@ 0x1d8
	partial_data2 = (bmp390->calib->par_p11 * partial_data6) / 65536;
 8001b9a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001ba4:	b25b      	sxtb	r3, r3
 8001ba6:	17da      	asrs	r2, r3, #31
 8001ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001bac:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001bb0:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001bb4:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001bb8:	462a      	mov	r2, r5
 8001bba:	fb02 f203 	mul.w	r2, r2, r3
 8001bbe:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8001bc2:	4621      	mov	r1, r4
 8001bc4:	fb01 f303 	mul.w	r3, r1, r3
 8001bc8:	441a      	add	r2, r3
 8001bca:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001bce:	4621      	mov	r1, r4
 8001bd0:	fba3 3101 	umull	r3, r1, r3, r1
 8001bd4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
 8001bd8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001bdc:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001be0:	18d3      	adds	r3, r2, r3
 8001be2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001be6:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	da08      	bge.n	8001c00 <BMP390_CompensatePressure+0x744>
 8001bee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001bf2:	1851      	adds	r1, r2, r1
 8001bf4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001bf6:	f143 0300 	adc.w	r3, r3, #0
 8001bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c00:	f04f 0000 	mov.w	r0, #0
 8001c04:	f04f 0100 	mov.w	r1, #0
 8001c08:	0c10      	lsrs	r0, r2, #16
 8001c0a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001c0e:	1419      	asrs	r1, r3, #16
 8001c10:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data3 = (partial_data2 * bmp390->uncomp_data->pressure) / 128;
 8001c14:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001c22:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001c26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c2a:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 8001c2e:	462a      	mov	r2, r5
 8001c30:	fb02 f203 	mul.w	r2, r2, r3
 8001c34:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001c38:	4621      	mov	r1, r4
 8001c3a:	fb01 f303 	mul.w	r3, r1, r3
 8001c3e:	441a      	add	r2, r3
 8001c40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c44:	4621      	mov	r1, r4
 8001c46:	fba3 3101 	umull	r3, r1, r3, r1
 8001c4a:	f8c7 1164 	str.w	r1, [r7, #356]	@ 0x164
 8001c4e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001c52:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001c56:	18d3      	adds	r3, r2, r3
 8001c58:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c5c:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	da07      	bge.n	8001c74 <BMP390_CompensatePressure+0x7b8>
 8001c64:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8001c68:	6239      	str	r1, [r7, #32]
 8001c6a:	f143 0300 	adc.w	r3, r3, #0
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c70:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c74:	f04f 0000 	mov.w	r0, #0
 8001c78:	f04f 0100 	mov.w	r1, #0
 8001c7c:	09d0      	lsrs	r0, r2, #7
 8001c7e:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8001c82:	11d9      	asrs	r1, r3, #7
 8001c84:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
	partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 8001c88:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	@ 0x1d0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	da06      	bge.n	8001c9e <BMP390_CompensatePressure+0x7e2>
 8001c90:	1cd1      	adds	r1, r2, #3
 8001c92:	61b9      	str	r1, [r7, #24]
 8001c94:	f143 0300 	adc.w	r3, r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
 8001c9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c9e:	f04f 0000 	mov.w	r0, #0
 8001ca2:	f04f 0100 	mov.w	r1, #0
 8001ca6:	0890      	lsrs	r0, r2, #2
 8001ca8:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 8001cac:	1099      	asrs	r1, r3, #2
 8001cae:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 8001cb2:	1884      	adds	r4, r0, r2
 8001cb4:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001cb8:	eb41 0303 	adc.w	r3, r1, r3
 8001cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001cc0:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8001cc4:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8001cc8:	4621      	mov	r1, r4
 8001cca:	1889      	adds	r1, r1, r2
 8001ccc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	eb43 0101 	adc.w	r1, r3, r1
 8001cd6:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001cda:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	@ 0x1f0
 8001cde:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	1851      	adds	r1, r2, r1
 8001ce6:	6139      	str	r1, [r7, #16]
 8001ce8:	4629      	mov	r1, r5
 8001cea:	eb43 0101 	adc.w	r1, r3, r1
 8001cee:	6179      	str	r1, [r7, #20]
 8001cf0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001cf4:	e9c7 347a 	strd	r3, r4, [r7, #488]	@ 0x1e8
	comp_press = (((uint64_t)partial_data4 * 25) / (uint64_t)1099511627776);
 8001cf8:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	1894      	adds	r4, r2, r2
 8001d02:	60bc      	str	r4, [r7, #8]
 8001d04:	415b      	adcs	r3, r3
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d0c:	1814      	adds	r4, r2, r0
 8001d0e:	603c      	str	r4, [r7, #0]
 8001d10:	414b      	adcs	r3, r1
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001d20:	464c      	mov	r4, r9
 8001d22:	00e3      	lsls	r3, r4, #3
 8001d24:	46c4      	mov	ip, r8
 8001d26:	ea43 735c 	orr.w	r3, r3, ip, lsr #29
 8001d2a:	4644      	mov	r4, r8
 8001d2c:	00e2      	lsls	r2, r4, #3
 8001d2e:	4614      	mov	r4, r2
 8001d30:	461d      	mov	r5, r3
 8001d32:	4623      	mov	r3, r4
 8001d34:	181b      	adds	r3, r3, r0
 8001d36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001d3a:	462b      	mov	r3, r5
 8001d3c:	eb41 0303 	adc.w	r3, r1, r3
 8001d40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8001d50:	0a0a      	lsrs	r2, r1, #8
 8001d52:	2300      	movs	r3, #0
 8001d54:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0

	return comp_press;
 8001d58:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	@ 0x1c0
}
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001d64:	46bd      	mov	sp, r7
 8001d66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001d6a <BMP390_Init>:

void BMP390_Init(bmp390_handle *bmp390) {
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
	// BMP390_SPI_WriteRegister(bmp390, BMP390_CMD, 0xB6);
	// HAL_Delay(10);

	BMP390_SPI_WriteRegister(bmp390, BMP390_PWR_CTRL, 0x33);
 8001d72:	2233      	movs	r2, #51	@ 0x33
 8001d74:	211b      	movs	r1, #27
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff f998 	bl	80010ac <BMP390_SPI_WriteRegister>

	// BMP390_SPI_WriteRegister(bmp390, BMP390_ODR, 0x03);

	// BMP390_SPI_WriteRegister(bmp390, BMP390_CONFIG, 0x02);

	BMP390_SPI_WriteRegister(bmp390, BMP390_INT_CTRL, 0x42);
 8001d7c:	2242      	movs	r2, #66	@ 0x42
 8001d7e:	2119      	movs	r1, #25
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff f993 	bl	80010ac <BMP390_SPI_WriteRegister>

	// uint8_t interrupt_status = BMP390_GetInterruptStatus(bmp390);

	HAL_Delay(50);
 8001d86:	2032      	movs	r0, #50	@ 0x32
 8001d88:	f001 fb98 	bl	80034bc <HAL_Delay>

	BMP390_ReadCalibData(bmp390);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff fa8e 	bl	80012ae <BMP390_ReadCalibData>

	HAL_Delay(50);
 8001d92:	2032      	movs	r0, #50	@ 0x32
 8001d94:	f001 fb92 	bl	80034bc <HAL_Delay>
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <BMP390_Read>:

void BMP390_Read(bmp390_handle *bmp390) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08a      	sub	sp, #40	@ 0x28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
    uint8_t data[6];

    BMP390_SPI_ReadRegister(bmp390, BMP390_DATA_0, data, 6);
 8001da8:	f107 0208 	add.w	r2, r7, #8
 8001dac:	2306      	movs	r3, #6
 8001dae:	2104      	movs	r1, #4
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff f999 	bl	80010e8 <BMP390_SPI_ReadRegister>

    uint32_t pressure = (data[2] << 16) | (data[1] << 8) | data[0];
 8001db6:	7abb      	ldrb	r3, [r7, #10]
 8001db8:	041a      	lsls	r2, r3, #16
 8001dba:	7a7b      	ldrb	r3, [r7, #9]
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	7a3a      	ldrb	r2, [r7, #8]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t temperature = (data[5] << 16) | (data[4] << 8) | data[3];
 8001dc6:	7b7b      	ldrb	r3, [r7, #13]
 8001dc8:	041a      	lsls	r2, r3, #16
 8001dca:	7b3b      	ldrb	r3, [r7, #12]
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	7afa      	ldrb	r2, [r7, #11]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	623b      	str	r3, [r7, #32]

    bmp390->uncomp_data->pressure = pressure;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ddc:	601a      	str	r2, [r3, #0]
    bmp390->uncomp_data->temperature = temperature;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	6a3a      	ldr	r2, [r7, #32]
 8001de4:	605a      	str	r2, [r3, #4]

    int64_t comp_temperature = BMP390_CompensateTemperature(bmp390);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff fa7f 	bl	80012ea <BMP390_CompensateTemperature>
 8001dec:	e9c7 0106 	strd	r0, r1, [r7, #24]
    uint64_t comp_pressure = BMP390_CompensatePressure(bmp390);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff fb63 	bl	80014bc <BMP390_CompensatePressure>
 8001df6:	e9c7 0104 	strd	r0, r1, [r7, #16]

    bmp390->data->temperature = comp_temperature;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	60da      	str	r2, [r3, #12]
    bmp390->data->pressure = comp_pressure;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	605a      	str	r2, [r3, #4]
}
 8001e12:	bf00      	nop
 8001e14:	3728      	adds	r7, #40	@ 0x28
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <BNO055_WriteRegister>:
#define BNO055_RESET_GPIO_Port IMU_RESET_GPIO_Port
#define BNO055_RESET_Pin IMU_RESET_Pin

#define BNO055_LINEAR_PASS_ALPHA 0.1

HAL_StatusTypeDef BNO055_WriteRegister(bno055_handle *bno055, uint8_t reg, uint8_t value) {
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b086      	sub	sp, #24
 8001e1e:	af02      	add	r7, sp, #8
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	460b      	mov	r3, r1
 8001e24:	70fb      	strb	r3, [r7, #3]
 8001e26:	4613      	mov	r3, r2
 8001e28:	70bb      	strb	r3, [r7, #2]
    uint8_t instructions_buf[2] = {
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	733b      	strb	r3, [r7, #12]
 8001e2e:	78bb      	ldrb	r3, [r7, #2]
 8001e30:	737b      	strb	r3, [r7, #13]
        reg,
        value
    };

    return HAL_I2C_Master_Transmit(bno055->i2c_handle, bno055->address << 1, instructions_buf, 2, 100);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6818      	ldr	r0, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	791b      	ldrb	r3, [r3, #4]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	b299      	uxth	r1, r3
 8001e3e:	f107 020c 	add.w	r2, r7, #12
 8001e42:	2364      	movs	r3, #100	@ 0x64
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	2302      	movs	r3, #2
 8001e48:	f002 f866 	bl	8003f18 <HAL_I2C_Master_Transmit>
 8001e4c:	4603      	mov	r3, r0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <BNO055_ReadRegister>:

HAL_StatusTypeDef BNO055_ReadRegister(bno055_handle *bno055, uint8_t reg, uint8_t* data, uint8_t size) {
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b088      	sub	sp, #32
 8001e5a:	af02      	add	r7, sp, #8
 8001e5c:	60f8      	str	r0, [r7, #12]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	461a      	mov	r2, r3
 8001e62:	460b      	mov	r3, r1
 8001e64:	72fb      	strb	r3, [r7, #11]
 8001e66:	4613      	mov	r3, r2
 8001e68:	72bb      	strb	r3, [r7, #10]
    HAL_StatusTypeDef status_tx = HAL_I2C_Master_Transmit(bno055->i2c_handle, bno055->address << 1, &reg, 1, 100);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6818      	ldr	r0, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	791b      	ldrb	r3, [r3, #4]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	b299      	uxth	r1, r3
 8001e76:	f107 020b 	add.w	r2, r7, #11
 8001e7a:	2364      	movs	r3, #100	@ 0x64
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2301      	movs	r3, #1
 8001e80:	f002 f84a 	bl	8003f18 <HAL_I2C_Master_Transmit>
 8001e84:	4603      	mov	r3, r0
 8001e86:	75fb      	strb	r3, [r7, #23]
    HAL_StatusTypeDef status_rx = HAL_I2C_Master_Receive(bno055->i2c_handle, bno055->address << 1, data, size, 100);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6818      	ldr	r0, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	791b      	ldrb	r3, [r3, #4]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	b299      	uxth	r1, r3
 8001e94:	7abb      	ldrb	r3, [r7, #10]
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	2264      	movs	r2, #100	@ 0x64
 8001e9a:	9200      	str	r2, [sp, #0]
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	f002 f939 	bl	8004114 <HAL_I2C_Master_Receive>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	75bb      	strb	r3, [r7, #22]

    if (status_tx == HAL_ERROR || status_rx == HAL_ERROR) return HAL_ERROR;
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d002      	beq.n	8001eb2 <BNO055_ReadRegister+0x5c>
 8001eac:	7dbb      	ldrb	r3, [r7, #22]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d101      	bne.n	8001eb6 <BNO055_ReadRegister+0x60>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e010      	b.n	8001ed8 <BNO055_ReadRegister+0x82>
    if (status_tx == HAL_BUSY || status_rx == HAL_BUSY) return HAL_BUSY;
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d002      	beq.n	8001ec2 <BNO055_ReadRegister+0x6c>
 8001ebc:	7dbb      	ldrb	r3, [r7, #22]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d101      	bne.n	8001ec6 <BNO055_ReadRegister+0x70>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e008      	b.n	8001ed8 <BNO055_ReadRegister+0x82>
    if (status_tx == HAL_TIMEOUT || status_rx == HAL_TIMEOUT) return HAL_TIMEOUT;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d002      	beq.n	8001ed2 <BNO055_ReadRegister+0x7c>
 8001ecc:	7dbb      	ldrb	r3, [r7, #22]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d101      	bne.n	8001ed6 <BNO055_ReadRegister+0x80>
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e000      	b.n	8001ed8 <BNO055_ReadRegister+0x82>

    return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <BNO055_ReadChipID>:

uint8_t BNO055_ReadChipID(bno055_handle *bno055) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
    BNO055_SetPage(bno055, 0);
 8001ee8:	2100      	movs	r1, #0
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f80c 	bl	8001f08 <BNO055_SetPage>

    uint8_t chip_id;
    BNO055_ReadRegister(bno055, BNO055_CHIP_ID_ADDR, &chip_id, 1);
 8001ef0:	f107 020f 	add.w	r2, r7, #15
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ffac 	bl	8001e56 <BNO055_ReadRegister>
    return chip_id;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <BNO055_SetPage>:
    uint8_t mag_id;
    BNO055_ReadRegister(bno055, BNO055_MAG_ID_ADDR, &mag_id, 1);
    return mag_id;
}

void BNO055_SetPage(bno055_handle *bno055, uint8_t page) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	460b      	mov	r3, r1
 8001f12:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_PAGE_ID_ADDR, page);
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	461a      	mov	r2, r3
 8001f18:	2107      	movs	r1, #7
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ff7d 	bl	8001e1a <BNO055_WriteRegister>
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <BNO055_SetPwrMode>:

void BNO055_SetPwrMode(bno055_handle *bno055, bno055_pwr_mode pwr_mode) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	460b      	mov	r3, r1
 8001f32:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_PWR_MODE_ADDR, pwr_mode);
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	461a      	mov	r2, r3
 8001f38:	213e      	movs	r1, #62	@ 0x3e
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff ff6d 	bl	8001e1a <BNO055_WriteRegister>
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <BNO055_SetOprMode>:

void BNO055_SetOprMode(bno055_handle *bno055, bno055_opr_mode opr_mode) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_OPR_MODE_ADDR, opr_mode);
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	461a      	mov	r2, r3
 8001f58:	213d      	movs	r1, #61	@ 0x3d
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ff5d 	bl	8001e1a <BNO055_WriteRegister>
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <BNO055_SetUnits>:

void BNO055_SetUnits(bno055_handle *bno055, bno055_units acc, bno055_units gyr, bno055_units eul, bno055_units temp) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	4608      	mov	r0, r1
 8001f72:	4611      	mov	r1, r2
 8001f74:	461a      	mov	r2, r3
 8001f76:	4603      	mov	r3, r0
 8001f78:	70fb      	strb	r3, [r7, #3]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	70bb      	strb	r3, [r7, #2]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_UNIT_SEL_ADDR, acc + gyr + eul + temp);
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	78bb      	ldrb	r3, [r7, #2]
 8001f86:	4413      	add	r3, r2
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	787b      	ldrb	r3, [r7, #1]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	7c3b      	ldrb	r3, [r7, #16]
 8001f92:	4413      	add	r3, r2
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	461a      	mov	r2, r3
 8001f98:	213b      	movs	r1, #59	@ 0x3b
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ff3d 	bl	8001e1a <BNO055_WriteRegister>
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <BNO055_ConfigureAcc>:

void BNO055_ConfigureAcc(bno055_handle *bno055, acc_g_range g_range, acc_bandwidth bandwidth, acc_opr_mode opr_mode) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	4608      	mov	r0, r1
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	70fb      	strb	r3, [r7, #3]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	70bb      	strb	r3, [r7, #2]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_ACC_CONFIG_ADDR, g_range + bandwidth + opr_mode);
 8001fc2:	78fa      	ldrb	r2, [r7, #3]
 8001fc4:	78bb      	ldrb	r3, [r7, #2]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	787b      	ldrb	r3, [r7, #1]
 8001fcc:	4413      	add	r3, r2
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2108      	movs	r1, #8
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff ff20 	bl	8001e1a <BNO055_WriteRegister>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <BNO055_ConfigureGyr>:

void BNO055_ConfigureGyr(bno055_handle *bno055, gyr_range range, gyr_bandwidth bandwidth, gyr_opr_mode opr_mode) {
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	4608      	mov	r0, r1
 8001fec:	4611      	mov	r1, r2
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	70fb      	strb	r3, [r7, #3]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	70bb      	strb	r3, [r7, #2]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_GYR_CONFIG_0_ADDR, range + bandwidth);
 8001ffc:	78fa      	ldrb	r2, [r7, #3]
 8001ffe:	78bb      	ldrb	r3, [r7, #2]
 8002000:	4413      	add	r3, r2
 8002002:	b2db      	uxtb	r3, r3
 8002004:	461a      	mov	r2, r3
 8002006:	210a      	movs	r1, #10
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff06 	bl	8001e1a <BNO055_WriteRegister>
    BNO055_WriteRegister(bno055, BNO055_GYR_CONFIG_1_ADDR, opr_mode);
 800200e:	787b      	ldrb	r3, [r7, #1]
 8002010:	461a      	mov	r2, r3
 8002012:	210b      	movs	r1, #11
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff00 	bl	8001e1a <BNO055_WriteRegister>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <BNO055_ConfigureMag>:

void BNO055_ConfigureMag(bno055_handle *bno055, mag_data_rate data_rate, mag_opr_mode opr_mode, mag_pwr_mode pwr_mode) {
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
 800202a:	4608      	mov	r0, r1
 800202c:	4611      	mov	r1, r2
 800202e:	461a      	mov	r2, r3
 8002030:	4603      	mov	r3, r0
 8002032:	70fb      	strb	r3, [r7, #3]
 8002034:	460b      	mov	r3, r1
 8002036:	70bb      	strb	r3, [r7, #2]
 8002038:	4613      	mov	r3, r2
 800203a:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_MAG_CONFIG_ADDR, data_rate + opr_mode + pwr_mode);
 800203c:	78fa      	ldrb	r2, [r7, #3]
 800203e:	78bb      	ldrb	r3, [r7, #2]
 8002040:	4413      	add	r3, r2
 8002042:	b2da      	uxtb	r2, r3
 8002044:	787b      	ldrb	r3, [r7, #1]
 8002046:	4413      	add	r3, r2
 8002048:	b2db      	uxtb	r3, r3
 800204a:	461a      	mov	r2, r3
 800204c:	2109      	movs	r1, #9
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff fee3 	bl	8001e1a <BNO055_WriteRegister>
}
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <BNO055_Configure>:

void BNO055_Configure(bno055_handle *bno055, bno055_config* config) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af02      	add	r7, sp, #8
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
	BNO055_ConfigureAcc(bno055, config->acc_config.g_range, config->acc_config.bandwidth, config->acc_config.opr_mode);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	7999      	ldrb	r1, [r3, #6]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	79da      	ldrb	r2, [r3, #7]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	7a1b      	ldrb	r3, [r3, #8]
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff ff98 	bl	8001fa8 <BNO055_ConfigureAcc>
	BNO055_ConfigureGyr(bno055, config->gyr_config.range, config->gyr_config.bandwidth, config->gyr_config.opr_mode);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	7a59      	ldrb	r1, [r3, #9]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	7a9a      	ldrb	r2, [r3, #10]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	7adb      	ldrb	r3, [r3, #11]
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ffac 	bl	8001fe2 <BNO055_ConfigureGyr>
	BNO055_ConfigureMag(bno055, config->mag_config.data_rate, config->mag_config.opr_mode, config->mag_config.pwr_mode);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	7b19      	ldrb	r1, [r3, #12]
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	7b5a      	ldrb	r2, [r3, #13]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	7b9b      	ldrb	r3, [r3, #14]
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7ff ffc3 	bl	8002022 <BNO055_ConfigureMag>

	BNO055_SetUnits(bno055, config->units.acc, config->units.gyr, config->units.eul, config->units.temp);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	7899      	ldrb	r1, [r3, #2]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	78da      	ldrb	r2, [r3, #3]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	7918      	ldrb	r0, [r3, #4]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	795b      	ldrb	r3, [r3, #5]
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	4603      	mov	r3, r0
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff59 	bl	8001f68 <BNO055_SetUnits>
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
	...

080020c0 <BNO055_Init>:

HAL_StatusTypeDef BNO055_Init(bno055_handle *bno055, bno055_config* config) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(BNO055_RESET_GPIO_Port, BNO055_RESET_Pin, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	2110      	movs	r1, #16
 80020ce:	4822      	ldr	r0, [pc, #136]	@ (8002158 <BNO055_Init+0x98>)
 80020d0:	f001 fdae 	bl	8003c30 <HAL_GPIO_WritePin>

	HAL_Delay(700);
 80020d4:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80020d8:	f001 f9f0 	bl	80034bc <HAL_Delay>

	uint8_t chip_id = BNO055_ReadChipID(bno055);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff feff 	bl	8001ee0 <BNO055_ReadChipID>
 80020e2:	4603      	mov	r3, r0
 80020e4:	73fb      	strb	r3, [r7, #15]

    if (chip_id != BNO055_CHIP_ID) return HAL_ERROR;
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80020ea:	d001      	beq.n	80020f0 <BNO055_Init+0x30>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e02e      	b.n	800214e <BNO055_Init+0x8e>

    BNO055_SetOprMode(bno055, BNO055_OPR_CONFIG);
 80020f0:	2100      	movs	r1, #0
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ff28 	bl	8001f48 <BNO055_SetOprMode>

    // TODO: select using external oscillator

    HAL_Delay(50);
 80020f8:	2032      	movs	r0, #50	@ 0x32
 80020fa:	f001 f9df 	bl	80034bc <HAL_Delay>

    BNO055_SetPwrMode(bno055, config->pwr_mode);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff0f 	bl	8001f28 <BNO055_SetPwrMode>
    HAL_Delay(50);
 800210a:	2032      	movs	r0, #50	@ 0x32
 800210c:	f001 f9d6 	bl	80034bc <HAL_Delay>

    BNO055_SetPage(bno055, 1);
 8002110:	2101      	movs	r1, #1
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fef8 	bl	8001f08 <BNO055_SetPage>
    HAL_Delay(50);
 8002118:	2032      	movs	r0, #50	@ 0x32
 800211a:	f001 f9cf 	bl	80034bc <HAL_Delay>

    BNO055_Configure(bno055, config);
 800211e:	6839      	ldr	r1, [r7, #0]
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff ff9b 	bl	800205c <BNO055_Configure>
    HAL_Delay(50);
 8002126:	2032      	movs	r0, #50	@ 0x32
 8002128:	f001 f9c8 	bl	80034bc <HAL_Delay>

	BNO055_SetPage(bno055, 0);
 800212c:	2100      	movs	r1, #0
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff feea 	bl	8001f08 <BNO055_SetPage>
	HAL_Delay(50);
 8002134:	2032      	movs	r0, #50	@ 0x32
 8002136:	f001 f9c1 	bl	80034bc <HAL_Delay>

    BNO055_SetOprMode(bno055, config->opr_mode);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	785b      	ldrb	r3, [r3, #1]
 800213e:	4619      	mov	r1, r3
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f7ff ff01 	bl	8001f48 <BNO055_SetOprMode>
    HAL_Delay(50);
 8002146:	2032      	movs	r0, #50	@ 0x32
 8002148:	f001 f9b8 	bl	80034bc <HAL_Delay>

    return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40020400 	.word	0x40020400

0800215c <BNO055_ReadAcc>:

void BNO055_ReadAcc(bno055_handle *bno055) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_ACC_DATA_ADDR, buffer, 6);
 8002164:	f107 020c 	add.w	r2, r7, #12
 8002168:	2306      	movs	r3, #6
 800216a:	2108      	movs	r1, #8
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff fe72 	bl	8001e56 <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 8002172:	7b7b      	ldrb	r3, [r7, #13]
 8002174:	b21b      	sxth	r3, r3
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	b21a      	sxth	r2, r3
 800217a:	7b3b      	ldrb	r3, [r7, #12]
 800217c:	b21b      	sxth	r3, r3
 800217e:	4313      	orrs	r3, r2
 8002180:	b21b      	sxth	r3, r3
 8002182:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	b21b      	sxth	r3, r3
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	b21a      	sxth	r2, r3
 800218c:	7bbb      	ldrb	r3, [r7, #14]
 800218e:	b21b      	sxth	r3, r3
 8002190:	4313      	orrs	r3, r2
 8002192:	b21b      	sxth	r3, r3
 8002194:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 8002196:	7c7b      	ldrb	r3, [r7, #17]
 8002198:	b21b      	sxth	r3, r3
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	7c3b      	ldrb	r3, [r7, #16]
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	827b      	strh	r3, [r7, #18]

    bno055->data->ax = x;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	8afa      	ldrh	r2, [r7, #22]
 80021ae:	801a      	strh	r2, [r3, #0]
    bno055->data->ay = y;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	8aba      	ldrh	r2, [r7, #20]
 80021b6:	805a      	strh	r2, [r3, #2]
    bno055->data->az = z;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	8a7a      	ldrh	r2, [r7, #18]
 80021be:	809a      	strh	r2, [r3, #4]
}
 80021c0:	bf00      	nop
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <BNO055_ReadGyr>:

void BNO055_ReadGyr(bno055_handle *bno055) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_GYR_DATA_ADDR, buffer, 6);
 80021d0:	f107 020c 	add.w	r2, r7, #12
 80021d4:	2306      	movs	r3, #6
 80021d6:	2114      	movs	r1, #20
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff fe3c 	bl	8001e56 <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 80021de:	7b7b      	ldrb	r3, [r7, #13]
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	b21a      	sxth	r2, r3
 80021e6:	7b3b      	ldrb	r3, [r7, #12]
 80021e8:	b21b      	sxth	r3, r3
 80021ea:	4313      	orrs	r3, r2
 80021ec:	b21b      	sxth	r3, r3
 80021ee:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	7bbb      	ldrb	r3, [r7, #14]
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	4313      	orrs	r3, r2
 80021fe:	b21b      	sxth	r3, r3
 8002200:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 8002202:	7c7b      	ldrb	r3, [r7, #17]
 8002204:	b21b      	sxth	r3, r3
 8002206:	021b      	lsls	r3, r3, #8
 8002208:	b21a      	sxth	r2, r3
 800220a:	7c3b      	ldrb	r3, [r7, #16]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21b      	sxth	r3, r3
 8002212:	827b      	strh	r3, [r7, #18]

    bno055->data->gx = x;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	8afa      	ldrh	r2, [r7, #22]
 800221a:	80da      	strh	r2, [r3, #6]
    bno055->data->gy = y;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	8aba      	ldrh	r2, [r7, #20]
 8002222:	811a      	strh	r2, [r3, #8]
    bno055->data->gz = z;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	8a7a      	ldrh	r2, [r7, #18]
 800222a:	815a      	strh	r2, [r3, #10]
}
 800222c:	bf00      	nop
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <BNO055_ReadMag>:

void BNO055_ReadMag(bno055_handle *bno055) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_MAG_DATA_ADDR, buffer, 6);
 800223c:	f107 020c 	add.w	r2, r7, #12
 8002240:	2306      	movs	r3, #6
 8002242:	210e      	movs	r1, #14
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff fe06 	bl	8001e56 <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 800224a:	7b7b      	ldrb	r3, [r7, #13]
 800224c:	b21b      	sxth	r3, r3
 800224e:	021b      	lsls	r3, r3, #8
 8002250:	b21a      	sxth	r2, r3
 8002252:	7b3b      	ldrb	r3, [r7, #12]
 8002254:	b21b      	sxth	r3, r3
 8002256:	4313      	orrs	r3, r2
 8002258:	b21b      	sxth	r3, r3
 800225a:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 800225c:	7bfb      	ldrb	r3, [r7, #15]
 800225e:	b21b      	sxth	r3, r3
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	b21a      	sxth	r2, r3
 8002264:	7bbb      	ldrb	r3, [r7, #14]
 8002266:	b21b      	sxth	r3, r3
 8002268:	4313      	orrs	r3, r2
 800226a:	b21b      	sxth	r3, r3
 800226c:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 800226e:	7c7b      	ldrb	r3, [r7, #17]
 8002270:	b21b      	sxth	r3, r3
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	b21a      	sxth	r2, r3
 8002276:	7c3b      	ldrb	r3, [r7, #16]
 8002278:	b21b      	sxth	r3, r3
 800227a:	4313      	orrs	r3, r2
 800227c:	b21b      	sxth	r3, r3
 800227e:	827b      	strh	r3, [r7, #18]

    bno055->data->mx = x;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	8afa      	ldrh	r2, [r7, #22]
 8002286:	819a      	strh	r2, [r3, #12]
    bno055->data->my = y;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	8aba      	ldrh	r2, [r7, #20]
 800228e:	81da      	strh	r2, [r3, #14]
    bno055->data->mz = z;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	8a7a      	ldrh	r2, [r7, #18]
 8002296:	821a      	strh	r2, [r3, #16]
}
 8002298:	bf00      	nop
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f852 	bl	8002354 <pwm_start>
    pwm_start(&led->g_pwm);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	330c      	adds	r3, #12
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 f84d 	bl	8002354 <pwm_start>
    pwm_start(&led->b_pwm);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3318      	adds	r3, #24
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 f848 	bl	8002354 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 80022c4:	2300      	movs	r3, #0
 80022c6:	4619      	mov	r1, r3
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 f805 	bl	80022d8 <rgb_led_set_color>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 80022e2:	78bb      	ldrb	r3, [r7, #2]
 80022e4:	461a      	mov	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	fb02 f303 	mul.w	r3, r2, r3
 80022ee:	4a18      	ldr	r2, [pc, #96]	@ (8002350 <rgb_led_set_color+0x78>)
 80022f0:	fba2 2303 	umull	r2, r3, r2, r3
 80022f4:	09db      	lsrs	r3, r3, #7
 80022f6:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 80022f8:	787b      	ldrb	r3, [r7, #1]
 80022fa:	461a      	mov	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	fb02 f303 	mul.w	r3, r2, r3
 8002304:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <rgb_led_set_color+0x78>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	09db      	lsrs	r3, r3, #7
 800230c:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 800230e:	783b      	ldrb	r3, [r7, #0]
 8002310:	461a      	mov	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	fb02 f303 	mul.w	r3, r2, r3
 800231a:	4a0d      	ldr	r2, [pc, #52]	@ (8002350 <rgb_led_set_color+0x78>)
 800231c:	fba2 2303 	umull	r2, r3, r2, r3
 8002320:	09db      	lsrs	r3, r3, #7
 8002322:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6979      	ldr	r1, [r7, #20]
 8002328:	4618      	mov	r0, r3
 800232a:	f000 f823 	bl	8002374 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	330c      	adds	r3, #12
 8002332:	6939      	ldr	r1, [r7, #16]
 8002334:	4618      	mov	r0, r3
 8002336:	f000 f81d 	bl	8002374 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	3318      	adds	r3, #24
 800233e:	68f9      	ldr	r1, [r7, #12]
 8002340:	4618      	mov	r0, r3
 8002342:	f000 f817 	bl	8002374 <pwm_set_duty>
}
 8002346:	bf00      	nop
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	80808081 	.word	0x80808081

08002354 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	4619      	mov	r1, r3
 8002366:	4610      	mov	r0, r2
 8002368:	f004 f83a 	bl	80063e0 <HAL_TIM_PWM_Start>
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d902      	bls.n	800238e <pwm_set_duty+0x1a>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d105      	bne.n	80023a2 <pwm_set_duty+0x2e>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80023a0:	e018      	b.n	80023d4 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d105      	bne.n	80023b6 <pwm_set_duty+0x42>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80023b4:	e00e      	b.n	80023d4 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d105      	bne.n	80023ca <pwm_set_duty+0x56>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80023c8:	e004      	b.n	80023d4 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr
	...

080023e0 <HAL_UART_TxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a14      	ldr	r2, [pc, #80]	@ (8002440 <HAL_UART_TxCpltCallback+0x60>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d121      	bne.n	8002436 <HAL_UART_TxCpltCallback+0x56>
    	packets_cplt_send++;
 80023f2:	4b14      	ldr	r3, [pc, #80]	@ (8002444 <HAL_UART_TxCpltCallback+0x64>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	3301      	adds	r3, #1
 80023f8:	4a12      	ldr	r2, [pc, #72]	@ (8002444 <HAL_UART_TxCpltCallback+0x64>)
 80023fa:	6013      	str	r3, [r2, #0]

    	if ((packets_cplt_send - packets_diff) != packets_attempted) {
 80023fc:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <HAL_UART_TxCpltCallback+0x64>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_UART_TxCpltCallback+0x68>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	1ad2      	subs	r2, r2, r3
 8002406:	4b11      	ldr	r3, [pc, #68]	@ (800244c <HAL_UART_TxCpltCallback+0x6c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d00d      	beq.n	800242a <HAL_UART_TxCpltCallback+0x4a>
    		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800240e:	2201      	movs	r2, #1
 8002410:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002414:	480e      	ldr	r0, [pc, #56]	@ (8002450 <HAL_UART_TxCpltCallback+0x70>)
 8002416:	f001 fc0b 	bl	8003c30 <HAL_GPIO_WritePin>
    		packets_diff = packets_cplt_send - packets_attempted;
 800241a:	4b0a      	ldr	r3, [pc, #40]	@ (8002444 <HAL_UART_TxCpltCallback+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_UART_TxCpltCallback+0x6c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	4a08      	ldr	r2, [pc, #32]	@ (8002448 <HAL_UART_TxCpltCallback+0x68>)
 8002426:	6013      	str	r3, [r2, #0]
    	} else {
    		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
    	}
    }
}
 8002428:	e005      	b.n	8002436 <HAL_UART_TxCpltCallback+0x56>
    		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 800242a:	2200      	movs	r2, #0
 800242c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002430:	4807      	ldr	r0, [pc, #28]	@ (8002450 <HAL_UART_TxCpltCallback+0x70>)
 8002432:	f001 fbfd 	bl	8003c30 <HAL_GPIO_WritePin>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40004400 	.word	0x40004400
 8002444:	20000e0c 	.word	0x20000e0c
 8002448:	20000e10 	.word	0x20000e10
 800244c:	20000e08 	.word	0x20000e08
 8002450:	40020400 	.word	0x40020400

08002454 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a04      	ldr	r2, [pc, #16]	@ (8002474 <HAL_UART_ErrorCallback+0x20>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d102      	bne.n	800246c <HAL_UART_ErrorCallback+0x18>
		HAL_UART_Abort(&huart2);
 8002466:	4804      	ldr	r0, [pc, #16]	@ (8002478 <HAL_UART_ErrorCallback+0x24>)
 8002468:	f004 fe1b 	bl	80070a2 <HAL_UART_Abort>
	}
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40004400 	.word	0x40004400
 8002478:	200007c8 	.word	0x200007c8

0800247c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800247c:	b5b0      	push	{r4, r5, r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002480:	f000 ffae 	bl	80033e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002484:	f000 f8ce 	bl	8002624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002488:	f000 fac8 	bl	8002a1c <MX_GPIO_Init>
  MX_I2C1_Init();
 800248c:	f000 f926 	bl	80026dc <MX_I2C1_Init>
  MX_SPI1_Init();
 8002490:	f000 f9ae 	bl	80027f0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002494:	f000 fa6e 	bl	8002974 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002498:	f000 fa96 	bl	80029c8 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 800249c:	f000 f94c 	bl	8002738 <MX_I2C2_Init>
  MX_I2C3_Init();
 80024a0:	f000 f978 	bl	8002794 <MX_I2C3_Init>
  MX_TIM3_Init();
 80024a4:	f000 f9da 	bl	800285c <MX_TIM3_Init>
  MX_CRC_Init();
 80024a8:	f000 f904 	bl	80026b4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  bmp390.spi_handle = &hspi1;
 80024ac:	4b4c      	ldr	r3, [pc, #304]	@ (80025e0 <main+0x164>)
 80024ae:	4a4d      	ldr	r2, [pc, #308]	@ (80025e4 <main+0x168>)
 80024b0:	601a      	str	r2, [r3, #0]
  bmp390.data = &bmp390_sensor_data;
 80024b2:	4b4b      	ldr	r3, [pc, #300]	@ (80025e0 <main+0x164>)
 80024b4:	4a4c      	ldr	r2, [pc, #304]	@ (80025e8 <main+0x16c>)
 80024b6:	605a      	str	r2, [r3, #4]
  bmp390.uncomp_data = &bmp390_sensor_uncomp_data;
 80024b8:	4b49      	ldr	r3, [pc, #292]	@ (80025e0 <main+0x164>)
 80024ba:	4a4c      	ldr	r2, [pc, #304]	@ (80025ec <main+0x170>)
 80024bc:	609a      	str	r2, [r3, #8]
  bmp390.calib = &bmp390_sensor_calib;
 80024be:	4b48      	ldr	r3, [pc, #288]	@ (80025e0 <main+0x164>)
 80024c0:	4a4b      	ldr	r2, [pc, #300]	@ (80025f0 <main+0x174>)
 80024c2:	60da      	str	r2, [r3, #12]
  bmp390.error = &bmp390_sensor_error;
 80024c4:	4b46      	ldr	r3, [pc, #280]	@ (80025e0 <main+0x164>)
 80024c6:	4a4b      	ldr	r2, [pc, #300]	@ (80025f4 <main+0x178>)
 80024c8:	611a      	str	r2, [r3, #16]
  bmp390.status = &bmp390_sensor_status;
 80024ca:	4b45      	ldr	r3, [pc, #276]	@ (80025e0 <main+0x164>)
 80024cc:	4a4a      	ldr	r2, [pc, #296]	@ (80025f8 <main+0x17c>)
 80024ce:	615a      	str	r2, [r3, #20]
  BMP390_Init(&bmp390);
 80024d0:	4843      	ldr	r0, [pc, #268]	@ (80025e0 <main+0x164>)
 80024d2:	f7ff fc4a 	bl	8001d6a <BMP390_Init>

  bno055.i2c_handle = &hi2c1;
 80024d6:	4b49      	ldr	r3, [pc, #292]	@ (80025fc <main+0x180>)
 80024d8:	4a49      	ldr	r2, [pc, #292]	@ (8002600 <main+0x184>)
 80024da:	601a      	str	r2, [r3, #0]
  bno055.address = 0x29;
 80024dc:	4b47      	ldr	r3, [pc, #284]	@ (80025fc <main+0x180>)
 80024de:	2229      	movs	r2, #41	@ 0x29
 80024e0:	711a      	strb	r2, [r3, #4]
  bno055.data = &bno055_sensor_data;
 80024e2:	4b46      	ldr	r3, [pc, #280]	@ (80025fc <main+0x180>)
 80024e4:	4a47      	ldr	r2, [pc, #284]	@ (8002604 <main+0x188>)
 80024e6:	609a      	str	r2, [r3, #8]
  BNO055_Init(&bno055, &bno055_sensor_config);
 80024e8:	4947      	ldr	r1, [pc, #284]	@ (8002608 <main+0x18c>)
 80024ea:	4844      	ldr	r0, [pc, #272]	@ (80025fc <main+0x180>)
 80024ec:	f7ff fde8 	bl	80020c0 <BNO055_Init>

//  neom9n.i2c_handle = &hi2c2;
//  neom9n.address = 0x42;
//  neom9n.data = &neom9n_sensor_data;

  rgb_led_start(&status_led);
 80024f0:	4846      	ldr	r0, [pc, #280]	@ (800260c <main+0x190>)
 80024f2:	f7ff fed5 	bl	80022a0 <rgb_led_start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  data.time = HAL_GetTick();
 80024f6:	f000 ffd7 	bl	80034a8 <HAL_GetTick>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2200      	movs	r2, #0
 80024fe:	461c      	mov	r4, r3
 8002500:	4615      	mov	r5, r2
 8002502:	4b43      	ldr	r3, [pc, #268]	@ (8002610 <main+0x194>)
 8002504:	4622      	mov	r2, r4
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	462a      	mov	r2, r5
 800250a:	605a      	str	r2, [r3, #4]

	  data.bmp390.pressure = bmp390.data->pressure;
 800250c:	4b34      	ldr	r3, [pc, #208]	@ (80025e0 <main+0x164>)
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	680a      	ldr	r2, [r1, #0]
 8002512:	684b      	ldr	r3, [r1, #4]
 8002514:	493e      	ldr	r1, [pc, #248]	@ (8002610 <main+0x194>)
 8002516:	3120      	adds	r1, #32
 8002518:	3906      	subs	r1, #6
 800251a:	600a      	str	r2, [r1, #0]
 800251c:	604b      	str	r3, [r1, #4]
	  data.bmp390.temperature = bmp390.data->temperature;
 800251e:	4b30      	ldr	r3, [pc, #192]	@ (80025e0 <main+0x164>)
 8002520:	6859      	ldr	r1, [r3, #4]
 8002522:	688a      	ldr	r2, [r1, #8]
 8002524:	68cb      	ldr	r3, [r1, #12]
 8002526:	493a      	ldr	r1, [pc, #232]	@ (8002610 <main+0x194>)
 8002528:	3120      	adds	r1, #32
 800252a:	3102      	adds	r1, #2
 800252c:	600a      	str	r2, [r1, #0]
 800252e:	604b      	str	r3, [r1, #4]

	  BNO055_ReadAcc(&bno055);
 8002530:	4832      	ldr	r0, [pc, #200]	@ (80025fc <main+0x180>)
 8002532:	f7ff fe13 	bl	800215c <BNO055_ReadAcc>
	  BNO055_ReadMag(&bno055);
 8002536:	4831      	ldr	r0, [pc, #196]	@ (80025fc <main+0x180>)
 8002538:	f7ff fe7c 	bl	8002234 <BNO055_ReadMag>
	  BNO055_ReadGyr(&bno055);
 800253c:	482f      	ldr	r0, [pc, #188]	@ (80025fc <main+0x180>)
 800253e:	f7ff fe43 	bl	80021c8 <BNO055_ReadGyr>

	  data.bno055.ax = bno055.data->ax;
 8002542:	4b2e      	ldr	r3, [pc, #184]	@ (80025fc <main+0x180>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	b29a      	uxth	r2, r3
 800254a:	4b31      	ldr	r3, [pc, #196]	@ (8002610 <main+0x194>)
 800254c:	811a      	strh	r2, [r3, #8]
	  data.bno055.ay = bno055.data->ay;
 800254e:	4b2b      	ldr	r3, [pc, #172]	@ (80025fc <main+0x180>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	885b      	ldrh	r3, [r3, #2]
 8002554:	b29a      	uxth	r2, r3
 8002556:	4b2e      	ldr	r3, [pc, #184]	@ (8002610 <main+0x194>)
 8002558:	815a      	strh	r2, [r3, #10]
	  data.bno055.az = bno055.data->az;
 800255a:	4b28      	ldr	r3, [pc, #160]	@ (80025fc <main+0x180>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	889b      	ldrh	r3, [r3, #4]
 8002560:	b29a      	uxth	r2, r3
 8002562:	4b2b      	ldr	r3, [pc, #172]	@ (8002610 <main+0x194>)
 8002564:	819a      	strh	r2, [r3, #12]

	  data.bno055.gx = bno055.data->gx;
 8002566:	4b25      	ldr	r3, [pc, #148]	@ (80025fc <main+0x180>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	88db      	ldrh	r3, [r3, #6]
 800256c:	b29a      	uxth	r2, r3
 800256e:	4b28      	ldr	r3, [pc, #160]	@ (8002610 <main+0x194>)
 8002570:	81da      	strh	r2, [r3, #14]
	  data.bno055.gy = bno055.data->gy;
 8002572:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <main+0x180>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	891b      	ldrh	r3, [r3, #8]
 8002578:	b29a      	uxth	r2, r3
 800257a:	4b25      	ldr	r3, [pc, #148]	@ (8002610 <main+0x194>)
 800257c:	821a      	strh	r2, [r3, #16]
	  data.bno055.gz = bno055.data->gz;
 800257e:	4b1f      	ldr	r3, [pc, #124]	@ (80025fc <main+0x180>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	895b      	ldrh	r3, [r3, #10]
 8002584:	b29a      	uxth	r2, r3
 8002586:	4b22      	ldr	r3, [pc, #136]	@ (8002610 <main+0x194>)
 8002588:	825a      	strh	r2, [r3, #18]

	  data.bno055.mx = bno055.data->mx;
 800258a:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <main+0x180>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	899b      	ldrh	r3, [r3, #12]
 8002590:	b29a      	uxth	r2, r3
 8002592:	4b1f      	ldr	r3, [pc, #124]	@ (8002610 <main+0x194>)
 8002594:	829a      	strh	r2, [r3, #20]
	  data.bno055.my = bno055.data->my;
 8002596:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <main+0x180>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	89db      	ldrh	r3, [r3, #14]
 800259c:	b29a      	uxth	r2, r3
 800259e:	4b1c      	ldr	r3, [pc, #112]	@ (8002610 <main+0x194>)
 80025a0:	82da      	strh	r2, [r3, #22]
	  data.bno055.mz = bno055.data->mz;
 80025a2:	4b16      	ldr	r3, [pc, #88]	@ (80025fc <main+0x180>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	8a1b      	ldrh	r3, [r3, #16]
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b19      	ldr	r3, [pc, #100]	@ (8002610 <main+0x194>)
 80025ac:	831a      	strh	r2, [r3, #24]

	  build_packet(&packet, &data);
 80025ae:	4918      	ldr	r1, [pc, #96]	@ (8002610 <main+0x194>)
 80025b0:	4818      	ldr	r0, [pc, #96]	@ (8002614 <main+0x198>)
 80025b2:	f000 fea7 	bl	8003304 <build_packet>
	  packet_to_bytes(&packet, tx_data);
 80025b6:	4918      	ldr	r1, [pc, #96]	@ (8002618 <main+0x19c>)
 80025b8:	4816      	ldr	r0, [pc, #88]	@ (8002614 <main+0x198>)
 80025ba:	f000 fed4 	bl	8003366 <packet_to_bytes>

	  // TODO: try to save the packets that end up in busy UART ???

	  // handle sending packet
	  if (HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY) {
 80025be:	4817      	ldr	r0, [pc, #92]	@ (800261c <main+0x1a0>)
 80025c0:	f005 f900 	bl	80077c4 <HAL_UART_GetState>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d195      	bne.n	80024f6 <main+0x7a>
	      HAL_UART_Transmit_IT(&huart2, tx_data, PACKET_SIZE);
 80025ca:	2236      	movs	r2, #54	@ 0x36
 80025cc:	4912      	ldr	r1, [pc, #72]	@ (8002618 <main+0x19c>)
 80025ce:	4813      	ldr	r0, [pc, #76]	@ (800261c <main+0x1a0>)
 80025d0:	f004 fd32 	bl	8007038 <HAL_UART_Transmit_IT>
	      packets_attempted++;
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <main+0x1a4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	3301      	adds	r3, #1
 80025da:	4a11      	ldr	r2, [pc, #68]	@ (8002620 <main+0x1a4>)
 80025dc:	6013      	str	r3, [r2, #0]
	  data.time = HAL_GetTick();
 80025de:	e78a      	b.n	80024f6 <main+0x7a>
 80025e0:	20000d30 	.word	0x20000d30
 80025e4:	20000728 	.word	0x20000728
 80025e8:	20000cec 	.word	0x20000cec
 80025ec:	20000cfc 	.word	0x20000cfc
 80025f0:	20000d08 	.word	0x20000d08
 80025f4:	20000d28 	.word	0x20000d28
 80025f8:	20000d2c 	.word	0x20000d2c
 80025fc:	20000d5c 	.word	0x20000d5c
 8002600:	2000062c 	.word	0x2000062c
 8002604:	20000d48 	.word	0x20000d48
 8002608:	20000024 	.word	0x20000024
 800260c:	20000000 	.word	0x20000000
 8002610:	20000d68 	.word	0x20000d68
 8002614:	20000d98 	.word	0x20000d98
 8002618:	20000dd0 	.word	0x20000dd0
 800261c:	200007c8 	.word	0x200007c8
 8002620:	20000e08 	.word	0x20000e08

08002624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b092      	sub	sp, #72	@ 0x48
 8002628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800262a:	f107 0318 	add.w	r3, r7, #24
 800262e:	2230      	movs	r2, #48	@ 0x30
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f006 fde1 	bl	80091fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002638:	1d3b      	adds	r3, r7, #4
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	609a      	str	r2, [r3, #8]
 8002642:	60da      	str	r2, [r3, #12]
 8002644:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002646:	2301      	movs	r3, #1
 8002648:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800264a:	2301      	movs	r3, #1
 800264c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800264e:	2302      	movs	r3, #2
 8002650:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002652:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002656:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002658:	2306      	movs	r3, #6
 800265a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 800265c:	23c0      	movs	r3, #192	@ 0xc0
 800265e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002660:	2304      	movs	r3, #4
 8002662:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002664:	2308      	movs	r3, #8
 8002666:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002668:	f107 0318 	add.w	r3, r7, #24
 800266c:	4618      	mov	r0, r3
 800266e:	f002 fc17 	bl	8004ea0 <HAL_RCC_OscConfig>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002678:	f000 faa8 	bl	8002bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800267c:	230f      	movs	r3, #15
 800267e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002680:	2302      	movs	r3, #2
 8002682:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002688:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800268c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800268e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002692:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002694:	1d3b      	adds	r3, r7, #4
 8002696:	2103      	movs	r1, #3
 8002698:	4618      	mov	r0, r3
 800269a:	f002 fe55 	bl	8005348 <HAL_RCC_ClockConfig>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80026a4:	f000 fa92 	bl	8002bcc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80026a8:	f002 ff3a 	bl	8005520 <HAL_RCC_EnableCSS>
}
 80026ac:	bf00      	nop
 80026ae:	3748      	adds	r7, #72	@ 0x48
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80026b8:	4b06      	ldr	r3, [pc, #24]	@ (80026d4 <MX_CRC_Init+0x20>)
 80026ba:	4a07      	ldr	r2, [pc, #28]	@ (80026d8 <MX_CRC_Init+0x24>)
 80026bc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80026be:	4805      	ldr	r0, [pc, #20]	@ (80026d4 <MX_CRC_Init+0x20>)
 80026c0:	f001 f82d 	bl	800371e <HAL_CRC_Init>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80026ca:	f000 fa7f 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20000624 	.word	0x20000624
 80026d8:	40023000 	.word	0x40023000

080026dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026e0:	4b12      	ldr	r3, [pc, #72]	@ (800272c <MX_I2C1_Init+0x50>)
 80026e2:	4a13      	ldr	r2, [pc, #76]	@ (8002730 <MX_I2C1_Init+0x54>)
 80026e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <MX_I2C1_Init+0x50>)
 80026e8:	4a12      	ldr	r2, [pc, #72]	@ (8002734 <MX_I2C1_Init+0x58>)
 80026ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026ec:	4b0f      	ldr	r3, [pc, #60]	@ (800272c <MX_I2C1_Init+0x50>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80026f2:	4b0e      	ldr	r3, [pc, #56]	@ (800272c <MX_I2C1_Init+0x50>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026f8:	4b0c      	ldr	r3, [pc, #48]	@ (800272c <MX_I2C1_Init+0x50>)
 80026fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <MX_I2C1_Init+0x50>)
 8002702:	2200      	movs	r2, #0
 8002704:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002706:	4b09      	ldr	r3, [pc, #36]	@ (800272c <MX_I2C1_Init+0x50>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800270c:	4b07      	ldr	r3, [pc, #28]	@ (800272c <MX_I2C1_Init+0x50>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <MX_I2C1_Init+0x50>)
 8002714:	2200      	movs	r2, #0
 8002716:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002718:	4804      	ldr	r0, [pc, #16]	@ (800272c <MX_I2C1_Init+0x50>)
 800271a:	f001 fab9 	bl	8003c90 <HAL_I2C_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002724:	f000 fa52 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000062c 	.word	0x2000062c
 8002730:	40005400 	.word	0x40005400
 8002734:	000186a0 	.word	0x000186a0

08002738 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800273c:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <MX_I2C2_Init+0x50>)
 800273e:	4a13      	ldr	r2, [pc, #76]	@ (800278c <MX_I2C2_Init+0x54>)
 8002740:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002742:	4b11      	ldr	r3, [pc, #68]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002744:	4a12      	ldr	r2, [pc, #72]	@ (8002790 <MX_I2C2_Init+0x58>)
 8002746:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002748:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <MX_I2C2_Init+0x50>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800274e:	4b0e      	ldr	r3, [pc, #56]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002750:	2200      	movs	r2, #0
 8002752:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002754:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002756:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800275a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800275c:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <MX_I2C2_Init+0x50>)
 800275e:	2200      	movs	r2, #0
 8002760:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002764:	2200      	movs	r2, #0
 8002766:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002768:	4b07      	ldr	r3, [pc, #28]	@ (8002788 <MX_I2C2_Init+0x50>)
 800276a:	2200      	movs	r2, #0
 800276c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002770:	2200      	movs	r2, #0
 8002772:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002774:	4804      	ldr	r0, [pc, #16]	@ (8002788 <MX_I2C2_Init+0x50>)
 8002776:	f001 fa8b 	bl	8003c90 <HAL_I2C_Init>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002780:	f000 fa24 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20000680 	.word	0x20000680
 800278c:	40005800 	.word	0x40005800
 8002790:	000186a0 	.word	0x000186a0

08002794 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002798:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <MX_I2C3_Init+0x50>)
 800279a:	4a13      	ldr	r2, [pc, #76]	@ (80027e8 <MX_I2C3_Init+0x54>)
 800279c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800279e:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027a0:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <MX_I2C3_Init+0x58>)
 80027a2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027a4:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80027aa:	4b0e      	ldr	r3, [pc, #56]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027b0:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027b6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80027be:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027c4:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80027d0:	4804      	ldr	r0, [pc, #16]	@ (80027e4 <MX_I2C3_Init+0x50>)
 80027d2:	f001 fa5d 	bl	8003c90 <HAL_I2C_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80027dc:	f000 f9f6 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	200006d4 	.word	0x200006d4
 80027e8:	40005c00 	.word	0x40005c00
 80027ec:	000186a0 	.word	0x000186a0

080027f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027f4:	4b17      	ldr	r3, [pc, #92]	@ (8002854 <MX_SPI1_Init+0x64>)
 80027f6:	4a18      	ldr	r2, [pc, #96]	@ (8002858 <MX_SPI1_Init+0x68>)
 80027f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027fa:	4b16      	ldr	r3, [pc, #88]	@ (8002854 <MX_SPI1_Init+0x64>)
 80027fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002800:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002802:	4b14      	ldr	r3, [pc, #80]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002804:	2200      	movs	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002808:	4b12      	ldr	r3, [pc, #72]	@ (8002854 <MX_SPI1_Init+0x64>)
 800280a:	2200      	movs	r2, #0
 800280c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800280e:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002810:	2200      	movs	r2, #0
 8002812:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002814:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002816:	2200      	movs	r2, #0
 8002818:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <MX_SPI1_Init+0x64>)
 800281c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002820:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002822:	4b0c      	ldr	r3, [pc, #48]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002824:	2218      	movs	r2, #24
 8002826:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002828:	4b0a      	ldr	r3, [pc, #40]	@ (8002854 <MX_SPI1_Init+0x64>)
 800282a:	2200      	movs	r2, #0
 800282c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800282e:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002830:	2200      	movs	r2, #0
 8002832:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002834:	4b07      	ldr	r3, [pc, #28]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002836:	2200      	movs	r2, #0
 8002838:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800283a:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <MX_SPI1_Init+0x64>)
 800283c:	220a      	movs	r2, #10
 800283e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002840:	4804      	ldr	r0, [pc, #16]	@ (8002854 <MX_SPI1_Init+0x64>)
 8002842:	f002 ffa7 	bl	8005794 <HAL_SPI_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800284c:	f000 f9be 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000728 	.word	0x20000728
 8002858:	40013000 	.word	0x40013000

0800285c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08e      	sub	sp, #56	@ 0x38
 8002860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002862:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002870:	f107 0320 	add.w	r3, r7, #32
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
 8002888:	615a      	str	r2, [r3, #20]
 800288a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800288c:	4b37      	ldr	r3, [pc, #220]	@ (800296c <MX_TIM3_Init+0x110>)
 800288e:	4a38      	ldr	r2, [pc, #224]	@ (8002970 <MX_TIM3_Init+0x114>)
 8002890:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002892:	4b36      	ldr	r3, [pc, #216]	@ (800296c <MX_TIM3_Init+0x110>)
 8002894:	2200      	movs	r2, #0
 8002896:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002898:	4b34      	ldr	r3, [pc, #208]	@ (800296c <MX_TIM3_Init+0x110>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800289e:	4b33      	ldr	r3, [pc, #204]	@ (800296c <MX_TIM3_Init+0x110>)
 80028a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a6:	4b31      	ldr	r3, [pc, #196]	@ (800296c <MX_TIM3_Init+0x110>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ac:	4b2f      	ldr	r3, [pc, #188]	@ (800296c <MX_TIM3_Init+0x110>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028b2:	482e      	ldr	r0, [pc, #184]	@ (800296c <MX_TIM3_Init+0x110>)
 80028b4:	f003 fcec 	bl	8006290 <HAL_TIM_Base_Init>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80028be:	f000 f985 	bl	8002bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028cc:	4619      	mov	r1, r3
 80028ce:	4827      	ldr	r0, [pc, #156]	@ (800296c <MX_TIM3_Init+0x110>)
 80028d0:	f003 ff10 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80028da:	f000 f977 	bl	8002bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028de:	4823      	ldr	r0, [pc, #140]	@ (800296c <MX_TIM3_Init+0x110>)
 80028e0:	f003 fd25 	bl	800632e <HAL_TIM_PWM_Init>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80028ea:	f000 f96f 	bl	8002bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028f6:	f107 0320 	add.w	r3, r7, #32
 80028fa:	4619      	mov	r1, r3
 80028fc:	481b      	ldr	r0, [pc, #108]	@ (800296c <MX_TIM3_Init+0x110>)
 80028fe:	f004 fad1 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002908:	f000 f960 	bl	8002bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800290c:	2360      	movs	r3, #96	@ 0x60
 800290e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002914:	2300      	movs	r3, #0
 8002916:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800291c:	1d3b      	adds	r3, r7, #4
 800291e:	2200      	movs	r2, #0
 8002920:	4619      	mov	r1, r3
 8002922:	4812      	ldr	r0, [pc, #72]	@ (800296c <MX_TIM3_Init+0x110>)
 8002924:	f003 fe24 	bl	8006570 <HAL_TIM_PWM_ConfigChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800292e:	f000 f94d 	bl	8002bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	2204      	movs	r2, #4
 8002936:	4619      	mov	r1, r3
 8002938:	480c      	ldr	r0, [pc, #48]	@ (800296c <MX_TIM3_Init+0x110>)
 800293a:	f003 fe19 	bl	8006570 <HAL_TIM_PWM_ConfigChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002944:	f000 f942 	bl	8002bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002948:	1d3b      	adds	r3, r7, #4
 800294a:	2208      	movs	r2, #8
 800294c:	4619      	mov	r1, r3
 800294e:	4807      	ldr	r0, [pc, #28]	@ (800296c <MX_TIM3_Init+0x110>)
 8002950:	f003 fe0e 	bl	8006570 <HAL_TIM_PWM_ConfigChannel>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800295a:	f000 f937 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800295e:	4803      	ldr	r0, [pc, #12]	@ (800296c <MX_TIM3_Init+0x110>)
 8002960:	f000 fabc 	bl	8002edc <HAL_TIM_MspPostInit>

}
 8002964:	bf00      	nop
 8002966:	3738      	adds	r7, #56	@ 0x38
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000780 	.word	0x20000780
 8002970:	40000400 	.word	0x40000400

08002974 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <MX_USART2_UART_Init+0x50>)
 800297c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002984:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800298e:	2200      	movs	r2, #0
 8002990:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002994:	2200      	movs	r2, #0
 8002996:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800299a:	220c      	movs	r2, #12
 800299c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029aa:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029ac:	f004 faf4 	bl	8006f98 <HAL_UART_Init>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029b6:	f000 f909 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	200007c8 	.word	0x200007c8
 80029c4:	40004400 	.word	0x40004400

080029c8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80029cc:	4b12      	ldr	r3, [pc, #72]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029ce:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80029d2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80029d4:	4b10      	ldr	r3, [pc, #64]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029d6:	2204      	movs	r2, #4
 80029d8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80029da:	4b0f      	ldr	r3, [pc, #60]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029dc:	2202      	movs	r2, #2
 80029de:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80029e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80029e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029e8:	2202      	movs	r2, #2
 80029ea:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80029ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80029f2:	4b09      	ldr	r3, [pc, #36]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80029f8:	4b07      	ldr	r3, [pc, #28]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80029fe:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002a04:	4804      	ldr	r0, [pc, #16]	@ (8002a18 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002a06:	f002 f93c 	bl	8004c82 <HAL_PCD_Init>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8002a10:	f000 f8dc 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20000810 	.word	0x20000810

08002a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	60da      	str	r2, [r3, #12]
 8002a30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	4b52      	ldr	r3, [pc, #328]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	4a51      	ldr	r2, [pc, #324]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a3c:	f043 0304 	orr.w	r3, r3, #4
 8002a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a42:	4b4f      	ldr	r3, [pc, #316]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	f003 0304 	and.w	r3, r3, #4
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	4b4b      	ldr	r3, [pc, #300]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	4a4a      	ldr	r2, [pc, #296]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5e:	4b48      	ldr	r3, [pc, #288]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	4b44      	ldr	r3, [pc, #272]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	4a43      	ldr	r2, [pc, #268]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a7a:	4b41      	ldr	r3, [pc, #260]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
 8002a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a90:	f043 0302 	orr.w	r3, r3, #2
 8002a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a96:	4b3a      	ldr	r3, [pc, #232]	@ (8002b80 <MX_GPIO_Init+0x164>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2110      	movs	r1, #16
 8002aa6:	4837      	ldr	r0, [pc, #220]	@ (8002b84 <MX_GPIO_Init+0x168>)
 8002aa8:	f001 f8c2 	bl	8003c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GNSS_RESET_Pin|IMU_RESET_Pin|ERROR_LED_Pin|GENERAL_LED_Pin, GPIO_PIN_RESET);
 8002aac:	2200      	movs	r2, #0
 8002aae:	f44f 7145 	mov.w	r1, #788	@ 0x314
 8002ab2:	4835      	ldr	r0, [pc, #212]	@ (8002b88 <MX_GPIO_Init+0x16c>)
 8002ab4:	f001 f8bc 	bl	8003c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8002ab8:	2310      	movs	r3, #16
 8002aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002abc:	2311      	movs	r3, #17
 8002abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8002ac8:	f107 0314 	add.w	r3, r7, #20
 8002acc:	4619      	mov	r1, r3
 8002ace:	482d      	ldr	r0, [pc, #180]	@ (8002b84 <MX_GPIO_Init+0x168>)
 8002ad0:	f000 ff10 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 8002ad4:	2310      	movs	r3, #16
 8002ad6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ad8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002adc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 8002ae2:	f107 0314 	add.w	r3, r7, #20
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4828      	ldr	r0, [pc, #160]	@ (8002b8c <MX_GPIO_Init+0x170>)
 8002aea:	f000 ff03 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_PPS_Pin */
  GPIO_InitStruct.Pin = GNSS_PPS_Pin;
 8002aee:	2320      	movs	r3, #32
 8002af0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GNSS_PPS_GPIO_Port, &GPIO_InitStruct);
 8002afa:	f107 0314 	add.w	r3, r7, #20
 8002afe:	4619      	mov	r1, r3
 8002b00:	4822      	ldr	r0, [pc, #136]	@ (8002b8c <MX_GPIO_Init+0x170>)
 8002b02:	f000 fef7 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_INT_Pin IMU_INT_Pin */
  GPIO_InitStruct.Pin = GNSS_INT_Pin|IMU_INT_Pin;
 8002b06:	2321      	movs	r3, #33	@ 0x21
 8002b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b0a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	4619      	mov	r1, r3
 8002b1a:	481b      	ldr	r0, [pc, #108]	@ (8002b88 <MX_GPIO_Init+0x16c>)
 8002b1c:	f000 feea 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_LNA_Pin */
  GPIO_InitStruct.Pin = GNSS_LNA_Pin;
 8002b20:	2302      	movs	r3, #2
 8002b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GNSS_LNA_GPIO_Port, &GPIO_InitStruct);
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	4619      	mov	r1, r3
 8002b32:	4815      	ldr	r0, [pc, #84]	@ (8002b88 <MX_GPIO_Init+0x16c>)
 8002b34:	f000 fede 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_RESET_Pin IMU_RESET_Pin ERROR_LED_Pin GENERAL_LED_Pin */
  GPIO_InitStruct.Pin = GNSS_RESET_Pin|IMU_RESET_Pin|ERROR_LED_Pin|GENERAL_LED_Pin;
 8002b38:	f44f 7345 	mov.w	r3, #788	@ 0x314
 8002b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	4619      	mov	r1, r3
 8002b50:	480d      	ldr	r0, [pc, #52]	@ (8002b88 <MX_GPIO_Init+0x16c>)
 8002b52:	f000 fecf 	bl	80038f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2100      	movs	r1, #0
 8002b5a:	200a      	movs	r0, #10
 8002b5c:	f000 fda9 	bl	80036b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002b60:	200a      	movs	r0, #10
 8002b62:	f000 fdc2 	bl	80036ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002b66:	2200      	movs	r2, #0
 8002b68:	2100      	movs	r1, #0
 8002b6a:	2017      	movs	r0, #23
 8002b6c:	f000 fda1 	bl	80036b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b70:	2017      	movs	r0, #23
 8002b72:	f000 fdba 	bl	80036ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b76:	bf00      	nop
 8002b78:	3728      	adds	r7, #40	@ 0x28
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800
 8002b84:	40020000 	.word	0x40020000
 8002b88:	40020400 	.word	0x40020400
 8002b8c:	40020800 	.word	0x40020800

08002b90 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin) {
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d009      	beq.n	8002bb4 <HAL_GPIO_EXTI_Callback+0x24>
 8002ba0:	2b20      	cmp	r3, #32
 8002ba2:	dc09      	bgt.n	8002bb8 <HAL_GPIO_EXTI_Callback+0x28>
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d009      	beq.n	8002bbc <HAL_GPIO_EXTI_Callback+0x2c>
 8002ba8:	2b10      	cmp	r3, #16
 8002baa:	d105      	bne.n	8002bb8 <HAL_GPIO_EXTI_Callback+0x28>
  case GPIO_PIN_4:
	  BMP390_Read(&bmp390);
 8002bac:	4806      	ldr	r0, [pc, #24]	@ (8002bc8 <HAL_GPIO_EXTI_Callback+0x38>)
 8002bae:	f7ff f8f7 	bl	8001da0 <BMP390_Read>
	  break;
 8002bb2:	e004      	b.n	8002bbe <HAL_GPIO_EXTI_Callback+0x2e>
  case GPIO_PIN_5:
	  break;
 8002bb4:	bf00      	nop
 8002bb6:	e002      	b.n	8002bbe <HAL_GPIO_EXTI_Callback+0x2e>
  case GPIO_PIN_0:
	  break;
  default:
	  break;
 8002bb8:	bf00      	nop
 8002bba:	e000      	b.n	8002bbe <HAL_GPIO_EXTI_Callback+0x2e>
	  break;
 8002bbc:	bf00      	nop
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20000d30 	.word	0x20000d30

08002bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bd0:	b672      	cpsid	i
}
 8002bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <Error_Handler+0x8>

08002bd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c20 <HAL_MspInit+0x48>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	4a0e      	ldr	r2, [pc, #56]	@ (8002c20 <HAL_MspInit+0x48>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bee:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <HAL_MspInit+0x48>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf6:	607b      	str	r3, [r7, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	603b      	str	r3, [r7, #0]
 8002bfe:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <HAL_MspInit+0x48>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	4a07      	ldr	r2, [pc, #28]	@ (8002c20 <HAL_MspInit+0x48>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c0a:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <HAL_MspInit+0x48>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr
 8002c20:	40023800 	.word	0x40023800

08002c24 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <HAL_CRC_MspInit+0x38>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d10d      	bne.n	8002c52 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	4b09      	ldr	r3, [pc, #36]	@ (8002c60 <HAL_CRC_MspInit+0x3c>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	4a08      	ldr	r2, [pc, #32]	@ (8002c60 <HAL_CRC_MspInit+0x3c>)
 8002c40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <HAL_CRC_MspInit+0x3c>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8002c52:	bf00      	nop
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr
 8002c5c:	40023000 	.word	0x40023000
 8002c60:	40023800 	.word	0x40023800

08002c64 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08e      	sub	sp, #56	@ 0x38
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a5b      	ldr	r2, [pc, #364]	@ (8002df0 <HAL_I2C_MspInit+0x18c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d12c      	bne.n	8002ce0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	623b      	str	r3, [r7, #32]
 8002c8a:	4b5a      	ldr	r3, [pc, #360]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	4a59      	ldr	r2, [pc, #356]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002c90:	f043 0302 	orr.w	r3, r3, #2
 8002c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c96:	4b57      	ldr	r3, [pc, #348]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	623b      	str	r3, [r7, #32]
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ca2:	23c0      	movs	r3, #192	@ 0xc0
 8002ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ca6:	2312      	movs	r3, #18
 8002ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cb2:	2304      	movs	r3, #4
 8002cb4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cba:	4619      	mov	r1, r3
 8002cbc:	484e      	ldr	r0, [pc, #312]	@ (8002df8 <HAL_I2C_MspInit+0x194>)
 8002cbe:	f000 fe19 	bl	80038f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61fb      	str	r3, [r7, #28]
 8002cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	4a4a      	ldr	r2, [pc, #296]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002ccc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cd2:	4b48      	ldr	r3, [pc, #288]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cda:	61fb      	str	r3, [r7, #28]
 8002cdc:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002cde:	e083      	b.n	8002de8 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C2)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a45      	ldr	r2, [pc, #276]	@ (8002dfc <HAL_I2C_MspInit+0x198>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d12d      	bne.n	8002d46 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	4b41      	ldr	r3, [pc, #260]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	4a40      	ldr	r2, [pc, #256]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002cf4:	f043 0302 	orr.w	r3, r3, #2
 8002cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d0c:	2312      	movs	r3, #18
 8002d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d14:	2303      	movs	r3, #3
 8002d16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d18:	2304      	movs	r3, #4
 8002d1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d20:	4619      	mov	r1, r3
 8002d22:	4835      	ldr	r0, [pc, #212]	@ (8002df8 <HAL_I2C_MspInit+0x194>)
 8002d24:	f000 fde6 	bl	80038f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	4b31      	ldr	r3, [pc, #196]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	4a30      	ldr	r2, [pc, #192]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d36:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d38:	4b2e      	ldr	r3, [pc, #184]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	697b      	ldr	r3, [r7, #20]
}
 8002d44:	e050      	b.n	8002de8 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C3)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8002e00 <HAL_I2C_MspInit+0x19c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d14b      	bne.n	8002de8 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d50:	2300      	movs	r3, #0
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	4b27      	ldr	r3, [pc, #156]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d58:	4a26      	ldr	r2, [pc, #152]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d5a:	f043 0304 	orr.w	r3, r3, #4
 8002d5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d60:	4b24      	ldr	r3, [pc, #144]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	4b20      	ldr	r3, [pc, #128]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d74:	4a1f      	ldr	r2, [pc, #124]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d8e:	2312      	movs	r3, #18
 8002d90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d96:	2303      	movs	r3, #3
 8002d98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d9a:	2304      	movs	r3, #4
 8002d9c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002da2:	4619      	mov	r1, r3
 8002da4:	4817      	ldr	r0, [pc, #92]	@ (8002e04 <HAL_I2C_MspInit+0x1a0>)
 8002da6:	f000 fda5 	bl	80038f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002daa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002db0:	2312      	movs	r3, #18
 8002db2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db8:	2303      	movs	r3, #3
 8002dba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4810      	ldr	r0, [pc, #64]	@ (8002e08 <HAL_I2C_MspInit+0x1a4>)
 8002dc8:	f000 fd94 	bl	80038f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60bb      	str	r3, [r7, #8]
 8002dd0:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	4a07      	ldr	r2, [pc, #28]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002dd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dda:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ddc:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_I2C_MspInit+0x190>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	68bb      	ldr	r3, [r7, #8]
}
 8002de8:	bf00      	nop
 8002dea:	3738      	adds	r7, #56	@ 0x38
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40005400 	.word	0x40005400
 8002df4:	40023800 	.word	0x40023800
 8002df8:	40020400 	.word	0x40020400
 8002dfc:	40005800 	.word	0x40005800
 8002e00:	40005c00 	.word	0x40005c00
 8002e04:	40020800 	.word	0x40020800
 8002e08:	40020000 	.word	0x40020000

08002e0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	@ 0x28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a19      	ldr	r2, [pc, #100]	@ (8002e90 <HAL_SPI_MspInit+0x84>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d12b      	bne.n	8002e86 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	4b18      	ldr	r3, [pc, #96]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	4a17      	ldr	r2, [pc, #92]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	4a10      	ldr	r2, [pc, #64]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e54:	f043 0301 	orr.w	r3, r3, #1
 8002e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e94 <HAL_SPI_MspInit+0x88>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002e66:	23e0      	movs	r3, #224	@ 0xe0
 8002e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e72:	2303      	movs	r3, #3
 8002e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e76:	2305      	movs	r3, #5
 8002e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e7a:	f107 0314 	add.w	r3, r7, #20
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4805      	ldr	r0, [pc, #20]	@ (8002e98 <HAL_SPI_MspInit+0x8c>)
 8002e82:	f000 fd37 	bl	80038f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002e86:	bf00      	nop
 8002e88:	3728      	adds	r7, #40	@ 0x28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40013000 	.word	0x40013000
 8002e94:	40023800 	.word	0x40023800
 8002e98:	40020000 	.word	0x40020000

08002e9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed4 <HAL_TIM_Base_MspInit+0x38>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d10d      	bne.n	8002eca <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	4b09      	ldr	r3, [pc, #36]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x3c>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	4a08      	ldr	r2, [pc, #32]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x3c>)
 8002eb8:	f043 0302 	orr.w	r3, r3, #2
 8002ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ebe:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x3c>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr
 8002ed4:	40000400 	.word	0x40000400
 8002ed8:	40023800 	.word	0x40023800

08002edc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 030c 	add.w	r3, r7, #12
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a12      	ldr	r2, [pc, #72]	@ (8002f44 <HAL_TIM_MspPostInit+0x68>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d11e      	bne.n	8002f3c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f06:	4a10      	ldr	r2, [pc, #64]	@ (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f08:	f043 0304 	orr.w	r3, r3, #4
 8002f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = STATUS_B_Pin|STATUS_G_Pin|STATUS_R_Pin;
 8002f1a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002f1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	4619      	mov	r1, r3
 8002f36:	4805      	ldr	r0, [pc, #20]	@ (8002f4c <HAL_TIM_MspPostInit+0x70>)
 8002f38:	f000 fcdc 	bl	80038f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f3c:	bf00      	nop
 8002f3e:	3720      	adds	r7, #32
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40000400 	.word	0x40000400
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40020800 	.word	0x40020800

08002f50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	@ 0x28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 0314 	add.w	r3, r7, #20
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe4 <HAL_UART_MspInit+0x94>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d133      	bne.n	8002fda <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f82:	4b19      	ldr	r3, [pc, #100]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	4b15      	ldr	r3, [pc, #84]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	4a14      	ldr	r2, [pc, #80]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f9e:	4b12      	ldr	r3, [pc, #72]	@ (8002fe8 <HAL_UART_MspInit+0x98>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002faa:	230c      	movs	r3, #12
 8002fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fba:	2307      	movs	r3, #7
 8002fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fbe:	f107 0314 	add.w	r3, r7, #20
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	4809      	ldr	r0, [pc, #36]	@ (8002fec <HAL_UART_MspInit+0x9c>)
 8002fc6:	f000 fc95 	bl	80038f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2100      	movs	r1, #0
 8002fce:	2026      	movs	r0, #38	@ 0x26
 8002fd0:	f000 fb6f 	bl	80036b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fd4:	2026      	movs	r0, #38	@ 0x26
 8002fd6:	f000 fb88 	bl	80036ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002fda:	bf00      	nop
 8002fdc:	3728      	adds	r7, #40	@ 0x28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40004400 	.word	0x40004400
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020000 	.word	0x40020000

08002ff0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08a      	sub	sp, #40	@ 0x28
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 0314 	add.w	r3, r7, #20
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003010:	d132      	bne.n	8003078 <HAL_PCD_MspInit+0x88>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	4b1a      	ldr	r3, [pc, #104]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	4a19      	ldr	r2, [pc, #100]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6313      	str	r3, [r2, #48]	@ 0x30
 8003022:	4b17      	ldr	r3, [pc, #92]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	613b      	str	r3, [r7, #16]
 800302c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800302e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	2302      	movs	r3, #2
 8003036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	2300      	movs	r3, #0
 800303a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303c:	2303      	movs	r3, #3
 800303e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003040:	230a      	movs	r3, #10
 8003042:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003044:	f107 0314 	add.w	r3, r7, #20
 8003048:	4619      	mov	r1, r3
 800304a:	480e      	ldr	r0, [pc, #56]	@ (8003084 <HAL_PCD_MspInit+0x94>)
 800304c:	f000 fc52 	bl	80038f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003050:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003054:	4a0a      	ldr	r2, [pc, #40]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800305a:	6353      	str	r3, [r2, #52]	@ 0x34
 800305c:	2300      	movs	r3, #0
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003064:	4a06      	ldr	r2, [pc, #24]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 8003066:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800306a:	6453      	str	r3, [r2, #68]	@ 0x44
 800306c:	4b04      	ldr	r3, [pc, #16]	@ (8003080 <HAL_PCD_MspInit+0x90>)
 800306e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003078:	bf00      	nop
 800307a:	3728      	adds	r7, #40	@ 0x28
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40023800 	.word	0x40023800
 8003084:	40020000 	.word	0x40020000

08003088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800308c:	f002 fb68 	bl	8005760 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003090:	bf00      	nop
 8003092:	e7fd      	b.n	8003090 <NMI_Handler+0x8>

08003094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <HardFault_Handler+0x4>

0800309c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <MemManage_Handler+0x4>

080030a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <BusFault_Handler+0x4>

080030ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b0:	bf00      	nop
 80030b2:	e7fd      	b.n	80030b0 <UsageFault_Handler+0x4>

080030b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c4:	bf00      	nop
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030dc:	f000 f9d2 	bl	8003484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMP_INT_Pin);
 80030e8:	2010      	movs	r0, #16
 80030ea:	f000 fdb9 	bl	8003c60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 80030f6:	2020      	movs	r0, #32
 80030f8:	f000 fdb2 	bl	8003c60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030fc:	bf00      	nop
 80030fe:	bd80      	pop	{r7, pc}

08003100 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003104:	4802      	ldr	r0, [pc, #8]	@ (8003110 <USART2_IRQHandler+0x10>)
 8003106:	f004 f8b7 	bl	8007278 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	200007c8 	.word	0x200007c8

08003114 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return 1;
 8003118:	2301      	movs	r3, #1
}
 800311a:	4618      	mov	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	bc80      	pop	{r7}
 8003120:	4770      	bx	lr

08003122 <_kill>:

int _kill(int pid, int sig)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b082      	sub	sp, #8
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
 800312a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800312c:	f006 f8b8 	bl	80092a0 <__errno>
 8003130:	4603      	mov	r3, r0
 8003132:	2216      	movs	r2, #22
 8003134:	601a      	str	r2, [r3, #0]
  return -1;
 8003136:	f04f 33ff 	mov.w	r3, #4294967295
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <_exit>:

void _exit (int status)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b082      	sub	sp, #8
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800314a:	f04f 31ff 	mov.w	r1, #4294967295
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ffe7 	bl	8003122 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <_exit+0x12>

08003158 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	e00a      	b.n	8003180 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800316a:	f3af 8000 	nop.w
 800316e:	4601      	mov	r1, r0
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	60ba      	str	r2, [r7, #8]
 8003176:	b2ca      	uxtb	r2, r1
 8003178:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	3301      	adds	r3, #1
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	429a      	cmp	r2, r3
 8003186:	dbf0      	blt.n	800316a <_read+0x12>
  }

  return len;
 8003188:	687b      	ldr	r3, [r7, #4]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b086      	sub	sp, #24
 8003196:	af00      	add	r7, sp, #0
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	e009      	b.n	80031b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	1c5a      	adds	r2, r3, #1
 80031a8:	60ba      	str	r2, [r7, #8]
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	3301      	adds	r3, #1
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	429a      	cmp	r2, r3
 80031be:	dbf1      	blt.n	80031a4 <_write+0x12>
  }
  return len;
 80031c0:	687b      	ldr	r3, [r7, #4]
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <_close>:

int _close(int file)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr

080031e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031f0:	605a      	str	r2, [r3, #4]
  return 0;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <_isatty>:

int _isatty(int file)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003206:	2301      	movs	r3, #1
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr

08003212 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003212:	b480      	push	{r7}
 8003214:	b085      	sub	sp, #20
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr
	...

0800322c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003234:	4a14      	ldr	r2, [pc, #80]	@ (8003288 <_sbrk+0x5c>)
 8003236:	4b15      	ldr	r3, [pc, #84]	@ (800328c <_sbrk+0x60>)
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003240:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <_sbrk+0x64>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d102      	bne.n	800324e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003248:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <_sbrk+0x64>)
 800324a:	4a12      	ldr	r2, [pc, #72]	@ (8003294 <_sbrk+0x68>)
 800324c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800324e:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <_sbrk+0x64>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	429a      	cmp	r2, r3
 800325a:	d207      	bcs.n	800326c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800325c:	f006 f820 	bl	80092a0 <__errno>
 8003260:	4603      	mov	r3, r0
 8003262:	220c      	movs	r2, #12
 8003264:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e009      	b.n	8003280 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800326c:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <_sbrk+0x64>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003272:	4b07      	ldr	r3, [pc, #28]	@ (8003290 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	4a05      	ldr	r2, [pc, #20]	@ (8003290 <_sbrk+0x64>)
 800327c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800327e:	68fb      	ldr	r3, [r7, #12]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20020000 	.word	0x20020000
 800328c:	00000400 	.word	0x00000400
 8003290:	20000e14 	.word	0x20000e14
 8003294:	20000f68 	.word	0x20000f68

08003298 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <calculate_crc32>:

#include "util.h"

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b0a0      	sub	sp, #128	@ 0x80
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	3303      	adds	r3, #3
 80032b2:	f023 0303 	bic.w	r3, r3, #3
 80032b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 80032b8:	236c      	movs	r3, #108	@ 0x6c
 80032ba:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 80032bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80032be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d901      	bls.n	80032c8 <calculate_crc32+0x24>
 80032c4:	2300      	movs	r3, #0
 80032c6:	e016      	b.n	80032f6 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 80032c8:	f107 030c 	add.w	r3, r7, #12
 80032cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80032ce:	2100      	movs	r1, #0
 80032d0:	4618      	mov	r0, r3
 80032d2:	f005 ff92 	bl	80091fa <memset>
    memcpy(buffer, data, len);
 80032d6:	f107 030c 	add.w	r3, r7, #12
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4618      	mov	r0, r3
 80032e0:	f006 f819 	bl	8009316 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80032e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032e6:	089a      	lsrs	r2, r3, #2
 80032e8:	f107 030c 	add.w	r3, r7, #12
 80032ec:	4619      	mov	r1, r3
 80032ee:	4804      	ldr	r0, [pc, #16]	@ (8003300 <calculate_crc32+0x5c>)
 80032f0:	f000 fa31 	bl	8003756 <HAL_CRC_Calculate>
 80032f4:	4603      	mov	r3, r0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3780      	adds	r7, #128	@ 0x80
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000624 	.word	0x20000624

08003304 <build_packet>:

void build_packet(sensor_packet* packet, raw_sensor_data* data) {
 8003304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
	packet->header = PACKET_HEADER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f062 0232 	orn	r2, r2, #50	@ 0x32
 8003316:	701a      	strb	r2, [r3, #0]
 8003318:	2200      	movs	r2, #0
 800331a:	f062 0254 	orn	r2, r2, #84	@ 0x54
 800331e:	705a      	strb	r2, [r3, #1]
	packet->data = *data;
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	1c90      	adds	r0, r2, #2
 8003326:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800332a:	4602      	mov	r2, r0
 800332c:	4619      	mov	r1, r3
 800332e:	f8d1 c000 	ldr.w	ip, [r1]
 8003332:	684e      	ldr	r6, [r1, #4]
 8003334:	688d      	ldr	r5, [r1, #8]
 8003336:	68c9      	ldr	r1, [r1, #12]
 8003338:	f8c2 c000 	str.w	ip, [r2]
 800333c:	6056      	str	r6, [r2, #4]
 800333e:	6095      	str	r5, [r2, #8]
 8003340:	60d1      	str	r1, [r2, #12]
 8003342:	3310      	adds	r3, #16
 8003344:	3010      	adds	r0, #16
 8003346:	42a3      	cmp	r3, r4
 8003348:	d1ef      	bne.n	800332a <build_packet+0x26>
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	3302      	adds	r3, #2
 800334e:	2130      	movs	r1, #48	@ 0x30
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ffa7 	bl	80032a4 <calculate_crc32>
 8003356:	4602      	mov	r2, r0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f8c3 2032 	str.w	r2, [r3, #50]	@ 0x32
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003366 <packet_to_bytes>:
    if (packet->header != PACKET_HEADER) return 0;
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
    return (packet->crc == expected);
}

void packet_to_bytes(sensor_packet* packet, uint8_t* bytes) {
 8003366:	b580      	push	{r7, lr}
 8003368:	b082      	sub	sp, #8
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
 800336e:	6039      	str	r1, [r7, #0]
	memset(bytes, 0x00, sizeof(sensor_packet));
 8003370:	2236      	movs	r2, #54	@ 0x36
 8003372:	2100      	movs	r1, #0
 8003374:	6838      	ldr	r0, [r7, #0]
 8003376:	f005 ff40 	bl	80091fa <memset>
	memcpy(bytes, packet, sizeof(sensor_packet));
 800337a:	2236      	movs	r2, #54	@ 0x36
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	6838      	ldr	r0, [r7, #0]
 8003380:	f005 ffc9 	bl	8009316 <memcpy>
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800338c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003390:	f7ff ff82 	bl	8003298 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003394:	480c      	ldr	r0, [pc, #48]	@ (80033c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003396:	490d      	ldr	r1, [pc, #52]	@ (80033cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003398:	4a0d      	ldr	r2, [pc, #52]	@ (80033d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800339a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800339c:	e002      	b.n	80033a4 <LoopCopyDataInit>

0800339e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800339e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033a2:	3304      	adds	r3, #4

080033a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033a8:	d3f9      	bcc.n	800339e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033aa:	4a0a      	ldr	r2, [pc, #40]	@ (80033d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033ac:	4c0a      	ldr	r4, [pc, #40]	@ (80033d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033b0:	e001      	b.n	80033b6 <LoopFillZerobss>

080033b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033b4:	3204      	adds	r2, #4

080033b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033b8:	d3fb      	bcc.n	80033b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033ba:	f005 ff77 	bl	80092ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033be:	f7ff f85d 	bl	800247c <main>
  bx  lr    
 80033c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80033c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033cc:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80033d0:	0800ce04 	.word	0x0800ce04
  ldr r2, =_sbss
 80033d4:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80033d8:	20000f68 	.word	0x20000f68

080033dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033dc:	e7fe      	b.n	80033dc <ADC_IRQHandler>
	...

080033e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <HAL_Init+0x40>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003420 <HAL_Init+0x40>)
 80033ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <HAL_Init+0x40>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003420 <HAL_Init+0x40>)
 80033f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <HAL_Init+0x40>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a07      	ldr	r2, [pc, #28]	@ (8003420 <HAL_Init+0x40>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003408:	2003      	movs	r0, #3
 800340a:	f000 f947 	bl	800369c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800340e:	200f      	movs	r0, #15
 8003410:	f000 f808 	bl	8003424 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003414:	f7ff fbe0 	bl	8002bd8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40023c00 	.word	0x40023c00

08003424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800342c:	4b12      	ldr	r3, [pc, #72]	@ (8003478 <HAL_InitTick+0x54>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	4b12      	ldr	r3, [pc, #72]	@ (800347c <HAL_InitTick+0x58>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	4619      	mov	r1, r3
 8003436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800343a:	fbb3 f3f1 	udiv	r3, r3, r1
 800343e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003442:	4618      	mov	r0, r3
 8003444:	f000 f95f 	bl	8003706 <HAL_SYSTICK_Config>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e00e      	b.n	8003470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b0f      	cmp	r3, #15
 8003456:	d80a      	bhi.n	800346e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003458:	2200      	movs	r2, #0
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	f04f 30ff 	mov.w	r0, #4294967295
 8003460:	f000 f927 	bl	80036b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003464:	4a06      	ldr	r2, [pc, #24]	@ (8003480 <HAL_InitTick+0x5c>)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e000      	b.n	8003470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	20000034 	.word	0x20000034
 800347c:	2000003c 	.word	0x2000003c
 8003480:	20000038 	.word	0x20000038

08003484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003488:	4b05      	ldr	r3, [pc, #20]	@ (80034a0 <HAL_IncTick+0x1c>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <HAL_IncTick+0x20>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4413      	add	r3, r2
 8003494:	4a03      	ldr	r2, [pc, #12]	@ (80034a4 <HAL_IncTick+0x20>)
 8003496:	6013      	str	r3, [r2, #0]
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr
 80034a0:	2000003c 	.word	0x2000003c
 80034a4:	20000e18 	.word	0x20000e18

080034a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  return uwTick;
 80034ac:	4b02      	ldr	r3, [pc, #8]	@ (80034b8 <HAL_GetTick+0x10>)
 80034ae:	681b      	ldr	r3, [r3, #0]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr
 80034b8:	20000e18 	.word	0x20000e18

080034bc <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034c4:	f7ff fff0 	bl	80034a8 <HAL_GetTick>
 80034c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d4:	d005      	beq.n	80034e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003500 <HAL_Delay+0x44>)
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4413      	add	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034e2:	bf00      	nop
 80034e4:	f7ff ffe0 	bl	80034a8 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d8f7      	bhi.n	80034e4 <HAL_Delay+0x28>
  {
  }
}
 80034f4:	bf00      	nop
 80034f6:	bf00      	nop
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	2000003c 	.word	0x2000003c

08003504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003514:	4b0c      	ldr	r3, [pc, #48]	@ (8003548 <__NVIC_SetPriorityGrouping+0x44>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003520:	4013      	ands	r3, r2
 8003522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800352c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003536:	4a04      	ldr	r2, [pc, #16]	@ (8003548 <__NVIC_SetPriorityGrouping+0x44>)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	60d3      	str	r3, [r2, #12]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	bc80      	pop	{r7}
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003550:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <__NVIC_GetPriorityGrouping+0x18>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	0a1b      	lsrs	r3, r3, #8
 8003556:	f003 0307 	and.w	r3, r3, #7
}
 800355a:	4618      	mov	r0, r3
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	2b00      	cmp	r3, #0
 8003578:	db0b      	blt.n	8003592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357a:	79fb      	ldrb	r3, [r7, #7]
 800357c:	f003 021f 	and.w	r2, r3, #31
 8003580:	4906      	ldr	r1, [pc, #24]	@ (800359c <__NVIC_EnableIRQ+0x34>)
 8003582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	2001      	movs	r0, #1
 800358a:	fa00 f202 	lsl.w	r2, r0, r2
 800358e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr
 800359c:	e000e100 	.word	0xe000e100

080035a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	6039      	str	r1, [r7, #0]
 80035aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	db0a      	blt.n	80035ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	490c      	ldr	r1, [pc, #48]	@ (80035ec <__NVIC_SetPriority+0x4c>)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	0112      	lsls	r2, r2, #4
 80035c0:	b2d2      	uxtb	r2, r2
 80035c2:	440b      	add	r3, r1
 80035c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c8:	e00a      	b.n	80035e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	4908      	ldr	r1, [pc, #32]	@ (80035f0 <__NVIC_SetPriority+0x50>)
 80035d0:	79fb      	ldrb	r3, [r7, #7]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	3b04      	subs	r3, #4
 80035d8:	0112      	lsls	r2, r2, #4
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	440b      	add	r3, r1
 80035de:	761a      	strb	r2, [r3, #24]
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	e000e100 	.word	0xe000e100
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b089      	sub	sp, #36	@ 0x24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f1c3 0307 	rsb	r3, r3, #7
 800360e:	2b04      	cmp	r3, #4
 8003610:	bf28      	it	cs
 8003612:	2304      	movcs	r3, #4
 8003614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3304      	adds	r3, #4
 800361a:	2b06      	cmp	r3, #6
 800361c:	d902      	bls.n	8003624 <NVIC_EncodePriority+0x30>
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	3b03      	subs	r3, #3
 8003622:	e000      	b.n	8003626 <NVIC_EncodePriority+0x32>
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003628:	f04f 32ff 	mov.w	r2, #4294967295
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43da      	mvns	r2, r3
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	401a      	ands	r2, r3
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800363c:	f04f 31ff 	mov.w	r1, #4294967295
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	fa01 f303 	lsl.w	r3, r1, r3
 8003646:	43d9      	mvns	r1, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800364c:	4313      	orrs	r3, r2
         );
}
 800364e:	4618      	mov	r0, r3
 8003650:	3724      	adds	r7, #36	@ 0x24
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3b01      	subs	r3, #1
 8003664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003668:	d301      	bcc.n	800366e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800366a:	2301      	movs	r3, #1
 800366c:	e00f      	b.n	800368e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800366e:	4a0a      	ldr	r2, [pc, #40]	@ (8003698 <SysTick_Config+0x40>)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003676:	210f      	movs	r1, #15
 8003678:	f04f 30ff 	mov.w	r0, #4294967295
 800367c:	f7ff ff90 	bl	80035a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003680:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <SysTick_Config+0x40>)
 8003682:	2200      	movs	r2, #0
 8003684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003686:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <SysTick_Config+0x40>)
 8003688:	2207      	movs	r2, #7
 800368a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	e000e010 	.word	0xe000e010

0800369c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7ff ff2d 	bl	8003504 <__NVIC_SetPriorityGrouping>
}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b086      	sub	sp, #24
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	4603      	mov	r3, r0
 80036ba:	60b9      	str	r1, [r7, #8]
 80036bc:	607a      	str	r2, [r7, #4]
 80036be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036c4:	f7ff ff42 	bl	800354c <__NVIC_GetPriorityGrouping>
 80036c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	68b9      	ldr	r1, [r7, #8]
 80036ce:	6978      	ldr	r0, [r7, #20]
 80036d0:	f7ff ff90 	bl	80035f4 <NVIC_EncodePriority>
 80036d4:	4602      	mov	r2, r0
 80036d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036da:	4611      	mov	r1, r2
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff5f 	bl	80035a0 <__NVIC_SetPriority>
}
 80036e2:	bf00      	nop
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	4603      	mov	r3, r0
 80036f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff ff35 	bl	8003568 <__NVIC_EnableIRQ>
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b082      	sub	sp, #8
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff ffa2 	bl	8003658 <SysTick_Config>
 8003714:	4603      	mov	r3, r0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e00e      	b.n	800374e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	795b      	ldrb	r3, [r3, #5]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d105      	bne.n	8003746 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7ff fa6f 	bl	8002c24 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003756:	b480      	push	{r7}
 8003758:	b087      	sub	sp, #28
 800375a:	af00      	add	r7, sp, #0
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	60b9      	str	r1, [r7, #8]
 8003760:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2202      	movs	r2, #2
 800376a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	e00a      	b.n	8003798 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	441a      	add	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	3301      	adds	r3, #1
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	429a      	cmp	r2, r3
 800379e:	d3f0      	bcc.n	8003782 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2201      	movs	r2, #1
 80037ac:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80037ae:	693b      	ldr	r3, [r7, #16]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr

080037ba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037c8:	f7ff fe6e 	bl	80034a8 <HAL_GetTick>
 80037cc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d008      	beq.n	80037ec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2280      	movs	r2, #128	@ 0x80
 80037de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e052      	b.n	8003892 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 0216 	bic.w	r2, r2, #22
 80037fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800380a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d103      	bne.n	800381c <HAL_DMA_Abort+0x62>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0208 	bic.w	r2, r2, #8
 800382a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0201 	bic.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800383c:	e013      	b.n	8003866 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800383e:	f7ff fe33 	bl	80034a8 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b05      	cmp	r3, #5
 800384a:	d90c      	bls.n	8003866 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2220      	movs	r2, #32
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2203      	movs	r2, #3
 8003856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e015      	b.n	8003892 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1e4      	bne.n	800383e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003878:	223f      	movs	r2, #63	@ 0x3f
 800387a:	409a      	lsls	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d004      	beq.n	80038b8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2280      	movs	r2, #128	@ 0x80
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e00c      	b.n	80038d2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2205      	movs	r2, #5
 80038bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003902:	e16f      	b.n	8003be4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2101      	movs	r1, #1
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	fa01 f303 	lsl.w	r3, r1, r3
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 8161 	beq.w	8003bde <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f003 0303 	and.w	r3, r3, #3
 8003924:	2b01      	cmp	r3, #1
 8003926:	d005      	beq.n	8003934 <HAL_GPIO_Init+0x40>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d130      	bne.n	8003996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	2203      	movs	r2, #3
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4013      	ands	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800396a:	2201      	movs	r2, #1
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4013      	ands	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	091b      	lsrs	r3, r3, #4
 8003980:	f003 0201 	and.w	r2, r3, #1
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b03      	cmp	r3, #3
 80039a0:	d017      	beq.n	80039d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	2203      	movs	r2, #3
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4013      	ands	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d123      	bne.n	8003a26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	08da      	lsrs	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3208      	adds	r2, #8
 80039e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	220f      	movs	r2, #15
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	08da      	lsrs	r2, r3, #3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3208      	adds	r2, #8
 8003a20:	6939      	ldr	r1, [r7, #16]
 8003a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	2203      	movs	r2, #3
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 0203 	and.w	r2, r3, #3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 80bb 	beq.w	8003bde <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60bb      	str	r3, [r7, #8]
 8003a6c:	4b64      	ldr	r3, [pc, #400]	@ (8003c00 <HAL_GPIO_Init+0x30c>)
 8003a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a70:	4a63      	ldr	r2, [pc, #396]	@ (8003c00 <HAL_GPIO_Init+0x30c>)
 8003a72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a76:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a78:	4b61      	ldr	r3, [pc, #388]	@ (8003c00 <HAL_GPIO_Init+0x30c>)
 8003a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a84:	4a5f      	ldr	r2, [pc, #380]	@ (8003c04 <HAL_GPIO_Init+0x310>)
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	089b      	lsrs	r3, r3, #2
 8003a8a:	3302      	adds	r3, #2
 8003a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	220f      	movs	r2, #15
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a57      	ldr	r2, [pc, #348]	@ (8003c08 <HAL_GPIO_Init+0x314>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d031      	beq.n	8003b14 <HAL_GPIO_Init+0x220>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a56      	ldr	r2, [pc, #344]	@ (8003c0c <HAL_GPIO_Init+0x318>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d02b      	beq.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a55      	ldr	r2, [pc, #340]	@ (8003c10 <HAL_GPIO_Init+0x31c>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d025      	beq.n	8003b0c <HAL_GPIO_Init+0x218>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a54      	ldr	r2, [pc, #336]	@ (8003c14 <HAL_GPIO_Init+0x320>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d01f      	beq.n	8003b08 <HAL_GPIO_Init+0x214>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a53      	ldr	r2, [pc, #332]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d019      	beq.n	8003b04 <HAL_GPIO_Init+0x210>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a52      	ldr	r2, [pc, #328]	@ (8003c1c <HAL_GPIO_Init+0x328>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d013      	beq.n	8003b00 <HAL_GPIO_Init+0x20c>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a51      	ldr	r2, [pc, #324]	@ (8003c20 <HAL_GPIO_Init+0x32c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d00d      	beq.n	8003afc <HAL_GPIO_Init+0x208>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a50      	ldr	r2, [pc, #320]	@ (8003c24 <HAL_GPIO_Init+0x330>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d007      	beq.n	8003af8 <HAL_GPIO_Init+0x204>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a4f      	ldr	r2, [pc, #316]	@ (8003c28 <HAL_GPIO_Init+0x334>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <HAL_GPIO_Init+0x200>
 8003af0:	2308      	movs	r3, #8
 8003af2:	e010      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003af4:	2309      	movs	r3, #9
 8003af6:	e00e      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003af8:	2307      	movs	r3, #7
 8003afa:	e00c      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003afc:	2306      	movs	r3, #6
 8003afe:	e00a      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b00:	2305      	movs	r3, #5
 8003b02:	e008      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b04:	2304      	movs	r3, #4
 8003b06:	e006      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e004      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e002      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b10:	2301      	movs	r3, #1
 8003b12:	e000      	b.n	8003b16 <HAL_GPIO_Init+0x222>
 8003b14:	2300      	movs	r3, #0
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	f002 0203 	and.w	r2, r2, #3
 8003b1c:	0092      	lsls	r2, r2, #2
 8003b1e:	4093      	lsls	r3, r2
 8003b20:	461a      	mov	r2, r3
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b28:	4936      	ldr	r1, [pc, #216]	@ (8003c04 <HAL_GPIO_Init+0x310>)
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	089b      	lsrs	r3, r3, #2
 8003b2e:	3302      	adds	r3, #2
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b36:	4b3d      	ldr	r3, [pc, #244]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4013      	ands	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b5a:	4a34      	ldr	r2, [pc, #208]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b60:	4b32      	ldr	r3, [pc, #200]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003b84:	4a29      	ldr	r2, [pc, #164]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b8a:	4b28      	ldr	r3, [pc, #160]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	43db      	mvns	r3, r3
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	4013      	ands	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003bae:	4a1f      	ldr	r2, [pc, #124]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003bd8:	4a14      	ldr	r2, [pc, #80]	@ (8003c2c <HAL_GPIO_Init+0x338>)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	3301      	adds	r3, #1
 8003be2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	fa22 f303 	lsr.w	r3, r2, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f47f ae88 	bne.w	8003904 <HAL_GPIO_Init+0x10>
  }
}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr
 8003c00:	40023800 	.word	0x40023800
 8003c04:	40013800 	.word	0x40013800
 8003c08:	40020000 	.word	0x40020000
 8003c0c:	40020400 	.word	0x40020400
 8003c10:	40020800 	.word	0x40020800
 8003c14:	40020c00 	.word	0x40020c00
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	40021400 	.word	0x40021400
 8003c20:	40021800 	.word	0x40021800
 8003c24:	40021c00 	.word	0x40021c00
 8003c28:	40022000 	.word	0x40022000
 8003c2c:	40013c00 	.word	0x40013c00

08003c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	807b      	strh	r3, [r7, #2]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c40:	787b      	ldrb	r3, [r7, #1]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d003      	beq.n	8003c4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c46:	887a      	ldrh	r2, [r7, #2]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c4c:	e003      	b.n	8003c56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c4e:	887b      	ldrh	r3, [r7, #2]
 8003c50:	041a      	lsls	r2, r3, #16
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	619a      	str	r2, [r3, #24]
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr

08003c60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c6a:	4b08      	ldr	r3, [pc, #32]	@ (8003c8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c6c:	695a      	ldr	r2, [r3, #20]
 8003c6e:	88fb      	ldrh	r3, [r7, #6]
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d006      	beq.n	8003c84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c76:	4a05      	ldr	r2, [pc, #20]	@ (8003c8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c7c:	88fb      	ldrh	r3, [r7, #6]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe ff86 	bl	8002b90 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c84:	bf00      	nop
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40013c00 	.word	0x40013c00

08003c90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e12b      	b.n	8003efa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d106      	bne.n	8003cbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7fe ffd4 	bl	8002c64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2224      	movs	r2, #36	@ 0x24
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ce2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cf2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cf4:	f001 fcf0 	bl	80056d8 <HAL_RCC_GetPCLK1Freq>
 8003cf8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	4a81      	ldr	r2, [pc, #516]	@ (8003f04 <HAL_I2C_Init+0x274>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d807      	bhi.n	8003d14 <HAL_I2C_Init+0x84>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4a80      	ldr	r2, [pc, #512]	@ (8003f08 <HAL_I2C_Init+0x278>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	bf94      	ite	ls
 8003d0c:	2301      	movls	r3, #1
 8003d0e:	2300      	movhi	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	e006      	b.n	8003d22 <HAL_I2C_Init+0x92>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4a7d      	ldr	r2, [pc, #500]	@ (8003f0c <HAL_I2C_Init+0x27c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bf94      	ite	ls
 8003d1c:	2301      	movls	r3, #1
 8003d1e:	2300      	movhi	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0e7      	b.n	8003efa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	4a78      	ldr	r2, [pc, #480]	@ (8003f10 <HAL_I2C_Init+0x280>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0c9b      	lsrs	r3, r3, #18
 8003d34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	4a6a      	ldr	r2, [pc, #424]	@ (8003f04 <HAL_I2C_Init+0x274>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d802      	bhi.n	8003d64 <HAL_I2C_Init+0xd4>
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	3301      	adds	r3, #1
 8003d62:	e009      	b.n	8003d78 <HAL_I2C_Init+0xe8>
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d6a:	fb02 f303 	mul.w	r3, r2, r3
 8003d6e:	4a69      	ldr	r2, [pc, #420]	@ (8003f14 <HAL_I2C_Init+0x284>)
 8003d70:	fba2 2303 	umull	r2, r3, r2, r3
 8003d74:	099b      	lsrs	r3, r3, #6
 8003d76:	3301      	adds	r3, #1
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6812      	ldr	r2, [r2, #0]
 8003d7c:	430b      	orrs	r3, r1
 8003d7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d8a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	495c      	ldr	r1, [pc, #368]	@ (8003f04 <HAL_I2C_Init+0x274>)
 8003d94:	428b      	cmp	r3, r1
 8003d96:	d819      	bhi.n	8003dcc <HAL_I2C_Init+0x13c>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e59      	subs	r1, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003da6:	1c59      	adds	r1, r3, #1
 8003da8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003dac:	400b      	ands	r3, r1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_I2C_Init+0x138>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	1e59      	subs	r1, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc6:	e051      	b.n	8003e6c <HAL_I2C_Init+0x1dc>
 8003dc8:	2304      	movs	r3, #4
 8003dca:	e04f      	b.n	8003e6c <HAL_I2C_Init+0x1dc>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d111      	bne.n	8003df8 <HAL_I2C_Init+0x168>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1e58      	subs	r0, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6859      	ldr	r1, [r3, #4]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	440b      	add	r3, r1
 8003de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003de6:	3301      	adds	r3, #1
 8003de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	bf0c      	ite	eq
 8003df0:	2301      	moveq	r3, #1
 8003df2:	2300      	movne	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e012      	b.n	8003e1e <HAL_I2C_Init+0x18e>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	1e58      	subs	r0, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6859      	ldr	r1, [r3, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	0099      	lsls	r1, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e0e:	3301      	adds	r3, #1
 8003e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <HAL_I2C_Init+0x196>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e022      	b.n	8003e6c <HAL_I2C_Init+0x1dc>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10e      	bne.n	8003e4c <HAL_I2C_Init+0x1bc>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1e58      	subs	r0, r3, #1
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6859      	ldr	r1, [r3, #4]
 8003e36:	460b      	mov	r3, r1
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	440b      	add	r3, r1
 8003e3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e40:	3301      	adds	r3, #1
 8003e42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e4a:	e00f      	b.n	8003e6c <HAL_I2C_Init+0x1dc>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	1e58      	subs	r0, r3, #1
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6859      	ldr	r1, [r3, #4]
 8003e54:	460b      	mov	r3, r1
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	440b      	add	r3, r1
 8003e5a:	0099      	lsls	r1, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e62:	3301      	adds	r3, #1
 8003e64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	6809      	ldr	r1, [r1, #0]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69da      	ldr	r2, [r3, #28]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6911      	ldr	r1, [r2, #16]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68d2      	ldr	r2, [r2, #12]
 8003ea6:	4311      	orrs	r1, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	430b      	orrs	r3, r1
 8003eae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	695a      	ldr	r2, [r3, #20]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f042 0201 	orr.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	000186a0 	.word	0x000186a0
 8003f08:	001e847f 	.word	0x001e847f
 8003f0c:	003d08ff 	.word	0x003d08ff
 8003f10:	431bde83 	.word	0x431bde83
 8003f14:	10624dd3 	.word	0x10624dd3

08003f18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af02      	add	r7, sp, #8
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	607a      	str	r2, [r7, #4]
 8003f22:	461a      	mov	r2, r3
 8003f24:	460b      	mov	r3, r1
 8003f26:	817b      	strh	r3, [r7, #10]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f2c:	f7ff fabc 	bl	80034a8 <HAL_GetTick>
 8003f30:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b20      	cmp	r3, #32
 8003f3c:	f040 80e0 	bne.w	8004100 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	2319      	movs	r3, #25
 8003f46:	2201      	movs	r2, #1
 8003f48:	4970      	ldr	r1, [pc, #448]	@ (800410c <HAL_I2C_Master_Transmit+0x1f4>)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 fc64 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f56:	2302      	movs	r3, #2
 8003f58:	e0d3      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_I2C_Master_Transmit+0x50>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e0cc      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d007      	beq.n	8003f8e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0201 	orr.w	r2, r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2221      	movs	r2, #33	@ 0x21
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2210      	movs	r2, #16
 8003faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	893a      	ldrh	r2, [r7, #8]
 8003fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4a50      	ldr	r2, [pc, #320]	@ (8004110 <HAL_I2C_Master_Transmit+0x1f8>)
 8003fce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fd0:	8979      	ldrh	r1, [r7, #10]
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 face 	bl	8004578 <I2C_MasterRequestWrite>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e08d      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	613b      	str	r3, [r7, #16]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	613b      	str	r3, [r7, #16]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	613b      	str	r3, [r7, #16]
 8003ffa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003ffc:	e066      	b.n	80040cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	6a39      	ldr	r1, [r7, #32]
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 fd22 	bl	8004a4c <I2C_WaitOnTXEFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00d      	beq.n	800402a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	2b04      	cmp	r3, #4
 8004014:	d107      	bne.n	8004026 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004024:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e06b      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	781a      	ldrb	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004044:	b29b      	uxth	r3, r3
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b04      	cmp	r3, #4
 8004066:	d11b      	bne.n	80040a0 <HAL_I2C_Master_Transmit+0x188>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	d017      	beq.n	80040a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004098:	3b01      	subs	r3, #1
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	6a39      	ldr	r1, [r7, #32]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 fd19 	bl	8004adc <I2C_WaitOnBTFFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00d      	beq.n	80040cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d107      	bne.n	80040c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e01a      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d194      	bne.n	8003ffe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	e000      	b.n	8004102 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004100:	2302      	movs	r3, #2
  }
}
 8004102:	4618      	mov	r0, r3
 8004104:	3718      	adds	r7, #24
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	00100002 	.word	0x00100002
 8004110:	ffff0000 	.word	0xffff0000

08004114 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08c      	sub	sp, #48	@ 0x30
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	461a      	mov	r2, r3
 8004120:	460b      	mov	r3, r1
 8004122:	817b      	strh	r3, [r7, #10]
 8004124:	4613      	mov	r3, r2
 8004126:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004128:	f7ff f9be 	bl	80034a8 <HAL_GetTick>
 800412c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b20      	cmp	r3, #32
 8004138:	f040 8217 	bne.w	800456a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	2319      	movs	r3, #25
 8004142:	2201      	movs	r2, #1
 8004144:	497c      	ldr	r1, [pc, #496]	@ (8004338 <HAL_I2C_Master_Receive+0x224>)
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 fb66 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004152:	2302      	movs	r3, #2
 8004154:	e20a      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800415c:	2b01      	cmp	r3, #1
 800415e:	d101      	bne.n	8004164 <HAL_I2C_Master_Receive+0x50>
 8004160:	2302      	movs	r3, #2
 8004162:	e203      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b01      	cmp	r3, #1
 8004178:	d007      	beq.n	800418a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004198:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2222      	movs	r2, #34	@ 0x22
 800419e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2210      	movs	r2, #16
 80041a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	893a      	ldrh	r2, [r7, #8]
 80041ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4a5c      	ldr	r2, [pc, #368]	@ (800433c <HAL_I2C_Master_Receive+0x228>)
 80041ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041cc:	8979      	ldrh	r1, [r7, #10]
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fa52 	bl	800467c <I2C_MasterRequestRead>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e1c4      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d113      	bne.n	8004212 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ea:	2300      	movs	r3, #0
 80041ec:	623b      	str	r3, [r7, #32]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	623b      	str	r3, [r7, #32]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	623b      	str	r3, [r7, #32]
 80041fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	e198      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004216:	2b01      	cmp	r3, #1
 8004218:	d11b      	bne.n	8004252 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004228:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800422a:	2300      	movs	r3, #0
 800422c:	61fb      	str	r3, [r7, #28]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	61fb      	str	r3, [r7, #28]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	e178      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004256:	2b02      	cmp	r3, #2
 8004258:	d11b      	bne.n	8004292 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004268:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800427a:	2300      	movs	r3, #0
 800427c:	61bb      	str	r3, [r7, #24]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	61bb      	str	r3, [r7, #24]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	e158      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042a2:	2300      	movs	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80042b8:	e144      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042be:	2b03      	cmp	r3, #3
 80042c0:	f200 80f1 	bhi.w	80044a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d123      	bne.n	8004314 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 fc4b 	bl	8004b6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e145      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004312:	e117      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004318:	2b02      	cmp	r3, #2
 800431a:	d14e      	bne.n	80043ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800431c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004322:	2200      	movs	r2, #0
 8004324:	4906      	ldr	r1, [pc, #24]	@ (8004340 <HAL_I2C_Master_Receive+0x22c>)
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 fa76 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d008      	beq.n	8004344 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e11a      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
 8004336:	bf00      	nop
 8004338:	00100002 	.word	0x00100002
 800433c:	ffff0000 	.word	0xffff0000
 8004340:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004352:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043b8:	e0c4      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c0:	2200      	movs	r2, #0
 80043c2:	496c      	ldr	r1, [pc, #432]	@ (8004574 <HAL_I2C_Master_Receive+0x460>)
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 fa27 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e0cb      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	691a      	ldr	r2, [r3, #16]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ee:	b2d2      	uxtb	r2, r2
 80043f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	1c5a      	adds	r2, r3, #1
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800440c:	b29b      	uxth	r3, r3
 800440e:	3b01      	subs	r3, #1
 8004410:	b29a      	uxth	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441c:	2200      	movs	r2, #0
 800441e:	4955      	ldr	r1, [pc, #340]	@ (8004574 <HAL_I2C_Master_Receive+0x460>)
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f9f9 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e09d      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800443e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	691a      	ldr	r2, [r3, #16]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444a:	b2d2      	uxtb	r2, r2
 800444c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445c:	3b01      	subs	r3, #1
 800445e:	b29a      	uxth	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447c:	b2d2      	uxtb	r2, r2
 800447e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800449a:	b29b      	uxth	r3, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044a4:	e04e      	b.n	8004544 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f000 fb5e 	bl	8004b6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e058      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d124      	bne.n	8004544 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d107      	bne.n	8004512 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004510:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452e:	3b01      	subs	r3, #1
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453a:	b29b      	uxth	r3, r3
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004548:	2b00      	cmp	r3, #0
 800454a:	f47f aeb6 	bne.w	80042ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e000      	b.n	800456c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800456a:	2302      	movs	r3, #2
  }
}
 800456c:	4618      	mov	r0, r3
 800456e:	3728      	adds	r7, #40	@ 0x28
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	00010004 	.word	0x00010004

08004578 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af02      	add	r7, sp, #8
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	607a      	str	r2, [r7, #4]
 8004582:	603b      	str	r3, [r7, #0]
 8004584:	460b      	mov	r3, r1
 8004586:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2b08      	cmp	r3, #8
 8004592:	d006      	beq.n	80045a2 <I2C_MasterRequestWrite+0x2a>
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d003      	beq.n	80045a2 <I2C_MasterRequestWrite+0x2a>
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045a0:	d108      	bne.n	80045b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	e00b      	b.n	80045cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b8:	2b12      	cmp	r3, #18
 80045ba:	d107      	bne.n	80045cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 f91d 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00d      	beq.n	8004600 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045f2:	d103      	bne.n	80045fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e035      	b.n	800466c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004608:	d108      	bne.n	800461c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800460a:	897b      	ldrh	r3, [r7, #10]
 800460c:	b2db      	uxtb	r3, r3
 800460e:	461a      	mov	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004618:	611a      	str	r2, [r3, #16]
 800461a:	e01b      	b.n	8004654 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800461c:	897b      	ldrh	r3, [r7, #10]
 800461e:	11db      	asrs	r3, r3, #7
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f003 0306 	and.w	r3, r3, #6
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f063 030f 	orn	r3, r3, #15
 800462c:	b2da      	uxtb	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	490e      	ldr	r1, [pc, #56]	@ (8004674 <I2C_MasterRequestWrite+0xfc>)
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 f966 	bl	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e010      	b.n	800466c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800464a:	897b      	ldrh	r3, [r7, #10]
 800464c:	b2da      	uxtb	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	4907      	ldr	r1, [pc, #28]	@ (8004678 <I2C_MasterRequestWrite+0x100>)
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f000 f956 	bl	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	00010008 	.word	0x00010008
 8004678:	00010002 	.word	0x00010002

0800467c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af02      	add	r7, sp, #8
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	607a      	str	r2, [r7, #4]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	460b      	mov	r3, r1
 800468a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004690:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d006      	beq.n	80046b6 <I2C_MasterRequestRead+0x3a>
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d003      	beq.n	80046b6 <I2C_MasterRequestRead+0x3a>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046b4:	d108      	bne.n	80046c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e00b      	b.n	80046e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046cc:	2b11      	cmp	r3, #17
 80046ce:	d107      	bne.n	80046e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f893 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00d      	beq.n	8004714 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004706:	d103      	bne.n	8004710 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800470e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e079      	b.n	8004808 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800471c:	d108      	bne.n	8004730 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800471e:	897b      	ldrh	r3, [r7, #10]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	b2da      	uxtb	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	611a      	str	r2, [r3, #16]
 800472e:	e05f      	b.n	80047f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004730:	897b      	ldrh	r3, [r7, #10]
 8004732:	11db      	asrs	r3, r3, #7
 8004734:	b2db      	uxtb	r3, r3
 8004736:	f003 0306 	and.w	r3, r3, #6
 800473a:	b2db      	uxtb	r3, r3
 800473c:	f063 030f 	orn	r3, r3, #15
 8004740:	b2da      	uxtb	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	4930      	ldr	r1, [pc, #192]	@ (8004810 <I2C_MasterRequestRead+0x194>)
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f8dc 	bl	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e054      	b.n	8004808 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800475e:	897b      	ldrh	r3, [r7, #10]
 8004760:	b2da      	uxtb	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	4929      	ldr	r1, [pc, #164]	@ (8004814 <I2C_MasterRequestRead+0x198>)
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 f8cc 	bl	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e044      	b.n	8004808 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800477e:	2300      	movs	r3, #0
 8004780:	613b      	str	r3, [r7, #16]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f831 	bl	8004818 <I2C_WaitOnFlagUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00d      	beq.n	80047d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ca:	d103      	bne.n	80047d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047d2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e017      	b.n	8004808 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80047d8:	897b      	ldrh	r3, [r7, #10]
 80047da:	11db      	asrs	r3, r3, #7
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	f003 0306 	and.w	r3, r3, #6
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	f063 030e 	orn	r3, r3, #14
 80047e8:	b2da      	uxtb	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	4907      	ldr	r1, [pc, #28]	@ (8004814 <I2C_MasterRequestRead+0x198>)
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f888 	bl	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e000      	b.n	8004808 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	00010008 	.word	0x00010008
 8004814:	00010002 	.word	0x00010002

08004818 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	603b      	str	r3, [r7, #0]
 8004824:	4613      	mov	r3, r2
 8004826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004828:	e048      	b.n	80048bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d044      	beq.n	80048bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004832:	f7fe fe39 	bl	80034a8 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d302      	bcc.n	8004848 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d139      	bne.n	80048bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	0c1b      	lsrs	r3, r3, #16
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b01      	cmp	r3, #1
 8004850:	d10d      	bne.n	800486e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	43da      	mvns	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4013      	ands	r3, r2
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf0c      	ite	eq
 8004864:	2301      	moveq	r3, #1
 8004866:	2300      	movne	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	461a      	mov	r2, r3
 800486c:	e00c      	b.n	8004888 <I2C_WaitOnFlagUntilTimeout+0x70>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	43da      	mvns	r2, r3
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	4013      	ands	r3, r2
 800487a:	b29b      	uxth	r3, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	bf0c      	ite	eq
 8004880:	2301      	moveq	r3, #1
 8004882:	2300      	movne	r3, #0
 8004884:	b2db      	uxtb	r3, r3
 8004886:	461a      	mov	r2, r3
 8004888:	79fb      	ldrb	r3, [r7, #7]
 800488a:	429a      	cmp	r2, r3
 800488c:	d116      	bne.n	80048bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a8:	f043 0220 	orr.w	r2, r3, #32
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e023      	b.n	8004904 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	0c1b      	lsrs	r3, r3, #16
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d10d      	bne.n	80048e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	43da      	mvns	r2, r3
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	4013      	ands	r3, r2
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf0c      	ite	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2300      	movne	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	461a      	mov	r2, r3
 80048e0:	e00c      	b.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	43da      	mvns	r2, r3
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	4013      	ands	r3, r2
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	bf0c      	ite	eq
 80048f4:	2301      	moveq	r3, #1
 80048f6:	2300      	movne	r3, #0
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	461a      	mov	r2, r3
 80048fc:	79fb      	ldrb	r3, [r7, #7]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d093      	beq.n	800482a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800491a:	e071      	b.n	8004a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004926:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800492a:	d123      	bne.n	8004974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800493a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004944:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004960:	f043 0204 	orr.w	r2, r3, #4
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e067      	b.n	8004a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d041      	beq.n	8004a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800497c:	f7fe fd94 	bl	80034a8 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	429a      	cmp	r2, r3
 800498a:	d302      	bcc.n	8004992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d136      	bne.n	8004a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	0c1b      	lsrs	r3, r3, #16
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	d10c      	bne.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	43da      	mvns	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4013      	ands	r3, r2
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	bf14      	ite	ne
 80049ae:	2301      	movne	r3, #1
 80049b0:	2300      	moveq	r3, #0
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	e00b      	b.n	80049ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	43da      	mvns	r2, r3
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4013      	ands	r3, r2
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	bf14      	ite	ne
 80049c8:	2301      	movne	r3, #1
 80049ca:	2300      	moveq	r3, #0
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d016      	beq.n	8004a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	f043 0220 	orr.w	r2, r3, #32
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e021      	b.n	8004a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	0c1b      	lsrs	r3, r3, #16
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d10c      	bne.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	43da      	mvns	r2, r3
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	4013      	ands	r3, r2
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bf14      	ite	ne
 8004a1c:	2301      	movne	r3, #1
 8004a1e:	2300      	moveq	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	e00b      	b.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	43da      	mvns	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	bf14      	ite	ne
 8004a36:	2301      	movne	r3, #1
 8004a38:	2300      	moveq	r3, #0
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f47f af6d 	bne.w	800491c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a58:	e034      	b.n	8004ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f000 f8e3 	bl	8004c26 <I2C_IsAcknowledgeFailed>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e034      	b.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a70:	d028      	beq.n	8004ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a72:	f7fe fd19 	bl	80034a8 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d302      	bcc.n	8004a88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d11d      	bne.n	8004ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a92:	2b80      	cmp	r3, #128	@ 0x80
 8004a94:	d016      	beq.n	8004ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab0:	f043 0220 	orr.w	r2, r3, #32
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e007      	b.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	695b      	ldr	r3, [r3, #20]
 8004aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ace:	2b80      	cmp	r3, #128	@ 0x80
 8004ad0:	d1c3      	bne.n	8004a5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3710      	adds	r7, #16
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ae8:	e034      	b.n	8004b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 f89b 	bl	8004c26 <I2C_IsAcknowledgeFailed>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e034      	b.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b00:	d028      	beq.n	8004b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b02:	f7fe fcd1 	bl	80034a8 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d302      	bcc.n	8004b18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d11d      	bne.n	8004b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d016      	beq.n	8004b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b40:	f043 0220 	orr.w	r2, r3, #32
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e007      	b.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d1c3      	bne.n	8004aea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b78:	e049      	b.n	8004c0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b10      	cmp	r3, #16
 8004b86:	d119      	bne.n	8004bbc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0210 	mvn.w	r2, #16
 8004b90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e030      	b.n	8004c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bbc:	f7fe fc74 	bl	80034a8 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d302      	bcc.n	8004bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d11d      	bne.n	8004c0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bdc:	2b40      	cmp	r3, #64	@ 0x40
 8004bde:	d016      	beq.n	8004c0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfa:	f043 0220 	orr.w	r2, r3, #32
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e007      	b.n	8004c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c18:	2b40      	cmp	r3, #64	@ 0x40
 8004c1a:	d1ae      	bne.n	8004b7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3710      	adds	r7, #16
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c3c:	d11b      	bne.n	8004c76 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c46:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	f043 0204 	orr.w	r2, r3, #4
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bc80      	pop	{r7}
 8004c80:	4770      	bx	lr

08004c82 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b086      	sub	sp, #24
 8004c86:	af02      	add	r7, sp, #8
 8004c88:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d101      	bne.n	8004c94 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e101      	b.n	8004e98 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7fe f99e 	bl	8002ff0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2203      	movs	r2, #3
 8004cb8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cc2:	d102      	bne.n	8004cca <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f003 f873 	bl	8007dba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6818      	ldr	r0, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	7c1a      	ldrb	r2, [r3, #16]
 8004cdc:	f88d 2000 	strb.w	r2, [sp]
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ce4:	f003 f810 	bl	8007d08 <USB_CoreInit>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d005      	beq.n	8004cfa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2202      	movs	r2, #2
 8004cf2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e0ce      	b.n	8004e98 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2100      	movs	r1, #0
 8004d00:	4618      	mov	r0, r3
 8004d02:	f003 f86a 	bl	8007dda <USB_SetCurrentMode>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d005      	beq.n	8004d18 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e0bf      	b.n	8004e98 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d18:	2300      	movs	r3, #0
 8004d1a:	73fb      	strb	r3, [r7, #15]
 8004d1c:	e04a      	b.n	8004db4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d1e:	7bfa      	ldrb	r2, [r7, #15]
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	4613      	mov	r3, r2
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	4413      	add	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	3315      	adds	r3, #21
 8004d2e:	2201      	movs	r2, #1
 8004d30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d32:	7bfa      	ldrb	r2, [r7, #15]
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	4413      	add	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	3314      	adds	r3, #20
 8004d42:	7bfa      	ldrb	r2, [r7, #15]
 8004d44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d46:	7bfa      	ldrb	r2, [r7, #15]
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	b298      	uxth	r0, r3
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	332e      	adds	r3, #46	@ 0x2e
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d5e:	7bfa      	ldrb	r2, [r7, #15]
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	4613      	mov	r3, r2
 8004d64:	00db      	lsls	r3, r3, #3
 8004d66:	4413      	add	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	440b      	add	r3, r1
 8004d6c:	3318      	adds	r3, #24
 8004d6e:	2200      	movs	r2, #0
 8004d70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d72:	7bfa      	ldrb	r2, [r7, #15]
 8004d74:	6879      	ldr	r1, [r7, #4]
 8004d76:	4613      	mov	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	440b      	add	r3, r1
 8004d80:	331c      	adds	r3, #28
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d86:	7bfa      	ldrb	r2, [r7, #15]
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	4413      	add	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	440b      	add	r3, r1
 8004d94:	3320      	adds	r3, #32
 8004d96:	2200      	movs	r2, #0
 8004d98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d9a:	7bfa      	ldrb	r2, [r7, #15]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	4413      	add	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	3324      	adds	r3, #36	@ 0x24
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dae:	7bfb      	ldrb	r3, [r7, #15]
 8004db0:	3301      	adds	r3, #1
 8004db2:	73fb      	strb	r3, [r7, #15]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	791b      	ldrb	r3, [r3, #4]
 8004db8:	7bfa      	ldrb	r2, [r7, #15]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d3af      	bcc.n	8004d1e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	73fb      	strb	r3, [r7, #15]
 8004dc2:	e044      	b.n	8004e4e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004dc4:	7bfa      	ldrb	r2, [r7, #15]
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004dda:	7bfa      	ldrb	r2, [r7, #15]
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	4613      	mov	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004dec:	7bfa      	ldrb	r2, [r7, #15]
 8004dee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004df0:	7bfa      	ldrb	r2, [r7, #15]
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	4413      	add	r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e02:	2200      	movs	r2, #0
 8004e04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e06:	7bfa      	ldrb	r2, [r7, #15]
 8004e08:	6879      	ldr	r1, [r7, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	00db      	lsls	r3, r3, #3
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	440b      	add	r3, r1
 8004e14:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e1c:	7bfa      	ldrb	r2, [r7, #15]
 8004e1e:	6879      	ldr	r1, [r7, #4]
 8004e20:	4613      	mov	r3, r2
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	4413      	add	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	440b      	add	r3, r1
 8004e2a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e32:	7bfa      	ldrb	r2, [r7, #15]
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	73fb      	strb	r3, [r7, #15]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	791b      	ldrb	r3, [r3, #4]
 8004e52:	7bfa      	ldrb	r2, [r7, #15]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d3b5      	bcc.n	8004dc4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6818      	ldr	r0, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	7c1a      	ldrb	r2, [r3, #16]
 8004e60:	f88d 2000 	strb.w	r2, [sp]
 8004e64:	3304      	adds	r3, #4
 8004e66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e68:	f003 f804 	bl	8007e74 <USB_DevInit>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2202      	movs	r2, #2
 8004e76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e00c      	b.n	8004e98 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f003 f9c9 	bl	8008228 <USB_DevDisconnect>

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	@ 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e23b      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d050      	beq.n	8004f60 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ebe:	4b9e      	ldr	r3, [pc, #632]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d00c      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004eca:	4b9b      	ldr	r3, [pc, #620]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d112      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ed6:	4b98      	ldr	r3, [pc, #608]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ede:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ee2:	d10b      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee4:	4b94      	ldr	r3, [pc, #592]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d036      	beq.n	8004f5e <HAL_RCC_OscConfig+0xbe>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d132      	bne.n	8004f5e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e216      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	4b8e      	ldr	r3, [pc, #568]	@ (800513c <HAL_RCC_OscConfig+0x29c>)
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d013      	beq.n	8004f36 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0e:	f7fe facb 	bl	80034a8 <HAL_GetTick>
 8004f12:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f14:	e008      	b.n	8004f28 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f16:	f7fe fac7 	bl	80034a8 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	6a3b      	ldr	r3, [r7, #32]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b64      	cmp	r3, #100	@ 0x64
 8004f22:	d901      	bls.n	8004f28 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e200      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f28:	4b83      	ldr	r3, [pc, #524]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d0f0      	beq.n	8004f16 <HAL_RCC_OscConfig+0x76>
 8004f34:	e014      	b.n	8004f60 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f36:	f7fe fab7 	bl	80034a8 <HAL_GetTick>
 8004f3a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f3c:	e008      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f3e:	f7fe fab3 	bl	80034a8 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	2b64      	cmp	r3, #100	@ 0x64
 8004f4a:	d901      	bls.n	8004f50 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e1ec      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f50:	4b79      	ldr	r3, [pc, #484]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f0      	bne.n	8004f3e <HAL_RCC_OscConfig+0x9e>
 8004f5c:	e000      	b.n	8004f60 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d077      	beq.n	800505c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f6c:	4b72      	ldr	r3, [pc, #456]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 030c 	and.w	r3, r3, #12
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00b      	beq.n	8004f90 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f78:	4b6f      	ldr	r3, [pc, #444]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f80:	2b08      	cmp	r3, #8
 8004f82:	d126      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f84:	4b6c      	ldr	r3, [pc, #432]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d120      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f90:	4b69      	ldr	r3, [pc, #420]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x108>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d001      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e1c0      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa8:	4b63      	ldr	r3, [pc, #396]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	21f8      	movs	r1, #248	@ 0xf8
 8004fb6:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb8:	68f9      	ldr	r1, [r7, #12]
 8004fba:	fa91 f1a1 	rbit	r1, r1
 8004fbe:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004fc0:	6939      	ldr	r1, [r7, #16]
 8004fc2:	fab1 f181 	clz	r1, r1
 8004fc6:	b2c9      	uxtb	r1, r1
 8004fc8:	408b      	lsls	r3, r1
 8004fca:	495b      	ldr	r1, [pc, #364]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fd0:	e044      	b.n	800505c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d02a      	beq.n	8005030 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fda:	4b59      	ldr	r3, [pc, #356]	@ (8005140 <HAL_RCC_OscConfig+0x2a0>)
 8004fdc:	2201      	movs	r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7fe fa62 	bl	80034a8 <HAL_GetTick>
 8004fe4:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fe8:	f7fe fa5e 	bl	80034a8 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e197      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ffa:	4b4f      	ldr	r3, [pc, #316]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005006:	4b4c      	ldr	r3, [pc, #304]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	21f8      	movs	r1, #248	@ 0xf8
 8005014:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	6979      	ldr	r1, [r7, #20]
 8005018:	fa91 f1a1 	rbit	r1, r1
 800501c:	61b9      	str	r1, [r7, #24]
  return result;
 800501e:	69b9      	ldr	r1, [r7, #24]
 8005020:	fab1 f181 	clz	r1, r1
 8005024:	b2c9      	uxtb	r1, r1
 8005026:	408b      	lsls	r3, r1
 8005028:	4943      	ldr	r1, [pc, #268]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 800502a:	4313      	orrs	r3, r2
 800502c:	600b      	str	r3, [r1, #0]
 800502e:	e015      	b.n	800505c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005030:	4b43      	ldr	r3, [pc, #268]	@ (8005140 <HAL_RCC_OscConfig+0x2a0>)
 8005032:	2200      	movs	r2, #0
 8005034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005036:	f7fe fa37 	bl	80034a8 <HAL_GetTick>
 800503a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800503c:	e008      	b.n	8005050 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800503e:	f7fe fa33 	bl	80034a8 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e16c      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005050:	4b39      	ldr	r3, [pc, #228]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1f0      	bne.n	800503e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0308 	and.w	r3, r3, #8
 8005064:	2b00      	cmp	r3, #0
 8005066:	d030      	beq.n	80050ca <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d016      	beq.n	800509e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005070:	4b34      	ldr	r3, [pc, #208]	@ (8005144 <HAL_RCC_OscConfig+0x2a4>)
 8005072:	2201      	movs	r2, #1
 8005074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005076:	f7fe fa17 	bl	80034a8 <HAL_GetTick>
 800507a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800507c:	e008      	b.n	8005090 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800507e:	f7fe fa13 	bl	80034a8 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d901      	bls.n	8005090 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e14c      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005090:	4b29      	ldr	r3, [pc, #164]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 8005092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0f0      	beq.n	800507e <HAL_RCC_OscConfig+0x1de>
 800509c:	e015      	b.n	80050ca <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800509e:	4b29      	ldr	r3, [pc, #164]	@ (8005144 <HAL_RCC_OscConfig+0x2a4>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a4:	f7fe fa00 	bl	80034a8 <HAL_GetTick>
 80050a8:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ac:	f7fe f9fc 	bl	80034a8 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e135      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050be:	4b1e      	ldr	r3, [pc, #120]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 80050c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1f0      	bne.n	80050ac <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 8087 	beq.w	80051e6 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050d8:	2300      	movs	r3, #0
 80050da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050de:	4b16      	ldr	r3, [pc, #88]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 80050e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d110      	bne.n	800510c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ea:	2300      	movs	r3, #0
 80050ec:	60bb      	str	r3, [r7, #8]
 80050ee:	4b12      	ldr	r3, [pc, #72]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f2:	4a11      	ldr	r2, [pc, #68]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 80050f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80050fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005138 <HAL_RCC_OscConfig+0x298>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005102:	60bb      	str	r3, [r7, #8]
 8005104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005106:	2301      	movs	r3, #1
 8005108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800510c:	4b0e      	ldr	r3, [pc, #56]	@ (8005148 <HAL_RCC_OscConfig+0x2a8>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a0d      	ldr	r2, [pc, #52]	@ (8005148 <HAL_RCC_OscConfig+0x2a8>)
 8005112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005116:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005118:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <HAL_RCC_OscConfig+0x2a8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d122      	bne.n	800516a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005124:	4b08      	ldr	r3, [pc, #32]	@ (8005148 <HAL_RCC_OscConfig+0x2a8>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a07      	ldr	r2, [pc, #28]	@ (8005148 <HAL_RCC_OscConfig+0x2a8>)
 800512a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800512e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005130:	f7fe f9ba 	bl	80034a8 <HAL_GetTick>
 8005134:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005136:	e012      	b.n	800515e <HAL_RCC_OscConfig+0x2be>
 8005138:	40023800 	.word	0x40023800
 800513c:	40023802 	.word	0x40023802
 8005140:	42470000 	.word	0x42470000
 8005144:	42470e80 	.word	0x42470e80
 8005148:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800514c:	f7fe f9ac 	bl	80034a8 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	6a3b      	ldr	r3, [r7, #32]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e0e5      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800515e:	4b75      	ldr	r3, [pc, #468]	@ (8005334 <HAL_RCC_OscConfig+0x494>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	4b72      	ldr	r3, [pc, #456]	@ (8005338 <HAL_RCC_OscConfig+0x498>)
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d015      	beq.n	80051a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517c:	f7fe f994 	bl	80034a8 <HAL_GetTick>
 8005180:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fe f990 	bl	80034a8 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0c7      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519a:	4b68      	ldr	r3, [pc, #416]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ee      	beq.n	8005184 <HAL_RCC_OscConfig+0x2e4>
 80051a6:	e014      	b.n	80051d2 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a8:	f7fe f97e 	bl	80034a8 <HAL_GetTick>
 80051ac:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051b0:	f7fe f97a 	bl	80034a8 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e0b1      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c6:	4b5d      	ldr	r3, [pc, #372]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80051c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1ee      	bne.n	80051b0 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d105      	bne.n	80051e6 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051da:	4b58      	ldr	r3, [pc, #352]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051de:	4a57      	ldr	r2, [pc, #348]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80051e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051e4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 809c 	beq.w	8005328 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051f0:	4b52      	ldr	r3, [pc, #328]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 030c 	and.w	r3, r3, #12
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d061      	beq.n	80052c0 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d146      	bne.n	8005292 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005204:	4b4e      	ldr	r3, [pc, #312]	@ (8005340 <HAL_RCC_OscConfig+0x4a0>)
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800520a:	f7fe f94d 	bl	80034a8 <HAL_GetTick>
 800520e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005210:	e008      	b.n	8005224 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005212:	f7fe f949 	bl	80034a8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b64      	cmp	r3, #100	@ 0x64
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e082      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005224:	4b45      	ldr	r3, [pc, #276]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f0      	bne.n	8005212 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005230:	4b42      	ldr	r3, [pc, #264]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	4b43      	ldr	r3, [pc, #268]	@ (8005344 <HAL_RCC_OscConfig+0x4a4>)
 8005236:	4013      	ands	r3, r2
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	69d1      	ldr	r1, [r2, #28]
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6a12      	ldr	r2, [r2, #32]
 8005240:	4311      	orrs	r1, r2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005246:	0192      	lsls	r2, r2, #6
 8005248:	4311      	orrs	r1, r2
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800524e:	0612      	lsls	r2, r2, #24
 8005250:	4311      	orrs	r1, r2
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005256:	0852      	lsrs	r2, r2, #1
 8005258:	3a01      	subs	r2, #1
 800525a:	0412      	lsls	r2, r2, #16
 800525c:	430a      	orrs	r2, r1
 800525e:	4937      	ldr	r1, [pc, #220]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 8005260:	4313      	orrs	r3, r2
 8005262:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005264:	4b36      	ldr	r3, [pc, #216]	@ (8005340 <HAL_RCC_OscConfig+0x4a0>)
 8005266:	2201      	movs	r2, #1
 8005268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526a:	f7fe f91d 	bl	80034a8 <HAL_GetTick>
 800526e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005270:	e008      	b.n	8005284 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005272:	f7fe f919 	bl	80034a8 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b64      	cmp	r3, #100	@ 0x64
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e052      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005284:	4b2d      	ldr	r3, [pc, #180]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0f0      	beq.n	8005272 <HAL_RCC_OscConfig+0x3d2>
 8005290:	e04a      	b.n	8005328 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005292:	4b2b      	ldr	r3, [pc, #172]	@ (8005340 <HAL_RCC_OscConfig+0x4a0>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7fe f906 	bl	80034a8 <HAL_GetTick>
 800529c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052a0:	f7fe f902 	bl	80034a8 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	@ 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e03b      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052b2:	4b22      	ldr	r3, [pc, #136]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x400>
 80052be:	e033      	b.n	8005328 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e02e      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80052cc:	4b1b      	ldr	r3, [pc, #108]	@ (800533c <HAL_RCC_OscConfig+0x49c>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	69db      	ldr	r3, [r3, #28]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d121      	bne.n	8005324 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d11a      	bne.n	8005324 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052ee:	69fa      	ldr	r2, [r7, #28]
 80052f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052f4:	4013      	ands	r3, r2
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052fa:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d111      	bne.n	8005324 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530a:	085b      	lsrs	r3, r3, #1
 800530c:	3b01      	subs	r3, #1
 800530e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005310:	429a      	cmp	r2, r3
 8005312:	d107      	bne.n	8005324 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005320:	429a      	cmp	r2, r3
 8005322:	d001      	beq.n	8005328 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3728      	adds	r7, #40	@ 0x28
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40007000 	.word	0x40007000
 8005338:	40023870 	.word	0x40023870
 800533c:	40023800 	.word	0x40023800
 8005340:	42470060 	.word	0x42470060
 8005344:	f0bc8000 	.word	0xf0bc8000

08005348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e0d2      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800535c:	4b6b      	ldr	r3, [pc, #428]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 030f 	and.w	r3, r3, #15
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d90c      	bls.n	8005384 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800536a:	4b68      	ldr	r3, [pc, #416]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 800536c:	683a      	ldr	r2, [r7, #0]
 800536e:	b2d2      	uxtb	r2, r2
 8005370:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005372:	4b66      	ldr	r3, [pc, #408]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d001      	beq.n	8005384 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e0be      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d020      	beq.n	80053d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800539c:	4b5c      	ldr	r3, [pc, #368]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	4a5b      	ldr	r2, [pc, #364]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80053a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0308 	and.w	r3, r3, #8
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d005      	beq.n	80053c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80053b4:	4b56      	ldr	r3, [pc, #344]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	4a55      	ldr	r2, [pc, #340]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80053be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053c0:	4b53      	ldr	r3, [pc, #332]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	4950      	ldr	r1, [pc, #320]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d040      	beq.n	8005460 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d107      	bne.n	80053f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053e6:	4b4a      	ldr	r3, [pc, #296]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d115      	bne.n	800541e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e085      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d107      	bne.n	800540e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053fe:	4b44      	ldr	r3, [pc, #272]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e079      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540e:	4b40      	ldr	r3, [pc, #256]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e071      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800541e:	4b3c      	ldr	r3, [pc, #240]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f023 0203 	bic.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	4939      	ldr	r1, [pc, #228]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 800542c:	4313      	orrs	r3, r2
 800542e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005430:	f7fe f83a 	bl	80034a8 <HAL_GetTick>
 8005434:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005436:	e00a      	b.n	800544e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005438:	f7fe f836 	bl	80034a8 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e059      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	4b30      	ldr	r3, [pc, #192]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 020c 	and.w	r2, r3, #12
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	429a      	cmp	r2, r3
 800545e:	d1eb      	bne.n	8005438 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005460:	4b2a      	ldr	r3, [pc, #168]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 030f 	and.w	r3, r3, #15
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20c      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546e:	4b27      	ldr	r3, [pc, #156]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b25      	ldr	r3, [pc, #148]	@ (800550c <HAL_RCC_ClockConfig+0x1c4>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e03c      	b.n	8005502 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005494:	4b1e      	ldr	r3, [pc, #120]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	491b      	ldr	r1, [pc, #108]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054b2:	4b17      	ldr	r3, [pc, #92]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	4913      	ldr	r1, [pc, #76]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80054c6:	f000 f837 	bl	8005538 <HAL_RCC_GetSysClockFreq>
 80054ca:	4601      	mov	r1, r0
 80054cc:	4b10      	ldr	r3, [pc, #64]	@ (8005510 <HAL_RCC_ClockConfig+0x1c8>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054d4:	22f0      	movs	r2, #240	@ 0xf0
 80054d6:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	fa92 f2a2 	rbit	r2, r2
 80054de:	613a      	str	r2, [r7, #16]
  return result;
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	fab2 f282 	clz	r2, r2
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	40d3      	lsrs	r3, r2
 80054ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005514 <HAL_RCC_ClockConfig+0x1cc>)
 80054ec:	5cd3      	ldrb	r3, [r2, r3]
 80054ee:	fa21 f303 	lsr.w	r3, r1, r3
 80054f2:	4a09      	ldr	r2, [pc, #36]	@ (8005518 <HAL_RCC_ClockConfig+0x1d0>)
 80054f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054f6:	4b09      	ldr	r3, [pc, #36]	@ (800551c <HAL_RCC_ClockConfig+0x1d4>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd ff92 	bl	8003424 <HAL_InitTick>

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40023c00 	.word	0x40023c00
 8005510:	40023800 	.word	0x40023800
 8005514:	0800c9b0 	.word	0x0800c9b0
 8005518:	20000034 	.word	0x20000034
 800551c:	20000038 	.word	0x20000038

08005520 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005524:	4b03      	ldr	r3, [pc, #12]	@ (8005534 <HAL_RCC_EnableCSS+0x14>)
 8005526:	2201      	movs	r2, #1
 8005528:	601a      	str	r2, [r3, #0]
}
 800552a:	bf00      	nop
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	4247004c 	.word	0x4247004c

08005538 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800553c:	b090      	sub	sp, #64	@ 0x40
 800553e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	637b      	str	r3, [r7, #52]	@ 0x34
 8005544:	2300      	movs	r3, #0
 8005546:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005548:	2300      	movs	r3, #0
 800554a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005550:	4b59      	ldr	r3, [pc, #356]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 030c 	and.w	r3, r3, #12
 8005558:	2b08      	cmp	r3, #8
 800555a:	d00d      	beq.n	8005578 <HAL_RCC_GetSysClockFreq+0x40>
 800555c:	2b08      	cmp	r3, #8
 800555e:	f200 80a2 	bhi.w	80056a6 <HAL_RCC_GetSysClockFreq+0x16e>
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_RCC_GetSysClockFreq+0x34>
 8005566:	2b04      	cmp	r3, #4
 8005568:	d003      	beq.n	8005572 <HAL_RCC_GetSysClockFreq+0x3a>
 800556a:	e09c      	b.n	80056a6 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800556c:	4b53      	ldr	r3, [pc, #332]	@ (80056bc <HAL_RCC_GetSysClockFreq+0x184>)
 800556e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005570:	e09c      	b.n	80056ac <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005572:	4b53      	ldr	r3, [pc, #332]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005574:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005576:	e099      	b.n	80056ac <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005578:	4b4f      	ldr	r3, [pc, #316]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005580:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005582:	4b4d      	ldr	r3, [pc, #308]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d027      	beq.n	80055de <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800558e:	4b4a      	ldr	r3, [pc, #296]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	099b      	lsrs	r3, r3, #6
 8005594:	2200      	movs	r2, #0
 8005596:	623b      	str	r3, [r7, #32]
 8005598:	627a      	str	r2, [r7, #36]	@ 0x24
 800559a:	6a3b      	ldr	r3, [r7, #32]
 800559c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80055a0:	2100      	movs	r1, #0
 80055a2:	4b47      	ldr	r3, [pc, #284]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80055a4:	fb03 f201 	mul.w	r2, r3, r1
 80055a8:	2300      	movs	r3, #0
 80055aa:	fb00 f303 	mul.w	r3, r0, r3
 80055ae:	4413      	add	r3, r2
 80055b0:	4a43      	ldr	r2, [pc, #268]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80055b2:	fba0 2102 	umull	r2, r1, r0, r2
 80055b6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80055b8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80055ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055bc:	4413      	add	r3, r2
 80055be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c2:	2200      	movs	r2, #0
 80055c4:	61bb      	str	r3, [r7, #24]
 80055c6:	61fa      	str	r2, [r7, #28]
 80055c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055cc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80055d0:	f7fb fb56 	bl	8000c80 <__aeabi_uldivmod>
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	4613      	mov	r3, r2
 80055da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055dc:	e055      	b.n	800568a <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055de:	4b36      	ldr	r3, [pc, #216]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	099b      	lsrs	r3, r3, #6
 80055e4:	2200      	movs	r2, #0
 80055e6:	613b      	str	r3, [r7, #16]
 80055e8:	617a      	str	r2, [r7, #20]
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80055f0:	f04f 0b00 	mov.w	fp, #0
 80055f4:	4652      	mov	r2, sl
 80055f6:	465b      	mov	r3, fp
 80055f8:	f04f 0000 	mov.w	r0, #0
 80055fc:	f04f 0100 	mov.w	r1, #0
 8005600:	0159      	lsls	r1, r3, #5
 8005602:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005606:	0150      	lsls	r0, r2, #5
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	ebb2 080a 	subs.w	r8, r2, sl
 8005610:	eb63 090b 	sbc.w	r9, r3, fp
 8005614:	f04f 0200 	mov.w	r2, #0
 8005618:	f04f 0300 	mov.w	r3, #0
 800561c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005620:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005624:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005628:	ebb2 0408 	subs.w	r4, r2, r8
 800562c:	eb63 0509 	sbc.w	r5, r3, r9
 8005630:	f04f 0200 	mov.w	r2, #0
 8005634:	f04f 0300 	mov.w	r3, #0
 8005638:	00eb      	lsls	r3, r5, #3
 800563a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800563e:	00e2      	lsls	r2, r4, #3
 8005640:	4614      	mov	r4, r2
 8005642:	461d      	mov	r5, r3
 8005644:	eb14 030a 	adds.w	r3, r4, sl
 8005648:	603b      	str	r3, [r7, #0]
 800564a:	eb45 030b 	adc.w	r3, r5, fp
 800564e:	607b      	str	r3, [r7, #4]
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	f04f 0300 	mov.w	r3, #0
 8005658:	e9d7 4500 	ldrd	r4, r5, [r7]
 800565c:	4629      	mov	r1, r5
 800565e:	028b      	lsls	r3, r1, #10
 8005660:	4620      	mov	r0, r4
 8005662:	4629      	mov	r1, r5
 8005664:	4604      	mov	r4, r0
 8005666:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800566a:	4601      	mov	r1, r0
 800566c:	028a      	lsls	r2, r1, #10
 800566e:	4610      	mov	r0, r2
 8005670:	4619      	mov	r1, r3
 8005672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005674:	2200      	movs	r2, #0
 8005676:	60bb      	str	r3, [r7, #8]
 8005678:	60fa      	str	r2, [r7, #12]
 800567a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800567e:	f7fb faff 	bl	8000c80 <__aeabi_uldivmod>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	4613      	mov	r3, r2
 8005688:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800568a:	4b0b      	ldr	r3, [pc, #44]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	0c1b      	lsrs	r3, r3, #16
 8005690:	f003 0303 	and.w	r3, r3, #3
 8005694:	3301      	adds	r3, #1
 8005696:	005b      	lsls	r3, r3, #1
 8005698:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800569a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569e:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056a4:	e002      	b.n	80056ac <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056a6:	4b05      	ldr	r3, [pc, #20]	@ (80056bc <HAL_RCC_GetSysClockFreq+0x184>)
 80056a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3740      	adds	r7, #64	@ 0x40
 80056b2:	46bd      	mov	sp, r7
 80056b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056b8:	40023800 	.word	0x40023800
 80056bc:	00f42400 	.word	0x00f42400
 80056c0:	00b71b00 	.word	0x00b71b00

080056c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c8:	4b02      	ldr	r3, [pc, #8]	@ (80056d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80056ca:	681b      	ldr	r3, [r3, #0]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bc80      	pop	{r7}
 80056d2:	4770      	bx	lr
 80056d4:	20000034 	.word	0x20000034

080056d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80056de:	f7ff fff1 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 80056e2:	4601      	mov	r1, r0
 80056e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005714 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80056ec:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 80056f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	fa92 f2a2 	rbit	r2, r2
 80056f8:	603a      	str	r2, [r7, #0]
  return result;
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	fab2 f282 	clz	r2, r2
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	40d3      	lsrs	r3, r2
 8005704:	4a04      	ldr	r2, [pc, #16]	@ (8005718 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005706:	5cd3      	ldrb	r3, [r2, r3]
 8005708:	fa21 f303 	lsr.w	r3, r1, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	40023800 	.word	0x40023800
 8005718:	0800c9c0 	.word	0x0800c9c0

0800571c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005722:	f7ff ffcf 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 8005726:	4601      	mov	r1, r0
 8005728:	4b0b      	ldr	r3, [pc, #44]	@ (8005758 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8005730:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8005734:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	fa92 f2a2 	rbit	r2, r2
 800573c:	603a      	str	r2, [r7, #0]
  return result;
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	fab2 f282 	clz	r2, r2
 8005744:	b2d2      	uxtb	r2, r2
 8005746:	40d3      	lsrs	r3, r2
 8005748:	4a04      	ldr	r2, [pc, #16]	@ (800575c <HAL_RCC_GetPCLK2Freq+0x40>)
 800574a:	5cd3      	ldrb	r3, [r2, r3]
 800574c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005750:	4618      	mov	r0, r3
 8005752:	3708      	adds	r7, #8
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	40023800 	.word	0x40023800
 800575c:	0800c9c0 	.word	0x0800c9c0

08005760 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005764:	4b06      	ldr	r3, [pc, #24]	@ (8005780 <HAL_RCC_NMI_IRQHandler+0x20>)
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576c:	2b80      	cmp	r3, #128	@ 0x80
 800576e:	d104      	bne.n	800577a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005770:	f000 f80a 	bl	8005788 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005774:	4b03      	ldr	r3, [pc, #12]	@ (8005784 <HAL_RCC_NMI_IRQHandler+0x24>)
 8005776:	2280      	movs	r2, #128	@ 0x80
 8005778:	701a      	strb	r2, [r3, #0]
  }
}
 800577a:	bf00      	nop
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40023800 	.word	0x40023800
 8005784:	4002380e 	.word	0x4002380e

08005788 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005788:	b480      	push	{r7}
 800578a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e07b      	b.n	800589e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d108      	bne.n	80057c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057b6:	d009      	beq.n	80057cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	61da      	str	r2, [r3, #28]
 80057be:	e005      	b.n	80057cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fd fb10 	bl	8002e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005802:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800581e:	431a      	orrs	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005846:	431a      	orrs	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005850:	ea42 0103 	orr.w	r1, r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005858:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	430a      	orrs	r2, r1
 8005862:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	0c1b      	lsrs	r3, r3, #16
 800586a:	f003 0104 	and.w	r1, r3, #4
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	f003 0210 	and.w	r2, r3, #16
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	430a      	orrs	r2, r1
 800587c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69da      	ldr	r2, [r3, #28]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800588c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b088      	sub	sp, #32
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	603b      	str	r3, [r7, #0]
 80058b2:	4613      	mov	r3, r2
 80058b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058b6:	f7fd fdf7 	bl	80034a8 <HAL_GetTick>
 80058ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80058bc:	88fb      	ldrh	r3, [r7, #6]
 80058be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d001      	beq.n	80058d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80058cc:	2302      	movs	r3, #2
 80058ce:	e12a      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <HAL_SPI_Transmit+0x36>
 80058d6:	88fb      	ldrh	r3, [r7, #6]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d101      	bne.n	80058e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e122      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d101      	bne.n	80058ee <HAL_SPI_Transmit+0x48>
 80058ea:	2302      	movs	r3, #2
 80058ec:	e11b      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2203      	movs	r2, #3
 80058fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	88fa      	ldrh	r2, [r7, #6]
 800590e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	88fa      	ldrh	r2, [r7, #6]
 8005914:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800593c:	d10f      	bne.n	800595e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800594c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800595c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005968:	2b40      	cmp	r3, #64	@ 0x40
 800596a:	d007      	beq.n	800597c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800597a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005984:	d152      	bne.n	8005a2c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <HAL_SPI_Transmit+0xee>
 800598e:	8b7b      	ldrh	r3, [r7, #26]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d145      	bne.n	8005a20 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005998:	881a      	ldrh	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059a4:	1c9a      	adds	r2, r3, #2
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059b8:	e032      	b.n	8005a20 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b02      	cmp	r3, #2
 80059c6:	d112      	bne.n	80059ee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059cc:	881a      	ldrh	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d8:	1c9a      	adds	r2, r3, #2
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80059ec:	e018      	b.n	8005a20 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059ee:	f7fd fd5b 	bl	80034a8 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	683a      	ldr	r2, [r7, #0]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d803      	bhi.n	8005a06 <HAL_SPI_Transmit+0x160>
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d102      	bne.n	8005a0c <HAL_SPI_Transmit+0x166>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d109      	bne.n	8005a20 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e082      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1c7      	bne.n	80059ba <HAL_SPI_Transmit+0x114>
 8005a2a:	e053      	b.n	8005ad4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_SPI_Transmit+0x194>
 8005a34:	8b7b      	ldrh	r3, [r7, #26]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d147      	bne.n	8005aca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	330c      	adds	r3, #12
 8005a44:	7812      	ldrb	r2, [r2, #0]
 8005a46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a60:	e033      	b.n	8005aca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d113      	bne.n	8005a98 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	7812      	ldrb	r2, [r2, #0]
 8005a7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a96:	e018      	b.n	8005aca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a98:	f7fd fd06 	bl	80034a8 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d803      	bhi.n	8005ab0 <HAL_SPI_Transmit+0x20a>
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aae:	d102      	bne.n	8005ab6 <HAL_SPI_Transmit+0x210>
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d109      	bne.n	8005aca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e02d      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1c6      	bne.n	8005a62 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ad4:	69fa      	ldr	r2, [r7, #28]
 8005ad6:	6839      	ldr	r1, [r7, #0]
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 fba8 	bl	800622e <SPI_EndRxTxTransaction>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10a      	bne.n	8005b08 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005af2:	2300      	movs	r3, #0
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	617b      	str	r3, [r7, #20]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e000      	b.n	8005b26 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005b24:	2300      	movs	r3, #0
  }
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3720      	adds	r7, #32
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b088      	sub	sp, #32
 8005b32:	af02      	add	r7, sp, #8
 8005b34:	60f8      	str	r0, [r7, #12]
 8005b36:	60b9      	str	r1, [r7, #8]
 8005b38:	603b      	str	r3, [r7, #0]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d001      	beq.n	8005b4e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e104      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b56:	d112      	bne.n	8005b7e <HAL_SPI_Receive+0x50>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10e      	bne.n	8005b7e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2204      	movs	r2, #4
 8005b64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b68:	88fa      	ldrh	r2, [r7, #6]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	9300      	str	r3, [sp, #0]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	68b9      	ldr	r1, [r7, #8]
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f000 f8f3 	bl	8005d60 <HAL_SPI_TransmitReceive>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	e0ec      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b7e:	f7fd fc93 	bl	80034a8 <HAL_GetTick>
 8005b82:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_SPI_Receive+0x62>
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0e1      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_SPI_Receive+0x74>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e0da      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2204      	movs	r2, #4
 8005bae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	88fa      	ldrh	r2, [r7, #6]
 8005bc2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	88fa      	ldrh	r2, [r7, #6]
 8005bc8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bf0:	d10f      	bne.n	8005c12 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c10:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1c:	2b40      	cmp	r3, #64	@ 0x40
 8005c1e:	d007      	beq.n	8005c30 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c2e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d170      	bne.n	8005d1a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c38:	e035      	b.n	8005ca6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d115      	bne.n	8005c74 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f103 020c 	add.w	r2, r3, #12
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c54:	7812      	ldrb	r2, [r2, #0]
 8005c56:	b2d2      	uxtb	r2, r2
 8005c58:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c72:	e018      	b.n	8005ca6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c74:	f7fd fc18 	bl	80034a8 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d803      	bhi.n	8005c8c <HAL_SPI_Receive+0x15e>
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8a:	d102      	bne.n	8005c92 <HAL_SPI_Receive+0x164>
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e058      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1c4      	bne.n	8005c3a <HAL_SPI_Receive+0x10c>
 8005cb0:	e038      	b.n	8005d24 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d113      	bne.n	8005ce8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cca:	b292      	uxth	r2, r2
 8005ccc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	1c9a      	adds	r2, r3, #2
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ce6:	e018      	b.n	8005d1a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ce8:	f7fd fbde 	bl	80034a8 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d803      	bhi.n	8005d00 <HAL_SPI_Receive+0x1d2>
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d102      	bne.n	8005d06 <HAL_SPI_Receive+0x1d8>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e01e      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1c6      	bne.n	8005cb2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	6839      	ldr	r1, [r7, #0]
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 fa4b 	bl	80061c4 <SPI_EndRxTransaction>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2220      	movs	r2, #32
 8005d38:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005d56:	2300      	movs	r3, #0
  }
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b08a      	sub	sp, #40	@ 0x28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
 8005d6c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d72:	f7fd fb99 	bl	80034a8 <HAL_GetTick>
 8005d76:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d7e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005d86:	887b      	ldrh	r3, [r7, #2]
 8005d88:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d8a:	7ffb      	ldrb	r3, [r7, #31]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d00c      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x4a>
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d96:	d106      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d102      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x46>
 8005da0:	7ffb      	ldrb	r3, [r7, #31]
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d001      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
 8005da8:	e17f      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d005      	beq.n	8005dbc <HAL_SPI_TransmitReceive+0x5c>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d002      	beq.n	8005dbc <HAL_SPI_TransmitReceive+0x5c>
 8005db6:	887b      	ldrh	r3, [r7, #2]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e174      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d101      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x6e>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e16d      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d003      	beq.n	8005dea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2205      	movs	r2, #5
 8005de6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	887a      	ldrh	r2, [r7, #2]
 8005dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	887a      	ldrh	r2, [r7, #2]
 8005e00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	887a      	ldrh	r2, [r7, #2]
 8005e0c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	887a      	ldrh	r2, [r7, #2]
 8005e12:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e2a:	2b40      	cmp	r3, #64	@ 0x40
 8005e2c:	d007      	beq.n	8005e3e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e46:	d17e      	bne.n	8005f46 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d002      	beq.n	8005e56 <HAL_SPI_TransmitReceive+0xf6>
 8005e50:	8afb      	ldrh	r3, [r7, #22]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d16c      	bne.n	8005f30 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5a:	881a      	ldrh	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e66:	1c9a      	adds	r2, r3, #2
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e7a:	e059      	b.n	8005f30 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d11b      	bne.n	8005ec2 <HAL_SPI_TransmitReceive+0x162>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d016      	beq.n	8005ec2 <HAL_SPI_TransmitReceive+0x162>
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d113      	bne.n	8005ec2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9e:	881a      	ldrh	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eaa:	1c9a      	adds	r2, r3, #2
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d119      	bne.n	8005f04 <HAL_SPI_TransmitReceive+0x1a4>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d014      	beq.n	8005f04 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68da      	ldr	r2, [r3, #12]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee4:	b292      	uxth	r2, r2
 8005ee6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eec:	1c9a      	adds	r2, r3, #2
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f00:	2301      	movs	r3, #1
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f04:	f7fd fad0 	bl	80034a8 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d80d      	bhi.n	8005f30 <HAL_SPI_TransmitReceive+0x1d0>
 8005f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d009      	beq.n	8005f30 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e0bc      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1a0      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x11c>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d19b      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x11c>
 8005f44:	e082      	b.n	800604c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d002      	beq.n	8005f54 <HAL_SPI_TransmitReceive+0x1f4>
 8005f4e:	8afb      	ldrh	r3, [r7, #22]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d171      	bne.n	8006038 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	330c      	adds	r3, #12
 8005f5e:	7812      	ldrb	r2, [r2, #0]
 8005f60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b01      	subs	r3, #1
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f7a:	e05d      	b.n	8006038 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d11c      	bne.n	8005fc4 <HAL_SPI_TransmitReceive+0x264>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d017      	beq.n	8005fc4 <HAL_SPI_TransmitReceive+0x264>
 8005f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d114      	bne.n	8005fc4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	7812      	ldrb	r2, [r2, #0]
 8005fa6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29a      	uxth	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d119      	bne.n	8006006 <HAL_SPI_TransmitReceive+0x2a6>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d014      	beq.n	8006006 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006002:	2301      	movs	r3, #1
 8006004:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006006:	f7fd fa4f 	bl	80034a8 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006012:	429a      	cmp	r2, r3
 8006014:	d803      	bhi.n	800601e <HAL_SPI_TransmitReceive+0x2be>
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601c:	d102      	bne.n	8006024 <HAL_SPI_TransmitReceive+0x2c4>
 800601e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006020:	2b00      	cmp	r3, #0
 8006022:	d109      	bne.n	8006038 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e038      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800603c:	b29b      	uxth	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	d19c      	bne.n	8005f7c <HAL_SPI_TransmitReceive+0x21c>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d197      	bne.n	8005f7c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800604c:	6a3a      	ldr	r2, [r7, #32]
 800604e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 f8ec 	bl	800622e <SPI_EndRxTxTransaction>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d008      	beq.n	800606e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2220      	movs	r2, #32
 8006060:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e01d      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10a      	bne.n	800608c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006076:	2300      	movs	r3, #0
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e000      	b.n	80060aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80060a8:	2300      	movs	r3, #0
  }
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3728      	adds	r7, #40	@ 0x28
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
	...

080060b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b088      	sub	sp, #32
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	603b      	str	r3, [r7, #0]
 80060c0:	4613      	mov	r3, r2
 80060c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060c4:	f7fd f9f0 	bl	80034a8 <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060cc:	1a9b      	subs	r3, r3, r2
 80060ce:	683a      	ldr	r2, [r7, #0]
 80060d0:	4413      	add	r3, r2
 80060d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060d4:	f7fd f9e8 	bl	80034a8 <HAL_GetTick>
 80060d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060da:	4b39      	ldr	r3, [pc, #228]	@ (80061c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	015b      	lsls	r3, r3, #5
 80060e0:	0d1b      	lsrs	r3, r3, #20
 80060e2:	69fa      	ldr	r2, [r7, #28]
 80060e4:	fb02 f303 	mul.w	r3, r2, r3
 80060e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ea:	e054      	b.n	8006196 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f2:	d050      	beq.n	8006196 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060f4:	f7fd f9d8 	bl	80034a8 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	69fa      	ldr	r2, [r7, #28]
 8006100:	429a      	cmp	r2, r3
 8006102:	d902      	bls.n	800610a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d13d      	bne.n	8006186 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685a      	ldr	r2, [r3, #4]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006118:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006122:	d111      	bne.n	8006148 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800612c:	d004      	beq.n	8006138 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006136:	d107      	bne.n	8006148 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006146:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006150:	d10f      	bne.n	8006172 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006170:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e017      	b.n	80061b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d101      	bne.n	8006190 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	3b01      	subs	r3, #1
 8006194:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4013      	ands	r3, r2
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	bf0c      	ite	eq
 80061a6:	2301      	moveq	r3, #1
 80061a8:	2300      	movne	r3, #0
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	461a      	mov	r2, r3
 80061ae:	79fb      	ldrb	r3, [r7, #7]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d19b      	bne.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3720      	adds	r7, #32
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	20000034 	.word	0x20000034

080061c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af02      	add	r7, sp, #8
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061d8:	d111      	bne.n	80061fe <SPI_EndRxTransaction+0x3a>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061e2:	d004      	beq.n	80061ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061ec:	d107      	bne.n	80061fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061fc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	@ 0x80
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7ff ff53 	bl	80060b4 <SPI_WaitFlagStateUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d007      	beq.n	8006224 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e000      	b.n	8006226 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800622e:	b580      	push	{r7, lr}
 8006230:	b086      	sub	sp, #24
 8006232:	af02      	add	r7, sp, #8
 8006234:	60f8      	str	r0, [r7, #12]
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2201      	movs	r2, #1
 8006242:	2102      	movs	r1, #2
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f7ff ff35 	bl	80060b4 <SPI_WaitFlagStateUntilTimeout>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d007      	beq.n	8006260 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e013      	b.n	8006288 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	2200      	movs	r2, #0
 8006268:	2180      	movs	r1, #128	@ 0x80
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f7ff ff22 	bl	80060b4 <SPI_WaitFlagStateUntilTimeout>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d007      	beq.n	8006286 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627a:	f043 0220 	orr.w	r2, r3, #32
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e000      	b.n	8006288 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3710      	adds	r7, #16
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e041      	b.n	8006326 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d106      	bne.n	80062bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7fc fdf0 	bl	8002e9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3304      	adds	r3, #4
 80062cc:	4619      	mov	r1, r3
 80062ce:	4610      	mov	r0, r2
 80062d0:	f000 fad8 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b082      	sub	sp, #8
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e041      	b.n	80063c4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006346:	b2db      	uxtb	r3, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	d106      	bne.n	800635a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f839 	bl	80063cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2202      	movs	r2, #2
 800635e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	3304      	adds	r3, #4
 800636a:	4619      	mov	r1, r3
 800636c:	4610      	mov	r0, r2
 800636e:	f000 fa89 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc80      	pop	{r7}
 80063dc:	4770      	bx	lr
	...

080063e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d109      	bne.n	8006404 <HAL_TIM_PWM_Start+0x24>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	bf14      	ite	ne
 80063fc:	2301      	movne	r3, #1
 80063fe:	2300      	moveq	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	e022      	b.n	800644a <HAL_TIM_PWM_Start+0x6a>
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	2b04      	cmp	r3, #4
 8006408:	d109      	bne.n	800641e <HAL_TIM_PWM_Start+0x3e>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b01      	cmp	r3, #1
 8006414:	bf14      	ite	ne
 8006416:	2301      	movne	r3, #1
 8006418:	2300      	moveq	r3, #0
 800641a:	b2db      	uxtb	r3, r3
 800641c:	e015      	b.n	800644a <HAL_TIM_PWM_Start+0x6a>
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	2b08      	cmp	r3, #8
 8006422:	d109      	bne.n	8006438 <HAL_TIM_PWM_Start+0x58>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2b01      	cmp	r3, #1
 800642e:	bf14      	ite	ne
 8006430:	2301      	movne	r3, #1
 8006432:	2300      	moveq	r3, #0
 8006434:	b2db      	uxtb	r3, r3
 8006436:	e008      	b.n	800644a <HAL_TIM_PWM_Start+0x6a>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b01      	cmp	r3, #1
 8006442:	bf14      	ite	ne
 8006444:	2301      	movne	r3, #1
 8006446:	2300      	moveq	r3, #0
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e07c      	b.n	800654c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d104      	bne.n	8006462 <HAL_TIM_PWM_Start+0x82>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2202      	movs	r2, #2
 800645c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006460:	e013      	b.n	800648a <HAL_TIM_PWM_Start+0xaa>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b04      	cmp	r3, #4
 8006466:	d104      	bne.n	8006472 <HAL_TIM_PWM_Start+0x92>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006470:	e00b      	b.n	800648a <HAL_TIM_PWM_Start+0xaa>
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b08      	cmp	r3, #8
 8006476:	d104      	bne.n	8006482 <HAL_TIM_PWM_Start+0xa2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006480:	e003      	b.n	800648a <HAL_TIM_PWM_Start+0xaa>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2202      	movs	r2, #2
 8006486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2201      	movs	r2, #1
 8006490:	6839      	ldr	r1, [r7, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f000 fce2 	bl	8006e5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a2d      	ldr	r2, [pc, #180]	@ (8006554 <HAL_TIM_PWM_Start+0x174>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d004      	beq.n	80064ac <HAL_TIM_PWM_Start+0xcc>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006558 <HAL_TIM_PWM_Start+0x178>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d101      	bne.n	80064b0 <HAL_TIM_PWM_Start+0xd0>
 80064ac:	2301      	movs	r3, #1
 80064ae:	e000      	b.n	80064b2 <HAL_TIM_PWM_Start+0xd2>
 80064b0:	2300      	movs	r3, #0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d007      	beq.n	80064c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a22      	ldr	r2, [pc, #136]	@ (8006554 <HAL_TIM_PWM_Start+0x174>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d022      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d8:	d01d      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a1f      	ldr	r2, [pc, #124]	@ (800655c <HAL_TIM_PWM_Start+0x17c>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d018      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006560 <HAL_TIM_PWM_Start+0x180>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d013      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006564 <HAL_TIM_PWM_Start+0x184>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00e      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a16      	ldr	r2, [pc, #88]	@ (8006558 <HAL_TIM_PWM_Start+0x178>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d009      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a18      	ldr	r2, [pc, #96]	@ (8006568 <HAL_TIM_PWM_Start+0x188>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d004      	beq.n	8006516 <HAL_TIM_PWM_Start+0x136>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a16      	ldr	r2, [pc, #88]	@ (800656c <HAL_TIM_PWM_Start+0x18c>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d111      	bne.n	800653a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2b06      	cmp	r3, #6
 8006526:	d010      	beq.n	800654a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006538:	e007      	b.n	800654a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0201 	orr.w	r2, r2, #1
 8006548:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	40010000 	.word	0x40010000
 8006558:	40010400 	.word	0x40010400
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40000c00 	.word	0x40000c00
 8006568:	40014000 	.word	0x40014000
 800656c:	40001800 	.word	0x40001800

08006570 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800657c:	2300      	movs	r3, #0
 800657e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006586:	2b01      	cmp	r3, #1
 8006588:	d101      	bne.n	800658e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800658a:	2302      	movs	r3, #2
 800658c:	e0ae      	b.n	80066ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b0c      	cmp	r3, #12
 800659a:	f200 809f 	bhi.w	80066dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800659e:	a201      	add	r2, pc, #4	@ (adr r2, 80065a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a4:	080065d9 	.word	0x080065d9
 80065a8:	080066dd 	.word	0x080066dd
 80065ac:	080066dd 	.word	0x080066dd
 80065b0:	080066dd 	.word	0x080066dd
 80065b4:	08006619 	.word	0x08006619
 80065b8:	080066dd 	.word	0x080066dd
 80065bc:	080066dd 	.word	0x080066dd
 80065c0:	080066dd 	.word	0x080066dd
 80065c4:	0800665b 	.word	0x0800665b
 80065c8:	080066dd 	.word	0x080066dd
 80065cc:	080066dd 	.word	0x080066dd
 80065d0:	080066dd 	.word	0x080066dd
 80065d4:	0800669b 	.word	0x0800669b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68b9      	ldr	r1, [r7, #8]
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 f9fa 	bl	80069d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699a      	ldr	r2, [r3, #24]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0208 	orr.w	r2, r2, #8
 80065f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699a      	ldr	r2, [r3, #24]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 0204 	bic.w	r2, r2, #4
 8006602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6999      	ldr	r1, [r3, #24]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	691a      	ldr	r2, [r3, #16]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	619a      	str	r2, [r3, #24]
      break;
 8006616:	e064      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68b9      	ldr	r1, [r7, #8]
 800661e:	4618      	mov	r0, r3
 8006620:	f000 fa4a 	bl	8006ab8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	699a      	ldr	r2, [r3, #24]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699a      	ldr	r2, [r3, #24]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6999      	ldr	r1, [r3, #24]
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	021a      	lsls	r2, r3, #8
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	619a      	str	r2, [r3, #24]
      break;
 8006658:	e043      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fa9d 	bl	8006ba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0208 	orr.w	r2, r2, #8
 8006674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69da      	ldr	r2, [r3, #28]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f022 0204 	bic.w	r2, r2, #4
 8006684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	69d9      	ldr	r1, [r3, #28]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	61da      	str	r2, [r3, #28]
      break;
 8006698:	e023      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 faf1 	bl	8006c88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69da      	ldr	r2, [r3, #28]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	69da      	ldr	r2, [r3, #28]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69d9      	ldr	r1, [r3, #28]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	021a      	lsls	r2, r3, #8
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	430a      	orrs	r2, r1
 80066d8:	61da      	str	r2, [r3, #28]
      break;
 80066da:	e002      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	75fb      	strb	r3, [r7, #23]
      break;
 80066e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3718      	adds	r7, #24
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006708:	2b01      	cmp	r3, #1
 800670a:	d101      	bne.n	8006710 <HAL_TIM_ConfigClockSource+0x1c>
 800670c:	2302      	movs	r3, #2
 800670e:	e0b4      	b.n	800687a <HAL_TIM_ConfigClockSource+0x186>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800672e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006736:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006748:	d03e      	beq.n	80067c8 <HAL_TIM_ConfigClockSource+0xd4>
 800674a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800674e:	f200 8087 	bhi.w	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006756:	f000 8086 	beq.w	8006866 <HAL_TIM_ConfigClockSource+0x172>
 800675a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800675e:	d87f      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006760:	2b70      	cmp	r3, #112	@ 0x70
 8006762:	d01a      	beq.n	800679a <HAL_TIM_ConfigClockSource+0xa6>
 8006764:	2b70      	cmp	r3, #112	@ 0x70
 8006766:	d87b      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006768:	2b60      	cmp	r3, #96	@ 0x60
 800676a:	d050      	beq.n	800680e <HAL_TIM_ConfigClockSource+0x11a>
 800676c:	2b60      	cmp	r3, #96	@ 0x60
 800676e:	d877      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006770:	2b50      	cmp	r3, #80	@ 0x50
 8006772:	d03c      	beq.n	80067ee <HAL_TIM_ConfigClockSource+0xfa>
 8006774:	2b50      	cmp	r3, #80	@ 0x50
 8006776:	d873      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006778:	2b40      	cmp	r3, #64	@ 0x40
 800677a:	d058      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x13a>
 800677c:	2b40      	cmp	r3, #64	@ 0x40
 800677e:	d86f      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006780:	2b30      	cmp	r3, #48	@ 0x30
 8006782:	d064      	beq.n	800684e <HAL_TIM_ConfigClockSource+0x15a>
 8006784:	2b30      	cmp	r3, #48	@ 0x30
 8006786:	d86b      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006788:	2b20      	cmp	r3, #32
 800678a:	d060      	beq.n	800684e <HAL_TIM_ConfigClockSource+0x15a>
 800678c:	2b20      	cmp	r3, #32
 800678e:	d867      	bhi.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006790:	2b00      	cmp	r3, #0
 8006792:	d05c      	beq.n	800684e <HAL_TIM_ConfigClockSource+0x15a>
 8006794:	2b10      	cmp	r3, #16
 8006796:	d05a      	beq.n	800684e <HAL_TIM_ConfigClockSource+0x15a>
 8006798:	e062      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067aa:	f000 fb38 	bl	8006e1e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80067bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68ba      	ldr	r2, [r7, #8]
 80067c4:	609a      	str	r2, [r3, #8]
      break;
 80067c6:	e04f      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067d8:	f000 fb21 	bl	8006e1e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067ea:	609a      	str	r2, [r3, #8]
      break;
 80067ec:	e03c      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067fa:	461a      	mov	r2, r3
 80067fc:	f000 fa98 	bl	8006d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2150      	movs	r1, #80	@ 0x50
 8006806:	4618      	mov	r0, r3
 8006808:	f000 faef 	bl	8006dea <TIM_ITRx_SetConfig>
      break;
 800680c:	e02c      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800681a:	461a      	mov	r2, r3
 800681c:	f000 fab6 	bl	8006d8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2160      	movs	r1, #96	@ 0x60
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fadf 	bl	8006dea <TIM_ITRx_SetConfig>
      break;
 800682c:	e01c      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800683a:	461a      	mov	r2, r3
 800683c:	f000 fa78 	bl	8006d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2140      	movs	r1, #64	@ 0x40
 8006846:	4618      	mov	r0, r3
 8006848:	f000 facf 	bl	8006dea <TIM_ITRx_SetConfig>
      break;
 800684c:	e00c      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4619      	mov	r1, r3
 8006858:	4610      	mov	r0, r2
 800685a:	f000 fac6 	bl	8006dea <TIM_ITRx_SetConfig>
      break;
 800685e:	e003      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	73fb      	strb	r3, [r7, #15]
      break;
 8006864:	e000      	b.n	8006868 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006866:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006878:	7bfb      	ldrb	r3, [r7, #15]
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a45      	ldr	r2, [pc, #276]	@ (80069ac <TIM_Base_SetConfig+0x128>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d013      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a2:	d00f      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a42      	ldr	r2, [pc, #264]	@ (80069b0 <TIM_Base_SetConfig+0x12c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d00b      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a41      	ldr	r2, [pc, #260]	@ (80069b4 <TIM_Base_SetConfig+0x130>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d007      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a40      	ldr	r2, [pc, #256]	@ (80069b8 <TIM_Base_SetConfig+0x134>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d003      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a3f      	ldr	r2, [pc, #252]	@ (80069bc <TIM_Base_SetConfig+0x138>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d108      	bne.n	80068d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a34      	ldr	r2, [pc, #208]	@ (80069ac <TIM_Base_SetConfig+0x128>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d02b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068e4:	d027      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a31      	ldr	r2, [pc, #196]	@ (80069b0 <TIM_Base_SetConfig+0x12c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d023      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a30      	ldr	r2, [pc, #192]	@ (80069b4 <TIM_Base_SetConfig+0x130>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d01f      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2f      	ldr	r2, [pc, #188]	@ (80069b8 <TIM_Base_SetConfig+0x134>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d01b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a2e      	ldr	r2, [pc, #184]	@ (80069bc <TIM_Base_SetConfig+0x138>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d017      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a2d      	ldr	r2, [pc, #180]	@ (80069c0 <TIM_Base_SetConfig+0x13c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d013      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a2c      	ldr	r2, [pc, #176]	@ (80069c4 <TIM_Base_SetConfig+0x140>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00f      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a2b      	ldr	r2, [pc, #172]	@ (80069c8 <TIM_Base_SetConfig+0x144>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a2a      	ldr	r2, [pc, #168]	@ (80069cc <TIM_Base_SetConfig+0x148>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a29      	ldr	r2, [pc, #164]	@ (80069d0 <TIM_Base_SetConfig+0x14c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a28      	ldr	r2, [pc, #160]	@ (80069d4 <TIM_Base_SetConfig+0x150>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d108      	bne.n	8006948 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800693c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a0f      	ldr	r2, [pc, #60]	@ (80069ac <TIM_Base_SetConfig+0x128>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d003      	beq.n	800697c <TIM_Base_SetConfig+0xf8>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a11      	ldr	r2, [pc, #68]	@ (80069bc <TIM_Base_SetConfig+0x138>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d103      	bne.n	8006984 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	691a      	ldr	r2, [r3, #16]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b01      	cmp	r3, #1
 8006994:	d105      	bne.n	80069a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	f023 0201 	bic.w	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	611a      	str	r2, [r3, #16]
  }
}
 80069a2:	bf00      	nop
 80069a4:	3714      	adds	r7, #20
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bc80      	pop	{r7}
 80069aa:	4770      	bx	lr
 80069ac:	40010000 	.word	0x40010000
 80069b0:	40000400 	.word	0x40000400
 80069b4:	40000800 	.word	0x40000800
 80069b8:	40000c00 	.word	0x40000c00
 80069bc:	40010400 	.word	0x40010400
 80069c0:	40014000 	.word	0x40014000
 80069c4:	40014400 	.word	0x40014400
 80069c8:	40014800 	.word	0x40014800
 80069cc:	40001800 	.word	0x40001800
 80069d0:	40001c00 	.word	0x40001c00
 80069d4:	40002000 	.word	0x40002000

080069d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	f023 0201 	bic.w	r2, r3, #1
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 0303 	bic.w	r3, r3, #3
 8006a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f023 0302 	bic.w	r3, r3, #2
 8006a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a20      	ldr	r2, [pc, #128]	@ (8006ab0 <TIM_OC1_SetConfig+0xd8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC1_SetConfig+0x64>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a1f      	ldr	r2, [pc, #124]	@ (8006ab4 <TIM_OC1_SetConfig+0xdc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d10c      	bne.n	8006a56 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 0308 	bic.w	r3, r3, #8
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f023 0304 	bic.w	r3, r3, #4
 8006a54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a15      	ldr	r2, [pc, #84]	@ (8006ab0 <TIM_OC1_SetConfig+0xd8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d003      	beq.n	8006a66 <TIM_OC1_SetConfig+0x8e>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a14      	ldr	r2, [pc, #80]	@ (8006ab4 <TIM_OC1_SetConfig+0xdc>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d111      	bne.n	8006a8a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	693a      	ldr	r2, [r7, #16]
 8006a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	621a      	str	r2, [r3, #32]
}
 8006aa4:	bf00      	nop
 8006aa6:	371c      	adds	r7, #28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bc80      	pop	{r7}
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40010400 	.word	0x40010400

08006ab8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b087      	sub	sp, #28
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	f023 0210 	bic.w	r2, r3, #16
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	021b      	lsls	r3, r3, #8
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	f023 0320 	bic.w	r3, r3, #32
 8006b02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	011b      	lsls	r3, r3, #4
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a21      	ldr	r2, [pc, #132]	@ (8006b98 <TIM_OC2_SetConfig+0xe0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d003      	beq.n	8006b20 <TIM_OC2_SetConfig+0x68>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a20      	ldr	r2, [pc, #128]	@ (8006b9c <TIM_OC2_SetConfig+0xe4>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d10d      	bne.n	8006b3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	697a      	ldr	r2, [r7, #20]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a16      	ldr	r2, [pc, #88]	@ (8006b98 <TIM_OC2_SetConfig+0xe0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_OC2_SetConfig+0x94>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a15      	ldr	r2, [pc, #84]	@ (8006b9c <TIM_OC2_SetConfig+0xe4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d113      	bne.n	8006b74 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	693a      	ldr	r2, [r7, #16]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	685a      	ldr	r2, [r3, #4]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	621a      	str	r2, [r3, #32]
}
 8006b8e:	bf00      	nop
 8006b90:	371c      	adds	r7, #28
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bc80      	pop	{r7}
 8006b96:	4770      	bx	lr
 8006b98:	40010000 	.word	0x40010000
 8006b9c:	40010400 	.word	0x40010400

08006ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0303 	bic.w	r3, r3, #3
 8006bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	021b      	lsls	r3, r3, #8
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a21      	ldr	r2, [pc, #132]	@ (8006c80 <TIM_OC3_SetConfig+0xe0>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d003      	beq.n	8006c06 <TIM_OC3_SetConfig+0x66>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a20      	ldr	r2, [pc, #128]	@ (8006c84 <TIM_OC3_SetConfig+0xe4>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d10d      	bne.n	8006c22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	021b      	lsls	r3, r3, #8
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a16      	ldr	r2, [pc, #88]	@ (8006c80 <TIM_OC3_SetConfig+0xe0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d003      	beq.n	8006c32 <TIM_OC3_SetConfig+0x92>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a15      	ldr	r2, [pc, #84]	@ (8006c84 <TIM_OC3_SetConfig+0xe4>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d113      	bne.n	8006c5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	695b      	ldr	r3, [r3, #20]
 8006c46:	011b      	lsls	r3, r3, #4
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	685a      	ldr	r2, [r3, #4]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	621a      	str	r2, [r3, #32]
}
 8006c74:	bf00      	nop
 8006c76:	371c      	adds	r7, #28
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bc80      	pop	{r7}
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	40010000 	.word	0x40010000
 8006c84:	40010400 	.word	0x40010400

08006c88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	021b      	lsls	r3, r3, #8
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	031b      	lsls	r3, r3, #12
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a11      	ldr	r2, [pc, #68]	@ (8006d28 <TIM_OC4_SetConfig+0xa0>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d003      	beq.n	8006cf0 <TIM_OC4_SetConfig+0x68>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a10      	ldr	r2, [pc, #64]	@ (8006d2c <TIM_OC4_SetConfig+0xa4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d109      	bne.n	8006d04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	019b      	lsls	r3, r3, #6
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685a      	ldr	r2, [r3, #4]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	621a      	str	r2, [r3, #32]
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bc80      	pop	{r7}
 8006d26:	4770      	bx	lr
 8006d28:	40010000 	.word	0x40010000
 8006d2c:	40010400 	.word	0x40010400

08006d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6a1b      	ldr	r3, [r3, #32]
 8006d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	f023 0201 	bic.w	r2, r3, #1
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	699b      	ldr	r3, [r3, #24]
 8006d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	011b      	lsls	r3, r3, #4
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f023 030a 	bic.w	r3, r3, #10
 8006d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	621a      	str	r2, [r3, #32]
}
 8006d82:	bf00      	nop
 8006d84:	371c      	adds	r7, #28
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bc80      	pop	{r7}
 8006d8a:	4770      	bx	lr

08006d8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
 8006da2:	f023 0210 	bic.w	r2, r3, #16
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	031b      	lsls	r3, r3, #12
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	011b      	lsls	r3, r3, #4
 8006dce:	697a      	ldr	r2, [r7, #20]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc80      	pop	{r7}
 8006de8:	4770      	bx	lr

08006dea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b085      	sub	sp, #20
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
 8006df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	f043 0307 	orr.w	r3, r3, #7
 8006e0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	609a      	str	r2, [r3, #8]
}
 8006e14:	bf00      	nop
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr

08006e1e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b087      	sub	sp, #28
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	60f8      	str	r0, [r7, #12]
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	607a      	str	r2, [r7, #4]
 8006e2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e38:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	021a      	lsls	r2, r3, #8
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	431a      	orrs	r2, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	609a      	str	r2, [r3, #8]
}
 8006e52:	bf00      	nop
 8006e54:	371c      	adds	r7, #28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bc80      	pop	{r7}
 8006e5a:	4770      	bx	lr

08006e5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b087      	sub	sp, #28
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f003 031f 	and.w	r3, r3, #31
 8006e6e:	2201      	movs	r2, #1
 8006e70:	fa02 f303 	lsl.w	r3, r2, r3
 8006e74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6a1a      	ldr	r2, [r3, #32]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	401a      	ands	r2, r3
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6a1a      	ldr	r2, [r3, #32]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f003 031f 	and.w	r3, r3, #31
 8006e8e:	6879      	ldr	r1, [r7, #4]
 8006e90:	fa01 f303 	lsl.w	r3, r1, r3
 8006e94:	431a      	orrs	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	621a      	str	r2, [r3, #32]
}
 8006e9a:	bf00      	nop
 8006e9c:	371c      	adds	r7, #28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bc80      	pop	{r7}
 8006ea2:	4770      	bx	lr

08006ea4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d101      	bne.n	8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006eb8:	2302      	movs	r3, #2
 8006eba:	e05a      	b.n	8006f72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ee2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a20      	ldr	r2, [pc, #128]	@ (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d022      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f08:	d01d      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d018      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a1a      	ldr	r2, [pc, #104]	@ (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d013      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a19      	ldr	r2, [pc, #100]	@ (8006f88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d00e      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a17      	ldr	r2, [pc, #92]	@ (8006f8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d009      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a16      	ldr	r2, [pc, #88]	@ (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d004      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a14      	ldr	r2, [pc, #80]	@ (8006f94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d10c      	bne.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3714      	adds	r7, #20
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr
 8006f7c:	40010000 	.word	0x40010000
 8006f80:	40000400 	.word	0x40000400
 8006f84:	40000800 	.word	0x40000800
 8006f88:	40000c00 	.word	0x40000c00
 8006f8c:	40010400 	.word	0x40010400
 8006f90:	40014000 	.word	0x40014000
 8006f94:	40001800 	.word	0x40001800

08006f98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e042      	b.n	8007030 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d106      	bne.n	8006fc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f7fb ffc6 	bl	8002f50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2224      	movs	r2, #36	@ 0x24
 8006fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fda9 	bl	8007b34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691a      	ldr	r2, [r3, #16]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695a      	ldr	r2, [r3, #20]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007000:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007010:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	4613      	mov	r3, r2
 8007044:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b20      	cmp	r3, #32
 8007050:	d121      	bne.n	8007096 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <HAL_UART_Transmit_IT+0x26>
 8007058:	88fb      	ldrh	r3, [r7, #6]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e01a      	b.n	8007098 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	88fa      	ldrh	r2, [r7, #6]
 800706c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	88fa      	ldrh	r2, [r7, #6]
 8007072:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2221      	movs	r2, #33	@ 0x21
 800707e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007090:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	e000      	b.n	8007098 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8007096:	2302      	movs	r3, #2
  }
}
 8007098:	4618      	mov	r0, r3
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	bc80      	pop	{r7}
 80070a0:	4770      	bx	lr

080070a2 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b0a0      	sub	sp, #128	@ 0x80
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	330c      	adds	r3, #12
 80070b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80070ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070bc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80070c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	330c      	adds	r3, #12
 80070c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80070ca:	66ba      	str	r2, [r7, #104]	@ 0x68
 80070cc:	667b      	str	r3, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ce:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80070d0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80070d2:	e841 2300 	strex	r3, r2, [r1]
 80070d6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80070d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1e5      	bne.n	80070aa <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3314      	adds	r3, #20
 80070e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070e8:	e853 3f00 	ldrex	r3, [r3]
 80070ec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f0:	f023 0301 	bic.w	r3, r3, #1
 80070f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3314      	adds	r3, #20
 80070fc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80070fe:	657a      	str	r2, [r7, #84]	@ 0x54
 8007100:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007102:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007106:	e841 2300 	strex	r3, r2, [r1]
 800710a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800710c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1e5      	bne.n	80070de <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007116:	2b01      	cmp	r3, #1
 8007118:	d119      	bne.n	800714e <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	330c      	adds	r3, #12
 8007120:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007124:	e853 3f00 	ldrex	r3, [r3]
 8007128:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	f023 0310 	bic.w	r3, r3, #16
 8007130:	677b      	str	r3, [r7, #116]	@ 0x74
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	330c      	adds	r3, #12
 8007138:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800713a:	643a      	str	r2, [r7, #64]	@ 0x40
 800713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007140:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007142:	e841 2300 	strex	r3, r2, [r1]
 8007146:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e5      	bne.n	800711a <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	695b      	ldr	r3, [r3, #20]
 8007154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007158:	2b80      	cmp	r3, #128	@ 0x80
 800715a:	d136      	bne.n	80071ca <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3314      	adds	r3, #20
 8007162:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	e853 3f00 	ldrex	r3, [r3]
 800716a:	61fb      	str	r3, [r7, #28]
   return(result);
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007172:	673b      	str	r3, [r7, #112]	@ 0x70
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	3314      	adds	r3, #20
 800717a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800717c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800717e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007180:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007182:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007184:	e841 2300 	strex	r3, r2, [r1]
 8007188:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1e5      	bne.n	800715c <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007194:	2b00      	cmp	r3, #0
 8007196:	d018      	beq.n	80071ca <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719c:	2200      	movs	r2, #0
 800719e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fc fb08 	bl	80037ba <HAL_DMA_Abort>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00c      	beq.n	80071ca <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fc fb91 	bl	80038dc <HAL_DMA_GetError>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b20      	cmp	r3, #32
 80071be:	d104      	bne.n	80071ca <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2210      	movs	r2, #16
 80071c4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e052      	b.n	8007270 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d4:	2b40      	cmp	r3, #64	@ 0x40
 80071d6:	d136      	bne.n	8007246 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3314      	adds	r3, #20
 80071de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	e853 3f00 	ldrex	r3, [r3]
 80071e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3314      	adds	r3, #20
 80071f6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071f8:	61ba      	str	r2, [r7, #24]
 80071fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fc:	6979      	ldr	r1, [r7, #20]
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	e841 2300 	strex	r3, r2, [r1]
 8007204:	613b      	str	r3, [r7, #16]
   return(result);
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e5      	bne.n	80071d8 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007210:	2b00      	cmp	r3, #0
 8007212:	d018      	beq.n	8007246 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007218:	2200      	movs	r2, #0
 800721a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007220:	4618      	mov	r0, r3
 8007222:	f7fc faca 	bl	80037ba <HAL_DMA_Abort>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00c      	beq.n	8007246 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007230:	4618      	mov	r0, r3
 8007232:	f7fc fb53 	bl	80038dc <HAL_DMA_GetError>
 8007236:	4603      	mov	r3, r0
 8007238:	2b20      	cmp	r3, #32
 800723a:	d104      	bne.n	8007246 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2210      	movs	r2, #16
 8007240:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e014      	b.n	8007270 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2220      	movs	r2, #32
 800725c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2220      	movs	r2, #32
 8007264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3780      	adds	r7, #128	@ 0x80
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b0ba      	sub	sp, #232	@ 0xe8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800729e:	2300      	movs	r3, #0
 80072a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f003 030f 	and.w	r3, r3, #15
 80072b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10f      	bne.n	80072de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c2:	f003 0320 	and.w	r3, r3, #32
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d009      	beq.n	80072de <HAL_UART_IRQHandler+0x66>
 80072ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072ce:	f003 0320 	and.w	r3, r3, #32
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 fb6e 	bl	80079b8 <UART_Receive_IT>
      return;
 80072dc:	e25b      	b.n	8007796 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 80de 	beq.w	80074a4 <HAL_UART_IRQHandler+0x22c>
 80072e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d106      	bne.n	8007302 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 80d1 	beq.w	80074a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00b      	beq.n	8007326 <HAL_UART_IRQHandler+0xae>
 800730e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007316:	2b00      	cmp	r3, #0
 8007318:	d005      	beq.n	8007326 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731e:	f043 0201 	orr.w	r2, r3, #1
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00b      	beq.n	800734a <HAL_UART_IRQHandler+0xd2>
 8007332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b00      	cmp	r3, #0
 800733c:	d005      	beq.n	800734a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007342:	f043 0202 	orr.w	r2, r3, #2
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800734a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00b      	beq.n	800736e <HAL_UART_IRQHandler+0xf6>
 8007356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d005      	beq.n	800736e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007366:	f043 0204 	orr.w	r2, r3, #4
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800736e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007372:	f003 0308 	and.w	r3, r3, #8
 8007376:	2b00      	cmp	r3, #0
 8007378:	d011      	beq.n	800739e <HAL_UART_IRQHandler+0x126>
 800737a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800737e:	f003 0320 	and.w	r3, r3, #32
 8007382:	2b00      	cmp	r3, #0
 8007384:	d105      	bne.n	8007392 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007386:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	2b00      	cmp	r3, #0
 8007390:	d005      	beq.n	800739e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007396:	f043 0208 	orr.w	r2, r3, #8
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 81f2 	beq.w	800778c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ac:	f003 0320 	and.w	r3, r3, #32
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d008      	beq.n	80073c6 <HAL_UART_IRQHandler+0x14e>
 80073b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d002      	beq.n	80073c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 faf9 	bl	80079b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	695b      	ldr	r3, [r3, #20]
 80073cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d0:	2b40      	cmp	r3, #64	@ 0x40
 80073d2:	bf0c      	ite	eq
 80073d4:	2301      	moveq	r3, #1
 80073d6:	2300      	movne	r3, #0
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e2:	f003 0308 	and.w	r3, r3, #8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d103      	bne.n	80073f2 <HAL_UART_IRQHandler+0x17a>
 80073ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d04f      	beq.n	8007492 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 fa03 	bl	80077fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007402:	2b40      	cmp	r3, #64	@ 0x40
 8007404:	d141      	bne.n	800748a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3314      	adds	r3, #20
 800740c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007414:	e853 3f00 	ldrex	r3, [r3]
 8007418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800741c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007420:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007424:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	3314      	adds	r3, #20
 800742e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007432:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800743e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800744a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1d9      	bne.n	8007406 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007456:	2b00      	cmp	r3, #0
 8007458:	d013      	beq.n	8007482 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745e:	4a7e      	ldr	r2, [pc, #504]	@ (8007658 <HAL_UART_IRQHandler+0x3e0>)
 8007460:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007466:	4618      	mov	r0, r3
 8007468:	f7fc fa17 	bl	800389a <HAL_DMA_Abort_IT>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d016      	beq.n	80074a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800747c:	4610      	mov	r0, r2
 800747e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007480:	e00e      	b.n	80074a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fa ffe6 	bl	8002454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007488:	e00a      	b.n	80074a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7fa ffe2 	bl	8002454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007490:	e006      	b.n	80074a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7fa ffde 	bl	8002454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800749e:	e175      	b.n	800778c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a0:	bf00      	nop
    return;
 80074a2:	e173      	b.n	800778c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	f040 814f 	bne.w	800774c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b2:	f003 0310 	and.w	r3, r3, #16
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f000 8148 	beq.w	800774c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80074bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c0:	f003 0310 	and.w	r3, r3, #16
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 8141 	beq.w	800774c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074ca:	2300      	movs	r3, #0
 80074cc:	60bb      	str	r3, [r7, #8]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	60bb      	str	r3, [r7, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	60bb      	str	r3, [r7, #8]
 80074de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ea:	2b40      	cmp	r3, #64	@ 0x40
 80074ec:	f040 80b6 	bne.w	800765c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 8145 	beq.w	8007790 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800750a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800750e:	429a      	cmp	r2, r3
 8007510:	f080 813e 	bcs.w	8007790 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800751a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007526:	f000 8088 	beq.w	800763a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	330c      	adds	r3, #12
 8007530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007534:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007540:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	330c      	adds	r3, #12
 8007552:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007556:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800755a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007562:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007566:	e841 2300 	strex	r3, r2, [r1]
 800756a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800756e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1d9      	bne.n	800752a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3314      	adds	r3, #20
 800757c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007580:	e853 3f00 	ldrex	r3, [r3]
 8007584:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007586:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007588:	f023 0301 	bic.w	r3, r3, #1
 800758c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	3314      	adds	r3, #20
 8007596:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800759a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800759e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075a6:	e841 2300 	strex	r3, r2, [r1]
 80075aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1e1      	bne.n	8007576 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3314      	adds	r3, #20
 80075b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3314      	adds	r3, #20
 80075d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e3      	bne.n	80075b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	330c      	adds	r3, #12
 80075fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007608:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800760a:	f023 0310 	bic.w	r3, r3, #16
 800760e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	330c      	adds	r3, #12
 8007618:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800761c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800761e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007620:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007622:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007624:	e841 2300 	strex	r3, r2, [r1]
 8007628:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800762a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1e3      	bne.n	80075f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007634:	4618      	mov	r0, r3
 8007636:	f7fc f8c0 	bl	80037ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2202      	movs	r2, #2
 800763e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007648:	b29b      	uxth	r3, r3
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	b29b      	uxth	r3, r3
 800764e:	4619      	mov	r1, r3
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f8ac 	bl	80077ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007656:	e09b      	b.n	8007790 <HAL_UART_IRQHandler+0x518>
 8007658:	080078c3 	.word	0x080078c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007664:	b29b      	uxth	r3, r3
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007670:	b29b      	uxth	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 808e 	beq.w	8007794 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007678:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 8089 	beq.w	8007794 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	330c      	adds	r3, #12
 8007688:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007698:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	330c      	adds	r3, #12
 80076a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80076a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e3      	bne.n	8007682 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3314      	adds	r3, #20
 80076c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	e853 3f00 	ldrex	r3, [r3]
 80076c8:	623b      	str	r3, [r7, #32]
   return(result);
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	f023 0301 	bic.w	r3, r3, #1
 80076d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3314      	adds	r3, #20
 80076da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80076de:	633a      	str	r2, [r7, #48]	@ 0x30
 80076e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076e6:	e841 2300 	strex	r3, r2, [r1]
 80076ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e3      	bne.n	80076ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	330c      	adds	r3, #12
 8007706:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	e853 3f00 	ldrex	r3, [r3]
 800770e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0310 	bic.w	r3, r3, #16
 8007716:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	330c      	adds	r3, #12
 8007720:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007724:	61fa      	str	r2, [r7, #28]
 8007726:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	617b      	str	r3, [r7, #20]
   return(result);
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e3      	bne.n	8007700 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2202      	movs	r2, #2
 800773c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800773e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007742:	4619      	mov	r1, r3
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f832 	bl	80077ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800774a:	e023      	b.n	8007794 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800774c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007750:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007754:	2b00      	cmp	r3, #0
 8007756:	d009      	beq.n	800776c <HAL_UART_IRQHandler+0x4f4>
 8007758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800775c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007760:	2b00      	cmp	r3, #0
 8007762:	d003      	beq.n	800776c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f8c0 	bl	80078ea <UART_Transmit_IT>
    return;
 800776a:	e014      	b.n	8007796 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800776c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00e      	beq.n	8007796 <HAL_UART_IRQHandler+0x51e>
 8007778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800777c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007780:	2b00      	cmp	r3, #0
 8007782:	d008      	beq.n	8007796 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f8ff 	bl	8007988 <UART_EndTransmit_IT>
    return;
 800778a:	e004      	b.n	8007796 <HAL_UART_IRQHandler+0x51e>
    return;
 800778c:	bf00      	nop
 800778e:	e002      	b.n	8007796 <HAL_UART_IRQHandler+0x51e>
      return;
 8007790:	bf00      	nop
 8007792:	e000      	b.n	8007796 <HAL_UART_IRQHandler+0x51e>
      return;
 8007794:	bf00      	nop
  }
}
 8007796:	37e8      	adds	r7, #232	@ 0xe8
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bc80      	pop	{r7}
 80077ac:	4770      	bx	lr

080077ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b083      	sub	sp, #12
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
 80077b6:	460b      	mov	r3, r1
 80077b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077ba:	bf00      	nop
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	bc80      	pop	{r7}
 80077c2:	4770      	bx	lr

080077c4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	2300      	movs	r3, #0
 80077d2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	b2da      	uxtb	r2, r3
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	4313      	orrs	r3, r2
 80077f2:	b2db      	uxtb	r3, r3
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3714      	adds	r7, #20
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bc80      	pop	{r7}
 80077fc:	4770      	bx	lr

080077fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077fe:	b480      	push	{r7}
 8007800:	b095      	sub	sp, #84	@ 0x54
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	330c      	adds	r3, #12
 800780c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007810:	e853 3f00 	ldrex	r3, [r3]
 8007814:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800781c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	330c      	adds	r3, #12
 8007824:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007826:	643a      	str	r2, [r7, #64]	@ 0x40
 8007828:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800782c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e5      	bne.n	8007806 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3314      	adds	r3, #20
 8007840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	61fb      	str	r3, [r7, #28]
   return(result);
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	f023 0301 	bic.w	r3, r3, #1
 8007850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3314      	adds	r3, #20
 8007858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800785a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800785c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007860:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007862:	e841 2300 	strex	r3, r2, [r1]
 8007866:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1e5      	bne.n	800783a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007872:	2b01      	cmp	r3, #1
 8007874:	d119      	bne.n	80078aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	330c      	adds	r3, #12
 800787c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	e853 3f00 	ldrex	r3, [r3]
 8007884:	60bb      	str	r3, [r7, #8]
   return(result);
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	f023 0310 	bic.w	r3, r3, #16
 800788c:	647b      	str	r3, [r7, #68]	@ 0x44
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	330c      	adds	r3, #12
 8007894:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007896:	61ba      	str	r2, [r7, #24]
 8007898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6979      	ldr	r1, [r7, #20]
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	613b      	str	r3, [r7, #16]
   return(result);
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e5      	bne.n	8007876 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80078b8:	bf00      	nop
 80078ba:	3754      	adds	r7, #84	@ 0x54
 80078bc:	46bd      	mov	sp, r7
 80078be:	bc80      	pop	{r7}
 80078c0:	4770      	bx	lr

080078c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b084      	sub	sp, #16
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f7fa fdb9 	bl	8002454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078e2:	bf00      	nop
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b085      	sub	sp, #20
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	2b21      	cmp	r3, #33	@ 0x21
 80078fc:	d13e      	bne.n	800797c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007906:	d114      	bne.n	8007932 <UART_Transmit_IT+0x48>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d110      	bne.n	8007932 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	881b      	ldrh	r3, [r3, #0]
 800791a:	461a      	mov	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007924:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	1c9a      	adds	r2, r3, #2
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	621a      	str	r2, [r3, #32]
 8007930:	e008      	b.n	8007944 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	1c59      	adds	r1, r3, #1
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	6211      	str	r1, [r2, #32]
 800793c:	781a      	ldrb	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007948:	b29b      	uxth	r3, r3
 800794a:	3b01      	subs	r3, #1
 800794c:	b29b      	uxth	r3, r3
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	4619      	mov	r1, r3
 8007952:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10f      	bne.n	8007978 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	68da      	ldr	r2, [r3, #12]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007966:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68da      	ldr	r2, [r3, #12]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007976:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007978:	2300      	movs	r3, #0
 800797a:	e000      	b.n	800797e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800797c:	2302      	movs	r3, #2
  }
}
 800797e:	4618      	mov	r0, r3
 8007980:	3714      	adds	r7, #20
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800799e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2220      	movs	r2, #32
 80079a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f7fa fd19 	bl	80023e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b08c      	sub	sp, #48	@ 0x30
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b22      	cmp	r3, #34	@ 0x22
 80079ca:	f040 80ae 	bne.w	8007b2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079d6:	d117      	bne.n	8007a08 <UART_Receive_IT+0x50>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d113      	bne.n	8007a08 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80079e0:	2300      	movs	r3, #0
 80079e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a00:	1c9a      	adds	r2, r3, #2
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a06:	e026      	b.n	8007a56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a1a:	d007      	beq.n	8007a2c <UART_Receive_IT+0x74>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10a      	bne.n	8007a3a <UART_Receive_IT+0x82>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d106      	bne.n	8007a3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a36:	701a      	strb	r2, [r3, #0]
 8007a38:	e008      	b.n	8007a4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a46:	b2da      	uxtb	r2, r3
 8007a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	4619      	mov	r1, r3
 8007a64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d15d      	bne.n	8007b26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68da      	ldr	r2, [r3, #12]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f022 0220 	bic.w	r2, r2, #32
 8007a78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68da      	ldr	r2, [r3, #12]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	695a      	ldr	r2, [r3, #20]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f022 0201 	bic.w	r2, r2, #1
 8007a98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2220      	movs	r2, #32
 8007a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d135      	bne.n	8007b1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	330c      	adds	r3, #12
 8007abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	e853 3f00 	ldrex	r3, [r3]
 8007ac4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f023 0310 	bic.w	r3, r3, #16
 8007acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	330c      	adds	r3, #12
 8007ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ad6:	623a      	str	r2, [r7, #32]
 8007ad8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ada:	69f9      	ldr	r1, [r7, #28]
 8007adc:	6a3a      	ldr	r2, [r7, #32]
 8007ade:	e841 2300 	strex	r3, r2, [r1]
 8007ae2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1e5      	bne.n	8007ab6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0310 	and.w	r3, r3, #16
 8007af4:	2b10      	cmp	r3, #16
 8007af6:	d10a      	bne.n	8007b0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007af8:	2300      	movs	r3, #0
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f7ff fe4a 	bl	80077ae <HAL_UARTEx_RxEventCallback>
 8007b1a:	e002      	b.n	8007b22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7ff fe3d 	bl	800779c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b22:	2300      	movs	r3, #0
 8007b24:	e002      	b.n	8007b2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b26:	2300      	movs	r3, #0
 8007b28:	e000      	b.n	8007b2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b2a:	2302      	movs	r3, #2
  }
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3730      	adds	r7, #48	@ 0x30
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	68da      	ldr	r2, [r3, #12]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	430a      	orrs	r2, r1
 8007b50:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689a      	ldr	r2, [r3, #8]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	695b      	ldr	r3, [r3, #20]
 8007b60:	431a      	orrs	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8007b74:	f023 030c 	bic.w	r3, r3, #12
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6812      	ldr	r2, [r2, #0]
 8007b7c:	68b9      	ldr	r1, [r7, #8]
 8007b7e:	430b      	orrs	r3, r1
 8007b80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	699a      	ldr	r2, [r3, #24]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a57      	ldr	r2, [pc, #348]	@ (8007cfc <UART_SetConfig+0x1c8>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d004      	beq.n	8007bac <UART_SetConfig+0x78>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a56      	ldr	r2, [pc, #344]	@ (8007d00 <UART_SetConfig+0x1cc>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d103      	bne.n	8007bb4 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007bac:	f7fd fdb6 	bl	800571c <HAL_RCC_GetPCLK2Freq>
 8007bb0:	60f8      	str	r0, [r7, #12]
 8007bb2:	e002      	b.n	8007bba <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007bb4:	f7fd fd90 	bl	80056d8 <HAL_RCC_GetPCLK1Freq>
 8007bb8:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bc2:	d14c      	bne.n	8007c5e <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007bc4:	68fa      	ldr	r2, [r7, #12]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	009a      	lsls	r2, r3, #2
 8007bce:	441a      	add	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	005b      	lsls	r3, r3, #1
 8007bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bda:	4a4a      	ldr	r2, [pc, #296]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007be0:	095b      	lsrs	r3, r3, #5
 8007be2:	0119      	lsls	r1, r3, #4
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	4613      	mov	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	009a      	lsls	r2, r3, #2
 8007bee:	441a      	add	r2, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	005b      	lsls	r3, r3, #1
 8007bf6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bfa:	4b42      	ldr	r3, [pc, #264]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007bfc:	fba3 0302 	umull	r0, r3, r3, r2
 8007c00:	095b      	lsrs	r3, r3, #5
 8007c02:	2064      	movs	r0, #100	@ 0x64
 8007c04:	fb00 f303 	mul.w	r3, r0, r3
 8007c08:	1ad3      	subs	r3, r2, r3
 8007c0a:	00db      	lsls	r3, r3, #3
 8007c0c:	3332      	adds	r3, #50	@ 0x32
 8007c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007c10:	fba2 2303 	umull	r2, r3, r2, r3
 8007c14:	095b      	lsrs	r3, r3, #5
 8007c16:	005b      	lsls	r3, r3, #1
 8007c18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c1c:	4419      	add	r1, r3
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	4613      	mov	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4413      	add	r3, r2
 8007c26:	009a      	lsls	r2, r3, #2
 8007c28:	441a      	add	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	005b      	lsls	r3, r3, #1
 8007c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c34:	4b33      	ldr	r3, [pc, #204]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007c36:	fba3 0302 	umull	r0, r3, r3, r2
 8007c3a:	095b      	lsrs	r3, r3, #5
 8007c3c:	2064      	movs	r0, #100	@ 0x64
 8007c3e:	fb00 f303 	mul.w	r3, r0, r3
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	00db      	lsls	r3, r3, #3
 8007c46:	3332      	adds	r3, #50	@ 0x32
 8007c48:	4a2e      	ldr	r2, [pc, #184]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4e:	095b      	lsrs	r3, r3, #5
 8007c50:	f003 0207 	and.w	r2, r3, #7
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	440a      	add	r2, r1
 8007c5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c5c:	e04a      	b.n	8007cf4 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	4613      	mov	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	009a      	lsls	r2, r3, #2
 8007c68:	441a      	add	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c74:	4a23      	ldr	r2, [pc, #140]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007c76:	fba2 2303 	umull	r2, r3, r2, r3
 8007c7a:	095b      	lsrs	r3, r3, #5
 8007c7c:	0119      	lsls	r1, r3, #4
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	4613      	mov	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	009a      	lsls	r2, r3, #2
 8007c88:	441a      	add	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c94:	4b1b      	ldr	r3, [pc, #108]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007c96:	fba3 0302 	umull	r0, r3, r3, r2
 8007c9a:	095b      	lsrs	r3, r3, #5
 8007c9c:	2064      	movs	r0, #100	@ 0x64
 8007c9e:	fb00 f303 	mul.w	r3, r0, r3
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	011b      	lsls	r3, r3, #4
 8007ca6:	3332      	adds	r3, #50	@ 0x32
 8007ca8:	4a16      	ldr	r2, [pc, #88]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007caa:	fba2 2303 	umull	r2, r3, r2, r3
 8007cae:	095b      	lsrs	r3, r3, #5
 8007cb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007cb4:	4419      	add	r1, r3
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009a      	lsls	r2, r3, #2
 8007cc0:	441a      	add	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007cce:	fba3 0302 	umull	r0, r3, r3, r2
 8007cd2:	095b      	lsrs	r3, r3, #5
 8007cd4:	2064      	movs	r0, #100	@ 0x64
 8007cd6:	fb00 f303 	mul.w	r3, r0, r3
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	011b      	lsls	r3, r3, #4
 8007cde:	3332      	adds	r3, #50	@ 0x32
 8007ce0:	4a08      	ldr	r2, [pc, #32]	@ (8007d04 <UART_SetConfig+0x1d0>)
 8007ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce6:	095b      	lsrs	r3, r3, #5
 8007ce8:	f003 020f 	and.w	r2, r3, #15
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	440a      	add	r2, r1
 8007cf2:	609a      	str	r2, [r3, #8]
}
 8007cf4:	bf00      	nop
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}
 8007cfc:	40011000 	.word	0x40011000
 8007d00:	40011400 	.word	0x40011400
 8007d04:	51eb851f 	.word	0x51eb851f

08007d08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d08:	b084      	sub	sp, #16
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b084      	sub	sp, #16
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	f107 001c 	add.w	r0, r7, #28
 8007d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d123      	bne.n	8007d6a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d105      	bne.n	8007d5e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 fa8f 	bl	8008282 <USB_CoreReset>
 8007d64:	4603      	mov	r3, r0
 8007d66:	73fb      	strb	r3, [r7, #15]
 8007d68:	e010      	b.n	8007d8c <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68db      	ldr	r3, [r3, #12]
 8007d6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fa83 	bl	8008282 <USB_CoreReset>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007d8c:	7fbb      	ldrb	r3, [r7, #30]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d10b      	bne.n	8007daa <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f043 0206 	orr.w	r2, r3, #6
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f043 0220 	orr.w	r2, r3, #32
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007db6:	b004      	add	sp, #16
 8007db8:	4770      	bx	lr

08007dba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	b083      	sub	sp, #12
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f023 0201 	bic.w	r2, r3, #1
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bc80      	pop	{r7}
 8007dd8:	4770      	bx	lr

08007dda <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	460b      	mov	r3, r1
 8007de4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007df6:	78fb      	ldrb	r3, [r7, #3]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d115      	bne.n	8007e28 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e08:	200a      	movs	r0, #10
 8007e0a:	f7fb fb57 	bl	80034bc <HAL_Delay>
      ms += 10U;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	330a      	adds	r3, #10
 8007e12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fa27 	bl	8008268 <USB_GetMode>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d01e      	beq.n	8007e5e <USB_SetCurrentMode+0x84>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e24:	d9f0      	bls.n	8007e08 <USB_SetCurrentMode+0x2e>
 8007e26:	e01a      	b.n	8007e5e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e28:	78fb      	ldrb	r3, [r7, #3]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d115      	bne.n	8007e5a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e3a:	200a      	movs	r0, #10
 8007e3c:	f7fb fb3e 	bl	80034bc <HAL_Delay>
      ms += 10U;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	330a      	adds	r3, #10
 8007e44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fa0e 	bl	8008268 <USB_GetMode>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d005      	beq.n	8007e5e <USB_SetCurrentMode+0x84>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e56:	d9f0      	bls.n	8007e3a <USB_SetCurrentMode+0x60>
 8007e58:	e001      	b.n	8007e5e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e005      	b.n	8007e6a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2bc8      	cmp	r3, #200	@ 0xc8
 8007e62:	d101      	bne.n	8007e68 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e000      	b.n	8007e6a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
	...

08007e74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e74:	b084      	sub	sp, #16
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b086      	sub	sp, #24
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007e82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007e8e:	2300      	movs	r3, #0
 8007e90:	613b      	str	r3, [r7, #16]
 8007e92:	e009      	b.n	8007ea8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	3340      	adds	r3, #64	@ 0x40
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	613b      	str	r3, [r7, #16]
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	2b0e      	cmp	r3, #14
 8007eac:	d9f2      	bls.n	8007e94 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007eae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d11c      	bne.n	8007ef0 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	68fa      	ldr	r2, [r7, #12]
 8007ec0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ec4:	f043 0302 	orr.w	r3, r3, #2
 8007ec8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ece:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eda:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	639a      	str	r2, [r3, #56]	@ 0x38
 8007eee:	e00b      	b.n	8007f08 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f00:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f0e:	461a      	mov	r2, r3
 8007f10:	2300      	movs	r3, #0
 8007f12:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f14:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d10d      	bne.n	8007f38 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d104      	bne.n	8007f2e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f24:	2100      	movs	r1, #0
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 f966 	bl	80081f8 <USB_SetDevSpeed>
 8007f2c:	e008      	b.n	8007f40 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f2e:	2101      	movs	r1, #1
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f961 	bl	80081f8 <USB_SetDevSpeed>
 8007f36:	e003      	b.n	8007f40 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007f38:	2103      	movs	r1, #3
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f95c 	bl	80081f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f40:	2110      	movs	r1, #16
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f8fa 	bl	800813c <USB_FlushTxFifo>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d001      	beq.n	8007f52 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f923 	bl	800819e <USB_FlushRxFifo>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d001      	beq.n	8007f62 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f68:	461a      	mov	r2, r3
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f74:	461a      	mov	r2, r3
 8007f76:	2300      	movs	r3, #0
 8007f78:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f80:	461a      	mov	r2, r3
 8007f82:	2300      	movs	r3, #0
 8007f84:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f86:	2300      	movs	r3, #0
 8007f88:	613b      	str	r3, [r7, #16]
 8007f8a:	e043      	b.n	8008014 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fa2:	d118      	bne.n	8007fd6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d10a      	bne.n	8007fc0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	015a      	lsls	r2, r3, #5
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	e013      	b.n	8007fe8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	015a      	lsls	r2, r3, #5
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fcc:	461a      	mov	r2, r3
 8007fce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007fd2:	6013      	str	r3, [r2, #0]
 8007fd4:	e008      	b.n	8007fe8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	015a      	lsls	r2, r3, #5
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	4413      	add	r3, r2
 8007fde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008006:	461a      	mov	r2, r3
 8008008:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800800c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	3301      	adds	r3, #1
 8008012:	613b      	str	r3, [r7, #16]
 8008014:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008018:	461a      	mov	r2, r3
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	4293      	cmp	r3, r2
 800801e:	d3b5      	bcc.n	8007f8c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008020:	2300      	movs	r3, #0
 8008022:	613b      	str	r3, [r7, #16]
 8008024:	e043      	b.n	80080ae <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	015a      	lsls	r2, r3, #5
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	4413      	add	r3, r2
 800802e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008038:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800803c:	d118      	bne.n	8008070 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d10a      	bne.n	800805a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008050:	461a      	mov	r2, r3
 8008052:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008056:	6013      	str	r3, [r2, #0]
 8008058:	e013      	b.n	8008082 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008066:	461a      	mov	r2, r3
 8008068:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800806c:	6013      	str	r3, [r2, #0]
 800806e:	e008      	b.n	8008082 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800807c:	461a      	mov	r2, r3
 800807e:	2300      	movs	r3, #0
 8008080:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800808e:	461a      	mov	r2, r3
 8008090:	2300      	movs	r3, #0
 8008092:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	015a      	lsls	r2, r3, #5
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4413      	add	r3, r2
 800809c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a0:	461a      	mov	r2, r3
 80080a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80080a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	3301      	adds	r3, #1
 80080ac:	613b      	str	r3, [r7, #16]
 80080ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80080b2:	461a      	mov	r2, r3
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d3b5      	bcc.n	8008026 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	68fa      	ldr	r2, [r7, #12]
 80080c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080cc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80080da:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80080dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d105      	bne.n	80080f0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	699b      	ldr	r3, [r3, #24]
 80080e8:	f043 0210 	orr.w	r2, r3, #16
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	699a      	ldr	r2, [r3, #24]
 80080f4:	4b10      	ldr	r3, [pc, #64]	@ (8008138 <USB_DevInit+0x2c4>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80080fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008100:	2b00      	cmp	r3, #0
 8008102:	d005      	beq.n	8008110 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	f043 0208 	orr.w	r2, r3, #8
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008110:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008114:	2b01      	cmp	r3, #1
 8008116:	d107      	bne.n	8008128 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	699b      	ldr	r3, [r3, #24]
 800811c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008120:	f043 0304 	orr.w	r3, r3, #4
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008128:	7dfb      	ldrb	r3, [r7, #23]
}
 800812a:	4618      	mov	r0, r3
 800812c:	3718      	adds	r7, #24
 800812e:	46bd      	mov	sp, r7
 8008130:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008134:	b004      	add	sp, #16
 8008136:	4770      	bx	lr
 8008138:	803c3800 	.word	0x803c3800

0800813c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	3301      	adds	r3, #1
 800814e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008156:	d901      	bls.n	800815c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e01b      	b.n	8008194 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	daf2      	bge.n	800814a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008164:	2300      	movs	r3, #0
 8008166:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	019b      	lsls	r3, r3, #6
 800816c:	f043 0220 	orr.w	r2, r3, #32
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3301      	adds	r3, #1
 8008178:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008180:	d901      	bls.n	8008186 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e006      	b.n	8008194 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b20      	cmp	r3, #32
 8008190:	d0f0      	beq.n	8008174 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3714      	adds	r7, #20
 8008198:	46bd      	mov	sp, r7
 800819a:	bc80      	pop	{r7}
 800819c:	4770      	bx	lr

0800819e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800819e:	b480      	push	{r7}
 80081a0:	b085      	sub	sp, #20
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3301      	adds	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081b6:	d901      	bls.n	80081bc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e018      	b.n	80081ee <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	daf2      	bge.n	80081aa <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80081c4:	2300      	movs	r3, #0
 80081c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2210      	movs	r2, #16
 80081cc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	3301      	adds	r3, #1
 80081d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081da:	d901      	bls.n	80081e0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e006      	b.n	80081ee <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	f003 0310 	and.w	r3, r3, #16
 80081e8:	2b10      	cmp	r3, #16
 80081ea:	d0f0      	beq.n	80081ce <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3714      	adds	r7, #20
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bc80      	pop	{r7}
 80081f6:	4770      	bx	lr

080081f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	460b      	mov	r3, r1
 8008202:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	78fb      	ldrb	r3, [r7, #3]
 8008212:	68f9      	ldr	r1, [r7, #12]
 8008214:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008218:	4313      	orrs	r3, r2
 800821a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3714      	adds	r7, #20
 8008222:	46bd      	mov	sp, r7
 8008224:	bc80      	pop	{r7}
 8008226:	4770      	bx	lr

08008228 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008242:	f023 0303 	bic.w	r3, r3, #3
 8008246:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008256:	f043 0302 	orr.w	r3, r3, #2
 800825a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	3714      	adds	r7, #20
 8008262:	46bd      	mov	sp, r7
 8008264:	bc80      	pop	{r7}
 8008266:	4770      	bx	lr

08008268 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	f003 0301 	and.w	r3, r3, #1
}
 8008278:	4618      	mov	r0, r3
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	bc80      	pop	{r7}
 8008280:	4770      	bx	lr

08008282 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008282:	b480      	push	{r7}
 8008284:	b085      	sub	sp, #20
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800828a:	2300      	movs	r3, #0
 800828c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	3301      	adds	r3, #1
 8008292:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800829a:	d901      	bls.n	80082a0 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e01b      	b.n	80082d8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	691b      	ldr	r3, [r3, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	daf2      	bge.n	800828e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082a8:	2300      	movs	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	f043 0201 	orr.w	r2, r3, #1
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	3301      	adds	r3, #1
 80082bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082c4:	d901      	bls.n	80082ca <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80082c6:	2303      	movs	r3, #3
 80082c8:	e006      	b.n	80082d8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d0f0      	beq.n	80082b8 <USB_CoreReset+0x36>

  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3714      	adds	r7, #20
 80082dc:	46bd      	mov	sp, r7
 80082de:	bc80      	pop	{r7}
 80082e0:	4770      	bx	lr

080082e2 <__cvt>:
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082e8:	461d      	mov	r5, r3
 80082ea:	bfbb      	ittet	lt
 80082ec:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80082f0:	461d      	movlt	r5, r3
 80082f2:	2300      	movge	r3, #0
 80082f4:	232d      	movlt	r3, #45	@ 0x2d
 80082f6:	b088      	sub	sp, #32
 80082f8:	4614      	mov	r4, r2
 80082fa:	bfb8      	it	lt
 80082fc:	4614      	movlt	r4, r2
 80082fe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008300:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8008302:	7013      	strb	r3, [r2, #0]
 8008304:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008306:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800830a:	f023 0820 	bic.w	r8, r3, #32
 800830e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008312:	d005      	beq.n	8008320 <__cvt+0x3e>
 8008314:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008318:	d100      	bne.n	800831c <__cvt+0x3a>
 800831a:	3601      	adds	r6, #1
 800831c:	2302      	movs	r3, #2
 800831e:	e000      	b.n	8008322 <__cvt+0x40>
 8008320:	2303      	movs	r3, #3
 8008322:	aa07      	add	r2, sp, #28
 8008324:	9204      	str	r2, [sp, #16]
 8008326:	aa06      	add	r2, sp, #24
 8008328:	e9cd a202 	strd	sl, r2, [sp, #8]
 800832c:	e9cd 3600 	strd	r3, r6, [sp]
 8008330:	4622      	mov	r2, r4
 8008332:	462b      	mov	r3, r5
 8008334:	f001 f88c 	bl	8009450 <_dtoa_r>
 8008338:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800833c:	4607      	mov	r7, r0
 800833e:	d119      	bne.n	8008374 <__cvt+0x92>
 8008340:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008342:	07db      	lsls	r3, r3, #31
 8008344:	d50e      	bpl.n	8008364 <__cvt+0x82>
 8008346:	eb00 0906 	add.w	r9, r0, r6
 800834a:	2200      	movs	r2, #0
 800834c:	2300      	movs	r3, #0
 800834e:	4620      	mov	r0, r4
 8008350:	4629      	mov	r1, r5
 8008352:	f7f8 fb65 	bl	8000a20 <__aeabi_dcmpeq>
 8008356:	b108      	cbz	r0, 800835c <__cvt+0x7a>
 8008358:	f8cd 901c 	str.w	r9, [sp, #28]
 800835c:	2230      	movs	r2, #48	@ 0x30
 800835e:	9b07      	ldr	r3, [sp, #28]
 8008360:	454b      	cmp	r3, r9
 8008362:	d31e      	bcc.n	80083a2 <__cvt+0xc0>
 8008364:	4638      	mov	r0, r7
 8008366:	9b07      	ldr	r3, [sp, #28]
 8008368:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800836a:	1bdb      	subs	r3, r3, r7
 800836c:	6013      	str	r3, [r2, #0]
 800836e:	b008      	add	sp, #32
 8008370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008374:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008378:	eb00 0906 	add.w	r9, r0, r6
 800837c:	d1e5      	bne.n	800834a <__cvt+0x68>
 800837e:	7803      	ldrb	r3, [r0, #0]
 8008380:	2b30      	cmp	r3, #48	@ 0x30
 8008382:	d10a      	bne.n	800839a <__cvt+0xb8>
 8008384:	2200      	movs	r2, #0
 8008386:	2300      	movs	r3, #0
 8008388:	4620      	mov	r0, r4
 800838a:	4629      	mov	r1, r5
 800838c:	f7f8 fb48 	bl	8000a20 <__aeabi_dcmpeq>
 8008390:	b918      	cbnz	r0, 800839a <__cvt+0xb8>
 8008392:	f1c6 0601 	rsb	r6, r6, #1
 8008396:	f8ca 6000 	str.w	r6, [sl]
 800839a:	f8da 3000 	ldr.w	r3, [sl]
 800839e:	4499      	add	r9, r3
 80083a0:	e7d3      	b.n	800834a <__cvt+0x68>
 80083a2:	1c59      	adds	r1, r3, #1
 80083a4:	9107      	str	r1, [sp, #28]
 80083a6:	701a      	strb	r2, [r3, #0]
 80083a8:	e7d9      	b.n	800835e <__cvt+0x7c>

080083aa <__exponent>:
 80083aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083ac:	2900      	cmp	r1, #0
 80083ae:	bfb6      	itet	lt
 80083b0:	232d      	movlt	r3, #45	@ 0x2d
 80083b2:	232b      	movge	r3, #43	@ 0x2b
 80083b4:	4249      	neglt	r1, r1
 80083b6:	2909      	cmp	r1, #9
 80083b8:	7002      	strb	r2, [r0, #0]
 80083ba:	7043      	strb	r3, [r0, #1]
 80083bc:	dd29      	ble.n	8008412 <__exponent+0x68>
 80083be:	f10d 0307 	add.w	r3, sp, #7
 80083c2:	461d      	mov	r5, r3
 80083c4:	270a      	movs	r7, #10
 80083c6:	fbb1 f6f7 	udiv	r6, r1, r7
 80083ca:	461a      	mov	r2, r3
 80083cc:	fb07 1416 	mls	r4, r7, r6, r1
 80083d0:	3430      	adds	r4, #48	@ 0x30
 80083d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80083d6:	460c      	mov	r4, r1
 80083d8:	2c63      	cmp	r4, #99	@ 0x63
 80083da:	4631      	mov	r1, r6
 80083dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80083e0:	dcf1      	bgt.n	80083c6 <__exponent+0x1c>
 80083e2:	3130      	adds	r1, #48	@ 0x30
 80083e4:	1e94      	subs	r4, r2, #2
 80083e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083ea:	4623      	mov	r3, r4
 80083ec:	1c41      	adds	r1, r0, #1
 80083ee:	42ab      	cmp	r3, r5
 80083f0:	d30a      	bcc.n	8008408 <__exponent+0x5e>
 80083f2:	f10d 0309 	add.w	r3, sp, #9
 80083f6:	1a9b      	subs	r3, r3, r2
 80083f8:	42ac      	cmp	r4, r5
 80083fa:	bf88      	it	hi
 80083fc:	2300      	movhi	r3, #0
 80083fe:	3302      	adds	r3, #2
 8008400:	4403      	add	r3, r0
 8008402:	1a18      	subs	r0, r3, r0
 8008404:	b003      	add	sp, #12
 8008406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008408:	f813 6b01 	ldrb.w	r6, [r3], #1
 800840c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008410:	e7ed      	b.n	80083ee <__exponent+0x44>
 8008412:	2330      	movs	r3, #48	@ 0x30
 8008414:	3130      	adds	r1, #48	@ 0x30
 8008416:	7083      	strb	r3, [r0, #2]
 8008418:	70c1      	strb	r1, [r0, #3]
 800841a:	1d03      	adds	r3, r0, #4
 800841c:	e7f1      	b.n	8008402 <__exponent+0x58>
	...

08008420 <_printf_float>:
 8008420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008424:	b091      	sub	sp, #68	@ 0x44
 8008426:	460c      	mov	r4, r1
 8008428:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800842c:	4616      	mov	r6, r2
 800842e:	461f      	mov	r7, r3
 8008430:	4605      	mov	r5, r0
 8008432:	f000 feeb 	bl	800920c <_localeconv_r>
 8008436:	6803      	ldr	r3, [r0, #0]
 8008438:	4618      	mov	r0, r3
 800843a:	9308      	str	r3, [sp, #32]
 800843c:	f7f7 fec4 	bl	80001c8 <strlen>
 8008440:	2300      	movs	r3, #0
 8008442:	930e      	str	r3, [sp, #56]	@ 0x38
 8008444:	f8d8 3000 	ldr.w	r3, [r8]
 8008448:	9009      	str	r0, [sp, #36]	@ 0x24
 800844a:	3307      	adds	r3, #7
 800844c:	f023 0307 	bic.w	r3, r3, #7
 8008450:	f103 0208 	add.w	r2, r3, #8
 8008454:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008458:	f8d4 b000 	ldr.w	fp, [r4]
 800845c:	f8c8 2000 	str.w	r2, [r8]
 8008460:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008464:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008468:	930b      	str	r3, [sp, #44]	@ 0x2c
 800846a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800846e:	f04f 32ff 	mov.w	r2, #4294967295
 8008472:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008476:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800847a:	4b9c      	ldr	r3, [pc, #624]	@ (80086ec <_printf_float+0x2cc>)
 800847c:	f7f8 fb02 	bl	8000a84 <__aeabi_dcmpun>
 8008480:	bb70      	cbnz	r0, 80084e0 <_printf_float+0xc0>
 8008482:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008486:	f04f 32ff 	mov.w	r2, #4294967295
 800848a:	4b98      	ldr	r3, [pc, #608]	@ (80086ec <_printf_float+0x2cc>)
 800848c:	f7f8 fadc 	bl	8000a48 <__aeabi_dcmple>
 8008490:	bb30      	cbnz	r0, 80084e0 <_printf_float+0xc0>
 8008492:	2200      	movs	r2, #0
 8008494:	2300      	movs	r3, #0
 8008496:	4640      	mov	r0, r8
 8008498:	4649      	mov	r1, r9
 800849a:	f7f8 facb 	bl	8000a34 <__aeabi_dcmplt>
 800849e:	b110      	cbz	r0, 80084a6 <_printf_float+0x86>
 80084a0:	232d      	movs	r3, #45	@ 0x2d
 80084a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084a6:	4a92      	ldr	r2, [pc, #584]	@ (80086f0 <_printf_float+0x2d0>)
 80084a8:	4b92      	ldr	r3, [pc, #584]	@ (80086f4 <_printf_float+0x2d4>)
 80084aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80084ae:	bf8c      	ite	hi
 80084b0:	4690      	movhi	r8, r2
 80084b2:	4698      	movls	r8, r3
 80084b4:	2303      	movs	r3, #3
 80084b6:	f04f 0900 	mov.w	r9, #0
 80084ba:	6123      	str	r3, [r4, #16]
 80084bc:	f02b 0304 	bic.w	r3, fp, #4
 80084c0:	6023      	str	r3, [r4, #0]
 80084c2:	4633      	mov	r3, r6
 80084c4:	4621      	mov	r1, r4
 80084c6:	4628      	mov	r0, r5
 80084c8:	9700      	str	r7, [sp, #0]
 80084ca:	aa0f      	add	r2, sp, #60	@ 0x3c
 80084cc:	f000 f9d4 	bl	8008878 <_printf_common>
 80084d0:	3001      	adds	r0, #1
 80084d2:	f040 8090 	bne.w	80085f6 <_printf_float+0x1d6>
 80084d6:	f04f 30ff 	mov.w	r0, #4294967295
 80084da:	b011      	add	sp, #68	@ 0x44
 80084dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e0:	4642      	mov	r2, r8
 80084e2:	464b      	mov	r3, r9
 80084e4:	4640      	mov	r0, r8
 80084e6:	4649      	mov	r1, r9
 80084e8:	f7f8 facc 	bl	8000a84 <__aeabi_dcmpun>
 80084ec:	b148      	cbz	r0, 8008502 <_printf_float+0xe2>
 80084ee:	464b      	mov	r3, r9
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	bfb8      	it	lt
 80084f4:	232d      	movlt	r3, #45	@ 0x2d
 80084f6:	4a80      	ldr	r2, [pc, #512]	@ (80086f8 <_printf_float+0x2d8>)
 80084f8:	bfb8      	it	lt
 80084fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80084fe:	4b7f      	ldr	r3, [pc, #508]	@ (80086fc <_printf_float+0x2dc>)
 8008500:	e7d3      	b.n	80084aa <_printf_float+0x8a>
 8008502:	6863      	ldr	r3, [r4, #4]
 8008504:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	d13f      	bne.n	800858c <_printf_float+0x16c>
 800850c:	2306      	movs	r3, #6
 800850e:	6063      	str	r3, [r4, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8008516:	6023      	str	r3, [r4, #0]
 8008518:	9206      	str	r2, [sp, #24]
 800851a:	aa0e      	add	r2, sp, #56	@ 0x38
 800851c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008520:	aa0d      	add	r2, sp, #52	@ 0x34
 8008522:	9203      	str	r2, [sp, #12]
 8008524:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8008528:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800852c:	6863      	ldr	r3, [r4, #4]
 800852e:	4642      	mov	r2, r8
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	4628      	mov	r0, r5
 8008534:	464b      	mov	r3, r9
 8008536:	910a      	str	r1, [sp, #40]	@ 0x28
 8008538:	f7ff fed3 	bl	80082e2 <__cvt>
 800853c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800853e:	4680      	mov	r8, r0
 8008540:	2947      	cmp	r1, #71	@ 0x47
 8008542:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008544:	d128      	bne.n	8008598 <_printf_float+0x178>
 8008546:	1cc8      	adds	r0, r1, #3
 8008548:	db02      	blt.n	8008550 <_printf_float+0x130>
 800854a:	6863      	ldr	r3, [r4, #4]
 800854c:	4299      	cmp	r1, r3
 800854e:	dd40      	ble.n	80085d2 <_printf_float+0x1b2>
 8008550:	f1aa 0a02 	sub.w	sl, sl, #2
 8008554:	fa5f fa8a 	uxtb.w	sl, sl
 8008558:	4652      	mov	r2, sl
 800855a:	3901      	subs	r1, #1
 800855c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008560:	910d      	str	r1, [sp, #52]	@ 0x34
 8008562:	f7ff ff22 	bl	80083aa <__exponent>
 8008566:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008568:	4681      	mov	r9, r0
 800856a:	1813      	adds	r3, r2, r0
 800856c:	2a01      	cmp	r2, #1
 800856e:	6123      	str	r3, [r4, #16]
 8008570:	dc02      	bgt.n	8008578 <_printf_float+0x158>
 8008572:	6822      	ldr	r2, [r4, #0]
 8008574:	07d2      	lsls	r2, r2, #31
 8008576:	d501      	bpl.n	800857c <_printf_float+0x15c>
 8008578:	3301      	adds	r3, #1
 800857a:	6123      	str	r3, [r4, #16]
 800857c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008580:	2b00      	cmp	r3, #0
 8008582:	d09e      	beq.n	80084c2 <_printf_float+0xa2>
 8008584:	232d      	movs	r3, #45	@ 0x2d
 8008586:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800858a:	e79a      	b.n	80084c2 <_printf_float+0xa2>
 800858c:	2947      	cmp	r1, #71	@ 0x47
 800858e:	d1bf      	bne.n	8008510 <_printf_float+0xf0>
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1bd      	bne.n	8008510 <_printf_float+0xf0>
 8008594:	2301      	movs	r3, #1
 8008596:	e7ba      	b.n	800850e <_printf_float+0xee>
 8008598:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800859c:	d9dc      	bls.n	8008558 <_printf_float+0x138>
 800859e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80085a2:	d118      	bne.n	80085d6 <_printf_float+0x1b6>
 80085a4:	2900      	cmp	r1, #0
 80085a6:	6863      	ldr	r3, [r4, #4]
 80085a8:	dd0b      	ble.n	80085c2 <_printf_float+0x1a2>
 80085aa:	6121      	str	r1, [r4, #16]
 80085ac:	b913      	cbnz	r3, 80085b4 <_printf_float+0x194>
 80085ae:	6822      	ldr	r2, [r4, #0]
 80085b0:	07d0      	lsls	r0, r2, #31
 80085b2:	d502      	bpl.n	80085ba <_printf_float+0x19a>
 80085b4:	3301      	adds	r3, #1
 80085b6:	440b      	add	r3, r1
 80085b8:	6123      	str	r3, [r4, #16]
 80085ba:	f04f 0900 	mov.w	r9, #0
 80085be:	65a1      	str	r1, [r4, #88]	@ 0x58
 80085c0:	e7dc      	b.n	800857c <_printf_float+0x15c>
 80085c2:	b913      	cbnz	r3, 80085ca <_printf_float+0x1aa>
 80085c4:	6822      	ldr	r2, [r4, #0]
 80085c6:	07d2      	lsls	r2, r2, #31
 80085c8:	d501      	bpl.n	80085ce <_printf_float+0x1ae>
 80085ca:	3302      	adds	r3, #2
 80085cc:	e7f4      	b.n	80085b8 <_printf_float+0x198>
 80085ce:	2301      	movs	r3, #1
 80085d0:	e7f2      	b.n	80085b8 <_printf_float+0x198>
 80085d2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085d8:	4299      	cmp	r1, r3
 80085da:	db05      	blt.n	80085e8 <_printf_float+0x1c8>
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	6121      	str	r1, [r4, #16]
 80085e0:	07d8      	lsls	r0, r3, #31
 80085e2:	d5ea      	bpl.n	80085ba <_printf_float+0x19a>
 80085e4:	1c4b      	adds	r3, r1, #1
 80085e6:	e7e7      	b.n	80085b8 <_printf_float+0x198>
 80085e8:	2900      	cmp	r1, #0
 80085ea:	bfcc      	ite	gt
 80085ec:	2201      	movgt	r2, #1
 80085ee:	f1c1 0202 	rsble	r2, r1, #2
 80085f2:	4413      	add	r3, r2
 80085f4:	e7e0      	b.n	80085b8 <_printf_float+0x198>
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	055a      	lsls	r2, r3, #21
 80085fa:	d407      	bmi.n	800860c <_printf_float+0x1ec>
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	4642      	mov	r2, r8
 8008600:	4631      	mov	r1, r6
 8008602:	4628      	mov	r0, r5
 8008604:	47b8      	blx	r7
 8008606:	3001      	adds	r0, #1
 8008608:	d12b      	bne.n	8008662 <_printf_float+0x242>
 800860a:	e764      	b.n	80084d6 <_printf_float+0xb6>
 800860c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008610:	f240 80dc 	bls.w	80087cc <_printf_float+0x3ac>
 8008614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008618:	2200      	movs	r2, #0
 800861a:	2300      	movs	r3, #0
 800861c:	f7f8 fa00 	bl	8000a20 <__aeabi_dcmpeq>
 8008620:	2800      	cmp	r0, #0
 8008622:	d033      	beq.n	800868c <_printf_float+0x26c>
 8008624:	2301      	movs	r3, #1
 8008626:	4631      	mov	r1, r6
 8008628:	4628      	mov	r0, r5
 800862a:	4a35      	ldr	r2, [pc, #212]	@ (8008700 <_printf_float+0x2e0>)
 800862c:	47b8      	blx	r7
 800862e:	3001      	adds	r0, #1
 8008630:	f43f af51 	beq.w	80084d6 <_printf_float+0xb6>
 8008634:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8008638:	4543      	cmp	r3, r8
 800863a:	db02      	blt.n	8008642 <_printf_float+0x222>
 800863c:	6823      	ldr	r3, [r4, #0]
 800863e:	07d8      	lsls	r0, r3, #31
 8008640:	d50f      	bpl.n	8008662 <_printf_float+0x242>
 8008642:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008646:	4631      	mov	r1, r6
 8008648:	4628      	mov	r0, r5
 800864a:	47b8      	blx	r7
 800864c:	3001      	adds	r0, #1
 800864e:	f43f af42 	beq.w	80084d6 <_printf_float+0xb6>
 8008652:	f04f 0900 	mov.w	r9, #0
 8008656:	f108 38ff 	add.w	r8, r8, #4294967295
 800865a:	f104 0a1a 	add.w	sl, r4, #26
 800865e:	45c8      	cmp	r8, r9
 8008660:	dc09      	bgt.n	8008676 <_printf_float+0x256>
 8008662:	6823      	ldr	r3, [r4, #0]
 8008664:	079b      	lsls	r3, r3, #30
 8008666:	f100 8102 	bmi.w	800886e <_printf_float+0x44e>
 800866a:	68e0      	ldr	r0, [r4, #12]
 800866c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800866e:	4298      	cmp	r0, r3
 8008670:	bfb8      	it	lt
 8008672:	4618      	movlt	r0, r3
 8008674:	e731      	b.n	80084da <_printf_float+0xba>
 8008676:	2301      	movs	r3, #1
 8008678:	4652      	mov	r2, sl
 800867a:	4631      	mov	r1, r6
 800867c:	4628      	mov	r0, r5
 800867e:	47b8      	blx	r7
 8008680:	3001      	adds	r0, #1
 8008682:	f43f af28 	beq.w	80084d6 <_printf_float+0xb6>
 8008686:	f109 0901 	add.w	r9, r9, #1
 800868a:	e7e8      	b.n	800865e <_printf_float+0x23e>
 800868c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800868e:	2b00      	cmp	r3, #0
 8008690:	dc38      	bgt.n	8008704 <_printf_float+0x2e4>
 8008692:	2301      	movs	r3, #1
 8008694:	4631      	mov	r1, r6
 8008696:	4628      	mov	r0, r5
 8008698:	4a19      	ldr	r2, [pc, #100]	@ (8008700 <_printf_float+0x2e0>)
 800869a:	47b8      	blx	r7
 800869c:	3001      	adds	r0, #1
 800869e:	f43f af1a 	beq.w	80084d6 <_printf_float+0xb6>
 80086a2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80086a6:	ea59 0303 	orrs.w	r3, r9, r3
 80086aa:	d102      	bne.n	80086b2 <_printf_float+0x292>
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	07d9      	lsls	r1, r3, #31
 80086b0:	d5d7      	bpl.n	8008662 <_printf_float+0x242>
 80086b2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80086b6:	4631      	mov	r1, r6
 80086b8:	4628      	mov	r0, r5
 80086ba:	47b8      	blx	r7
 80086bc:	3001      	adds	r0, #1
 80086be:	f43f af0a 	beq.w	80084d6 <_printf_float+0xb6>
 80086c2:	f04f 0a00 	mov.w	sl, #0
 80086c6:	f104 0b1a 	add.w	fp, r4, #26
 80086ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086cc:	425b      	negs	r3, r3
 80086ce:	4553      	cmp	r3, sl
 80086d0:	dc01      	bgt.n	80086d6 <_printf_float+0x2b6>
 80086d2:	464b      	mov	r3, r9
 80086d4:	e793      	b.n	80085fe <_printf_float+0x1de>
 80086d6:	2301      	movs	r3, #1
 80086d8:	465a      	mov	r2, fp
 80086da:	4631      	mov	r1, r6
 80086dc:	4628      	mov	r0, r5
 80086de:	47b8      	blx	r7
 80086e0:	3001      	adds	r0, #1
 80086e2:	f43f aef8 	beq.w	80084d6 <_printf_float+0xb6>
 80086e6:	f10a 0a01 	add.w	sl, sl, #1
 80086ea:	e7ee      	b.n	80086ca <_printf_float+0x2aa>
 80086ec:	7fefffff 	.word	0x7fefffff
 80086f0:	0800c9cc 	.word	0x0800c9cc
 80086f4:	0800c9c8 	.word	0x0800c9c8
 80086f8:	0800c9d4 	.word	0x0800c9d4
 80086fc:	0800c9d0 	.word	0x0800c9d0
 8008700:	0800c9d8 	.word	0x0800c9d8
 8008704:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008706:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800870a:	4553      	cmp	r3, sl
 800870c:	bfa8      	it	ge
 800870e:	4653      	movge	r3, sl
 8008710:	2b00      	cmp	r3, #0
 8008712:	4699      	mov	r9, r3
 8008714:	dc36      	bgt.n	8008784 <_printf_float+0x364>
 8008716:	f04f 0b00 	mov.w	fp, #0
 800871a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800871e:	f104 021a 	add.w	r2, r4, #26
 8008722:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008724:	930a      	str	r3, [sp, #40]	@ 0x28
 8008726:	eba3 0309 	sub.w	r3, r3, r9
 800872a:	455b      	cmp	r3, fp
 800872c:	dc31      	bgt.n	8008792 <_printf_float+0x372>
 800872e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008730:	459a      	cmp	sl, r3
 8008732:	dc3a      	bgt.n	80087aa <_printf_float+0x38a>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	07da      	lsls	r2, r3, #31
 8008738:	d437      	bmi.n	80087aa <_printf_float+0x38a>
 800873a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800873c:	ebaa 0903 	sub.w	r9, sl, r3
 8008740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008742:	ebaa 0303 	sub.w	r3, sl, r3
 8008746:	4599      	cmp	r9, r3
 8008748:	bfa8      	it	ge
 800874a:	4699      	movge	r9, r3
 800874c:	f1b9 0f00 	cmp.w	r9, #0
 8008750:	dc33      	bgt.n	80087ba <_printf_float+0x39a>
 8008752:	f04f 0800 	mov.w	r8, #0
 8008756:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800875a:	f104 0b1a 	add.w	fp, r4, #26
 800875e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008760:	ebaa 0303 	sub.w	r3, sl, r3
 8008764:	eba3 0309 	sub.w	r3, r3, r9
 8008768:	4543      	cmp	r3, r8
 800876a:	f77f af7a 	ble.w	8008662 <_printf_float+0x242>
 800876e:	2301      	movs	r3, #1
 8008770:	465a      	mov	r2, fp
 8008772:	4631      	mov	r1, r6
 8008774:	4628      	mov	r0, r5
 8008776:	47b8      	blx	r7
 8008778:	3001      	adds	r0, #1
 800877a:	f43f aeac 	beq.w	80084d6 <_printf_float+0xb6>
 800877e:	f108 0801 	add.w	r8, r8, #1
 8008782:	e7ec      	b.n	800875e <_printf_float+0x33e>
 8008784:	4642      	mov	r2, r8
 8008786:	4631      	mov	r1, r6
 8008788:	4628      	mov	r0, r5
 800878a:	47b8      	blx	r7
 800878c:	3001      	adds	r0, #1
 800878e:	d1c2      	bne.n	8008716 <_printf_float+0x2f6>
 8008790:	e6a1      	b.n	80084d6 <_printf_float+0xb6>
 8008792:	2301      	movs	r3, #1
 8008794:	4631      	mov	r1, r6
 8008796:	4628      	mov	r0, r5
 8008798:	920a      	str	r2, [sp, #40]	@ 0x28
 800879a:	47b8      	blx	r7
 800879c:	3001      	adds	r0, #1
 800879e:	f43f ae9a 	beq.w	80084d6 <_printf_float+0xb6>
 80087a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087a4:	f10b 0b01 	add.w	fp, fp, #1
 80087a8:	e7bb      	b.n	8008722 <_printf_float+0x302>
 80087aa:	4631      	mov	r1, r6
 80087ac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	d1c0      	bne.n	800873a <_printf_float+0x31a>
 80087b8:	e68d      	b.n	80084d6 <_printf_float+0xb6>
 80087ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087bc:	464b      	mov	r3, r9
 80087be:	4631      	mov	r1, r6
 80087c0:	4628      	mov	r0, r5
 80087c2:	4442      	add	r2, r8
 80087c4:	47b8      	blx	r7
 80087c6:	3001      	adds	r0, #1
 80087c8:	d1c3      	bne.n	8008752 <_printf_float+0x332>
 80087ca:	e684      	b.n	80084d6 <_printf_float+0xb6>
 80087cc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80087d0:	f1ba 0f01 	cmp.w	sl, #1
 80087d4:	dc01      	bgt.n	80087da <_printf_float+0x3ba>
 80087d6:	07db      	lsls	r3, r3, #31
 80087d8:	d536      	bpl.n	8008848 <_printf_float+0x428>
 80087da:	2301      	movs	r3, #1
 80087dc:	4642      	mov	r2, r8
 80087de:	4631      	mov	r1, r6
 80087e0:	4628      	mov	r0, r5
 80087e2:	47b8      	blx	r7
 80087e4:	3001      	adds	r0, #1
 80087e6:	f43f ae76 	beq.w	80084d6 <_printf_float+0xb6>
 80087ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	f43f ae6e 	beq.w	80084d6 <_printf_float+0xb6>
 80087fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087fe:	2200      	movs	r2, #0
 8008800:	2300      	movs	r3, #0
 8008802:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008806:	f7f8 f90b 	bl	8000a20 <__aeabi_dcmpeq>
 800880a:	b9c0      	cbnz	r0, 800883e <_printf_float+0x41e>
 800880c:	4653      	mov	r3, sl
 800880e:	f108 0201 	add.w	r2, r8, #1
 8008812:	4631      	mov	r1, r6
 8008814:	4628      	mov	r0, r5
 8008816:	47b8      	blx	r7
 8008818:	3001      	adds	r0, #1
 800881a:	d10c      	bne.n	8008836 <_printf_float+0x416>
 800881c:	e65b      	b.n	80084d6 <_printf_float+0xb6>
 800881e:	2301      	movs	r3, #1
 8008820:	465a      	mov	r2, fp
 8008822:	4631      	mov	r1, r6
 8008824:	4628      	mov	r0, r5
 8008826:	47b8      	blx	r7
 8008828:	3001      	adds	r0, #1
 800882a:	f43f ae54 	beq.w	80084d6 <_printf_float+0xb6>
 800882e:	f108 0801 	add.w	r8, r8, #1
 8008832:	45d0      	cmp	r8, sl
 8008834:	dbf3      	blt.n	800881e <_printf_float+0x3fe>
 8008836:	464b      	mov	r3, r9
 8008838:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800883c:	e6e0      	b.n	8008600 <_printf_float+0x1e0>
 800883e:	f04f 0800 	mov.w	r8, #0
 8008842:	f104 0b1a 	add.w	fp, r4, #26
 8008846:	e7f4      	b.n	8008832 <_printf_float+0x412>
 8008848:	2301      	movs	r3, #1
 800884a:	4642      	mov	r2, r8
 800884c:	e7e1      	b.n	8008812 <_printf_float+0x3f2>
 800884e:	2301      	movs	r3, #1
 8008850:	464a      	mov	r2, r9
 8008852:	4631      	mov	r1, r6
 8008854:	4628      	mov	r0, r5
 8008856:	47b8      	blx	r7
 8008858:	3001      	adds	r0, #1
 800885a:	f43f ae3c 	beq.w	80084d6 <_printf_float+0xb6>
 800885e:	f108 0801 	add.w	r8, r8, #1
 8008862:	68e3      	ldr	r3, [r4, #12]
 8008864:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008866:	1a5b      	subs	r3, r3, r1
 8008868:	4543      	cmp	r3, r8
 800886a:	dcf0      	bgt.n	800884e <_printf_float+0x42e>
 800886c:	e6fd      	b.n	800866a <_printf_float+0x24a>
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	f104 0919 	add.w	r9, r4, #25
 8008876:	e7f4      	b.n	8008862 <_printf_float+0x442>

08008878 <_printf_common>:
 8008878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800887c:	4616      	mov	r6, r2
 800887e:	4698      	mov	r8, r3
 8008880:	688a      	ldr	r2, [r1, #8]
 8008882:	690b      	ldr	r3, [r1, #16]
 8008884:	4607      	mov	r7, r0
 8008886:	4293      	cmp	r3, r2
 8008888:	bfb8      	it	lt
 800888a:	4613      	movlt	r3, r2
 800888c:	6033      	str	r3, [r6, #0]
 800888e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008892:	460c      	mov	r4, r1
 8008894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008898:	b10a      	cbz	r2, 800889e <_printf_common+0x26>
 800889a:	3301      	adds	r3, #1
 800889c:	6033      	str	r3, [r6, #0]
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	0699      	lsls	r1, r3, #26
 80088a2:	bf42      	ittt	mi
 80088a4:	6833      	ldrmi	r3, [r6, #0]
 80088a6:	3302      	addmi	r3, #2
 80088a8:	6033      	strmi	r3, [r6, #0]
 80088aa:	6825      	ldr	r5, [r4, #0]
 80088ac:	f015 0506 	ands.w	r5, r5, #6
 80088b0:	d106      	bne.n	80088c0 <_printf_common+0x48>
 80088b2:	f104 0a19 	add.w	sl, r4, #25
 80088b6:	68e3      	ldr	r3, [r4, #12]
 80088b8:	6832      	ldr	r2, [r6, #0]
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	42ab      	cmp	r3, r5
 80088be:	dc2b      	bgt.n	8008918 <_printf_common+0xa0>
 80088c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088c4:	6822      	ldr	r2, [r4, #0]
 80088c6:	3b00      	subs	r3, #0
 80088c8:	bf18      	it	ne
 80088ca:	2301      	movne	r3, #1
 80088cc:	0692      	lsls	r2, r2, #26
 80088ce:	d430      	bmi.n	8008932 <_printf_common+0xba>
 80088d0:	4641      	mov	r1, r8
 80088d2:	4638      	mov	r0, r7
 80088d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088d8:	47c8      	blx	r9
 80088da:	3001      	adds	r0, #1
 80088dc:	d023      	beq.n	8008926 <_printf_common+0xae>
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	6922      	ldr	r2, [r4, #16]
 80088e2:	f003 0306 	and.w	r3, r3, #6
 80088e6:	2b04      	cmp	r3, #4
 80088e8:	bf14      	ite	ne
 80088ea:	2500      	movne	r5, #0
 80088ec:	6833      	ldreq	r3, [r6, #0]
 80088ee:	f04f 0600 	mov.w	r6, #0
 80088f2:	bf08      	it	eq
 80088f4:	68e5      	ldreq	r5, [r4, #12]
 80088f6:	f104 041a 	add.w	r4, r4, #26
 80088fa:	bf08      	it	eq
 80088fc:	1aed      	subeq	r5, r5, r3
 80088fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008902:	bf08      	it	eq
 8008904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008908:	4293      	cmp	r3, r2
 800890a:	bfc4      	itt	gt
 800890c:	1a9b      	subgt	r3, r3, r2
 800890e:	18ed      	addgt	r5, r5, r3
 8008910:	42b5      	cmp	r5, r6
 8008912:	d11a      	bne.n	800894a <_printf_common+0xd2>
 8008914:	2000      	movs	r0, #0
 8008916:	e008      	b.n	800892a <_printf_common+0xb2>
 8008918:	2301      	movs	r3, #1
 800891a:	4652      	mov	r2, sl
 800891c:	4641      	mov	r1, r8
 800891e:	4638      	mov	r0, r7
 8008920:	47c8      	blx	r9
 8008922:	3001      	adds	r0, #1
 8008924:	d103      	bne.n	800892e <_printf_common+0xb6>
 8008926:	f04f 30ff 	mov.w	r0, #4294967295
 800892a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800892e:	3501      	adds	r5, #1
 8008930:	e7c1      	b.n	80088b6 <_printf_common+0x3e>
 8008932:	2030      	movs	r0, #48	@ 0x30
 8008934:	18e1      	adds	r1, r4, r3
 8008936:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008940:	4422      	add	r2, r4
 8008942:	3302      	adds	r3, #2
 8008944:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008948:	e7c2      	b.n	80088d0 <_printf_common+0x58>
 800894a:	2301      	movs	r3, #1
 800894c:	4622      	mov	r2, r4
 800894e:	4641      	mov	r1, r8
 8008950:	4638      	mov	r0, r7
 8008952:	47c8      	blx	r9
 8008954:	3001      	adds	r0, #1
 8008956:	d0e6      	beq.n	8008926 <_printf_common+0xae>
 8008958:	3601      	adds	r6, #1
 800895a:	e7d9      	b.n	8008910 <_printf_common+0x98>

0800895c <_printf_i>:
 800895c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008960:	7e0f      	ldrb	r7, [r1, #24]
 8008962:	4691      	mov	r9, r2
 8008964:	2f78      	cmp	r7, #120	@ 0x78
 8008966:	4680      	mov	r8, r0
 8008968:	460c      	mov	r4, r1
 800896a:	469a      	mov	sl, r3
 800896c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800896e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008972:	d807      	bhi.n	8008984 <_printf_i+0x28>
 8008974:	2f62      	cmp	r7, #98	@ 0x62
 8008976:	d80a      	bhi.n	800898e <_printf_i+0x32>
 8008978:	2f00      	cmp	r7, #0
 800897a:	f000 80d1 	beq.w	8008b20 <_printf_i+0x1c4>
 800897e:	2f58      	cmp	r7, #88	@ 0x58
 8008980:	f000 80b8 	beq.w	8008af4 <_printf_i+0x198>
 8008984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008988:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800898c:	e03a      	b.n	8008a04 <_printf_i+0xa8>
 800898e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008992:	2b15      	cmp	r3, #21
 8008994:	d8f6      	bhi.n	8008984 <_printf_i+0x28>
 8008996:	a101      	add	r1, pc, #4	@ (adr r1, 800899c <_printf_i+0x40>)
 8008998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800899c:	080089f5 	.word	0x080089f5
 80089a0:	08008a09 	.word	0x08008a09
 80089a4:	08008985 	.word	0x08008985
 80089a8:	08008985 	.word	0x08008985
 80089ac:	08008985 	.word	0x08008985
 80089b0:	08008985 	.word	0x08008985
 80089b4:	08008a09 	.word	0x08008a09
 80089b8:	08008985 	.word	0x08008985
 80089bc:	08008985 	.word	0x08008985
 80089c0:	08008985 	.word	0x08008985
 80089c4:	08008985 	.word	0x08008985
 80089c8:	08008b07 	.word	0x08008b07
 80089cc:	08008a33 	.word	0x08008a33
 80089d0:	08008ac1 	.word	0x08008ac1
 80089d4:	08008985 	.word	0x08008985
 80089d8:	08008985 	.word	0x08008985
 80089dc:	08008b29 	.word	0x08008b29
 80089e0:	08008985 	.word	0x08008985
 80089e4:	08008a33 	.word	0x08008a33
 80089e8:	08008985 	.word	0x08008985
 80089ec:	08008985 	.word	0x08008985
 80089f0:	08008ac9 	.word	0x08008ac9
 80089f4:	6833      	ldr	r3, [r6, #0]
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6032      	str	r2, [r6, #0]
 80089fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a04:	2301      	movs	r3, #1
 8008a06:	e09c      	b.n	8008b42 <_printf_i+0x1e6>
 8008a08:	6833      	ldr	r3, [r6, #0]
 8008a0a:	6820      	ldr	r0, [r4, #0]
 8008a0c:	1d19      	adds	r1, r3, #4
 8008a0e:	6031      	str	r1, [r6, #0]
 8008a10:	0606      	lsls	r6, r0, #24
 8008a12:	d501      	bpl.n	8008a18 <_printf_i+0xbc>
 8008a14:	681d      	ldr	r5, [r3, #0]
 8008a16:	e003      	b.n	8008a20 <_printf_i+0xc4>
 8008a18:	0645      	lsls	r5, r0, #25
 8008a1a:	d5fb      	bpl.n	8008a14 <_printf_i+0xb8>
 8008a1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a20:	2d00      	cmp	r5, #0
 8008a22:	da03      	bge.n	8008a2c <_printf_i+0xd0>
 8008a24:	232d      	movs	r3, #45	@ 0x2d
 8008a26:	426d      	negs	r5, r5
 8008a28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a2c:	230a      	movs	r3, #10
 8008a2e:	4858      	ldr	r0, [pc, #352]	@ (8008b90 <_printf_i+0x234>)
 8008a30:	e011      	b.n	8008a56 <_printf_i+0xfa>
 8008a32:	6821      	ldr	r1, [r4, #0]
 8008a34:	6833      	ldr	r3, [r6, #0]
 8008a36:	0608      	lsls	r0, r1, #24
 8008a38:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a3c:	d402      	bmi.n	8008a44 <_printf_i+0xe8>
 8008a3e:	0649      	lsls	r1, r1, #25
 8008a40:	bf48      	it	mi
 8008a42:	b2ad      	uxthmi	r5, r5
 8008a44:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a46:	6033      	str	r3, [r6, #0]
 8008a48:	bf14      	ite	ne
 8008a4a:	230a      	movne	r3, #10
 8008a4c:	2308      	moveq	r3, #8
 8008a4e:	4850      	ldr	r0, [pc, #320]	@ (8008b90 <_printf_i+0x234>)
 8008a50:	2100      	movs	r1, #0
 8008a52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a56:	6866      	ldr	r6, [r4, #4]
 8008a58:	2e00      	cmp	r6, #0
 8008a5a:	60a6      	str	r6, [r4, #8]
 8008a5c:	db05      	blt.n	8008a6a <_printf_i+0x10e>
 8008a5e:	6821      	ldr	r1, [r4, #0]
 8008a60:	432e      	orrs	r6, r5
 8008a62:	f021 0104 	bic.w	r1, r1, #4
 8008a66:	6021      	str	r1, [r4, #0]
 8008a68:	d04b      	beq.n	8008b02 <_printf_i+0x1a6>
 8008a6a:	4616      	mov	r6, r2
 8008a6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a70:	fb03 5711 	mls	r7, r3, r1, r5
 8008a74:	5dc7      	ldrb	r7, [r0, r7]
 8008a76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a7a:	462f      	mov	r7, r5
 8008a7c:	42bb      	cmp	r3, r7
 8008a7e:	460d      	mov	r5, r1
 8008a80:	d9f4      	bls.n	8008a6c <_printf_i+0x110>
 8008a82:	2b08      	cmp	r3, #8
 8008a84:	d10b      	bne.n	8008a9e <_printf_i+0x142>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	07df      	lsls	r7, r3, #31
 8008a8a:	d508      	bpl.n	8008a9e <_printf_i+0x142>
 8008a8c:	6923      	ldr	r3, [r4, #16]
 8008a8e:	6861      	ldr	r1, [r4, #4]
 8008a90:	4299      	cmp	r1, r3
 8008a92:	bfde      	ittt	le
 8008a94:	2330      	movle	r3, #48	@ 0x30
 8008a96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a9e:	1b92      	subs	r2, r2, r6
 8008aa0:	6122      	str	r2, [r4, #16]
 8008aa2:	464b      	mov	r3, r9
 8008aa4:	4621      	mov	r1, r4
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	f8cd a000 	str.w	sl, [sp]
 8008aac:	aa03      	add	r2, sp, #12
 8008aae:	f7ff fee3 	bl	8008878 <_printf_common>
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	d14a      	bne.n	8008b4c <_printf_i+0x1f0>
 8008ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aba:	b004      	add	sp, #16
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	f043 0320 	orr.w	r3, r3, #32
 8008ac6:	6023      	str	r3, [r4, #0]
 8008ac8:	2778      	movs	r7, #120	@ 0x78
 8008aca:	4832      	ldr	r0, [pc, #200]	@ (8008b94 <_printf_i+0x238>)
 8008acc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	6831      	ldr	r1, [r6, #0]
 8008ad4:	061f      	lsls	r7, r3, #24
 8008ad6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ada:	d402      	bmi.n	8008ae2 <_printf_i+0x186>
 8008adc:	065f      	lsls	r7, r3, #25
 8008ade:	bf48      	it	mi
 8008ae0:	b2ad      	uxthmi	r5, r5
 8008ae2:	6031      	str	r1, [r6, #0]
 8008ae4:	07d9      	lsls	r1, r3, #31
 8008ae6:	bf44      	itt	mi
 8008ae8:	f043 0320 	orrmi.w	r3, r3, #32
 8008aec:	6023      	strmi	r3, [r4, #0]
 8008aee:	b11d      	cbz	r5, 8008af8 <_printf_i+0x19c>
 8008af0:	2310      	movs	r3, #16
 8008af2:	e7ad      	b.n	8008a50 <_printf_i+0xf4>
 8008af4:	4826      	ldr	r0, [pc, #152]	@ (8008b90 <_printf_i+0x234>)
 8008af6:	e7e9      	b.n	8008acc <_printf_i+0x170>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	f023 0320 	bic.w	r3, r3, #32
 8008afe:	6023      	str	r3, [r4, #0]
 8008b00:	e7f6      	b.n	8008af0 <_printf_i+0x194>
 8008b02:	4616      	mov	r6, r2
 8008b04:	e7bd      	b.n	8008a82 <_printf_i+0x126>
 8008b06:	6833      	ldr	r3, [r6, #0]
 8008b08:	6825      	ldr	r5, [r4, #0]
 8008b0a:	1d18      	adds	r0, r3, #4
 8008b0c:	6961      	ldr	r1, [r4, #20]
 8008b0e:	6030      	str	r0, [r6, #0]
 8008b10:	062e      	lsls	r6, r5, #24
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	d501      	bpl.n	8008b1a <_printf_i+0x1be>
 8008b16:	6019      	str	r1, [r3, #0]
 8008b18:	e002      	b.n	8008b20 <_printf_i+0x1c4>
 8008b1a:	0668      	lsls	r0, r5, #25
 8008b1c:	d5fb      	bpl.n	8008b16 <_printf_i+0x1ba>
 8008b1e:	8019      	strh	r1, [r3, #0]
 8008b20:	2300      	movs	r3, #0
 8008b22:	4616      	mov	r6, r2
 8008b24:	6123      	str	r3, [r4, #16]
 8008b26:	e7bc      	b.n	8008aa2 <_printf_i+0x146>
 8008b28:	6833      	ldr	r3, [r6, #0]
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	1d1a      	adds	r2, r3, #4
 8008b2e:	6032      	str	r2, [r6, #0]
 8008b30:	681e      	ldr	r6, [r3, #0]
 8008b32:	6862      	ldr	r2, [r4, #4]
 8008b34:	4630      	mov	r0, r6
 8008b36:	f000 fbe0 	bl	80092fa <memchr>
 8008b3a:	b108      	cbz	r0, 8008b40 <_printf_i+0x1e4>
 8008b3c:	1b80      	subs	r0, r0, r6
 8008b3e:	6060      	str	r0, [r4, #4]
 8008b40:	6863      	ldr	r3, [r4, #4]
 8008b42:	6123      	str	r3, [r4, #16]
 8008b44:	2300      	movs	r3, #0
 8008b46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b4a:	e7aa      	b.n	8008aa2 <_printf_i+0x146>
 8008b4c:	4632      	mov	r2, r6
 8008b4e:	4649      	mov	r1, r9
 8008b50:	4640      	mov	r0, r8
 8008b52:	6923      	ldr	r3, [r4, #16]
 8008b54:	47d0      	blx	sl
 8008b56:	3001      	adds	r0, #1
 8008b58:	d0ad      	beq.n	8008ab6 <_printf_i+0x15a>
 8008b5a:	6823      	ldr	r3, [r4, #0]
 8008b5c:	079b      	lsls	r3, r3, #30
 8008b5e:	d413      	bmi.n	8008b88 <_printf_i+0x22c>
 8008b60:	68e0      	ldr	r0, [r4, #12]
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	4298      	cmp	r0, r3
 8008b66:	bfb8      	it	lt
 8008b68:	4618      	movlt	r0, r3
 8008b6a:	e7a6      	b.n	8008aba <_printf_i+0x15e>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	4632      	mov	r2, r6
 8008b70:	4649      	mov	r1, r9
 8008b72:	4640      	mov	r0, r8
 8008b74:	47d0      	blx	sl
 8008b76:	3001      	adds	r0, #1
 8008b78:	d09d      	beq.n	8008ab6 <_printf_i+0x15a>
 8008b7a:	3501      	adds	r5, #1
 8008b7c:	68e3      	ldr	r3, [r4, #12]
 8008b7e:	9903      	ldr	r1, [sp, #12]
 8008b80:	1a5b      	subs	r3, r3, r1
 8008b82:	42ab      	cmp	r3, r5
 8008b84:	dcf2      	bgt.n	8008b6c <_printf_i+0x210>
 8008b86:	e7eb      	b.n	8008b60 <_printf_i+0x204>
 8008b88:	2500      	movs	r5, #0
 8008b8a:	f104 0619 	add.w	r6, r4, #25
 8008b8e:	e7f5      	b.n	8008b7c <_printf_i+0x220>
 8008b90:	0800c9da 	.word	0x0800c9da
 8008b94:	0800c9eb 	.word	0x0800c9eb

08008b98 <_scanf_float>:
 8008b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b9c:	b087      	sub	sp, #28
 8008b9e:	9303      	str	r3, [sp, #12]
 8008ba0:	688b      	ldr	r3, [r1, #8]
 8008ba2:	4691      	mov	r9, r2
 8008ba4:	1e5a      	subs	r2, r3, #1
 8008ba6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008baa:	bf82      	ittt	hi
 8008bac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008bb0:	eb03 0b05 	addhi.w	fp, r3, r5
 8008bb4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008bb8:	460a      	mov	r2, r1
 8008bba:	f04f 0500 	mov.w	r5, #0
 8008bbe:	bf88      	it	hi
 8008bc0:	608b      	strhi	r3, [r1, #8]
 8008bc2:	680b      	ldr	r3, [r1, #0]
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008bca:	f842 3b1c 	str.w	r3, [r2], #28
 8008bce:	460c      	mov	r4, r1
 8008bd0:	bf98      	it	ls
 8008bd2:	f04f 0b00 	movls.w	fp, #0
 8008bd6:	4616      	mov	r6, r2
 8008bd8:	46aa      	mov	sl, r5
 8008bda:	462f      	mov	r7, r5
 8008bdc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008be0:	9201      	str	r2, [sp, #4]
 8008be2:	9502      	str	r5, [sp, #8]
 8008be4:	68a2      	ldr	r2, [r4, #8]
 8008be6:	b15a      	cbz	r2, 8008c00 <_scanf_float+0x68>
 8008be8:	f8d9 3000 	ldr.w	r3, [r9]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	2b4e      	cmp	r3, #78	@ 0x4e
 8008bf0:	d862      	bhi.n	8008cb8 <_scanf_float+0x120>
 8008bf2:	2b40      	cmp	r3, #64	@ 0x40
 8008bf4:	d83a      	bhi.n	8008c6c <_scanf_float+0xd4>
 8008bf6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008bfa:	b2c8      	uxtb	r0, r1
 8008bfc:	280e      	cmp	r0, #14
 8008bfe:	d938      	bls.n	8008c72 <_scanf_float+0xda>
 8008c00:	b11f      	cbz	r7, 8008c0a <_scanf_float+0x72>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c0e:	f1ba 0f01 	cmp.w	sl, #1
 8008c12:	f200 8114 	bhi.w	8008e3e <_scanf_float+0x2a6>
 8008c16:	9b01      	ldr	r3, [sp, #4]
 8008c18:	429e      	cmp	r6, r3
 8008c1a:	f200 8105 	bhi.w	8008e28 <_scanf_float+0x290>
 8008c1e:	2001      	movs	r0, #1
 8008c20:	b007      	add	sp, #28
 8008c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c26:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008c2a:	2a0d      	cmp	r2, #13
 8008c2c:	d8e8      	bhi.n	8008c00 <_scanf_float+0x68>
 8008c2e:	a101      	add	r1, pc, #4	@ (adr r1, 8008c34 <_scanf_float+0x9c>)
 8008c30:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c34:	08008d7d 	.word	0x08008d7d
 8008c38:	08008c01 	.word	0x08008c01
 8008c3c:	08008c01 	.word	0x08008c01
 8008c40:	08008c01 	.word	0x08008c01
 8008c44:	08008dd9 	.word	0x08008dd9
 8008c48:	08008db3 	.word	0x08008db3
 8008c4c:	08008c01 	.word	0x08008c01
 8008c50:	08008c01 	.word	0x08008c01
 8008c54:	08008d8b 	.word	0x08008d8b
 8008c58:	08008c01 	.word	0x08008c01
 8008c5c:	08008c01 	.word	0x08008c01
 8008c60:	08008c01 	.word	0x08008c01
 8008c64:	08008c01 	.word	0x08008c01
 8008c68:	08008d47 	.word	0x08008d47
 8008c6c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008c70:	e7db      	b.n	8008c2a <_scanf_float+0x92>
 8008c72:	290e      	cmp	r1, #14
 8008c74:	d8c4      	bhi.n	8008c00 <_scanf_float+0x68>
 8008c76:	a001      	add	r0, pc, #4	@ (adr r0, 8008c7c <_scanf_float+0xe4>)
 8008c78:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008c7c:	08008d37 	.word	0x08008d37
 8008c80:	08008c01 	.word	0x08008c01
 8008c84:	08008d37 	.word	0x08008d37
 8008c88:	08008dc7 	.word	0x08008dc7
 8008c8c:	08008c01 	.word	0x08008c01
 8008c90:	08008cd9 	.word	0x08008cd9
 8008c94:	08008d1d 	.word	0x08008d1d
 8008c98:	08008d1d 	.word	0x08008d1d
 8008c9c:	08008d1d 	.word	0x08008d1d
 8008ca0:	08008d1d 	.word	0x08008d1d
 8008ca4:	08008d1d 	.word	0x08008d1d
 8008ca8:	08008d1d 	.word	0x08008d1d
 8008cac:	08008d1d 	.word	0x08008d1d
 8008cb0:	08008d1d 	.word	0x08008d1d
 8008cb4:	08008d1d 	.word	0x08008d1d
 8008cb8:	2b6e      	cmp	r3, #110	@ 0x6e
 8008cba:	d809      	bhi.n	8008cd0 <_scanf_float+0x138>
 8008cbc:	2b60      	cmp	r3, #96	@ 0x60
 8008cbe:	d8b2      	bhi.n	8008c26 <_scanf_float+0x8e>
 8008cc0:	2b54      	cmp	r3, #84	@ 0x54
 8008cc2:	d07b      	beq.n	8008dbc <_scanf_float+0x224>
 8008cc4:	2b59      	cmp	r3, #89	@ 0x59
 8008cc6:	d19b      	bne.n	8008c00 <_scanf_float+0x68>
 8008cc8:	2d07      	cmp	r5, #7
 8008cca:	d199      	bne.n	8008c00 <_scanf_float+0x68>
 8008ccc:	2508      	movs	r5, #8
 8008cce:	e02f      	b.n	8008d30 <_scanf_float+0x198>
 8008cd0:	2b74      	cmp	r3, #116	@ 0x74
 8008cd2:	d073      	beq.n	8008dbc <_scanf_float+0x224>
 8008cd4:	2b79      	cmp	r3, #121	@ 0x79
 8008cd6:	e7f6      	b.n	8008cc6 <_scanf_float+0x12e>
 8008cd8:	6821      	ldr	r1, [r4, #0]
 8008cda:	05c8      	lsls	r0, r1, #23
 8008cdc:	d51e      	bpl.n	8008d1c <_scanf_float+0x184>
 8008cde:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008ce2:	6021      	str	r1, [r4, #0]
 8008ce4:	3701      	adds	r7, #1
 8008ce6:	f1bb 0f00 	cmp.w	fp, #0
 8008cea:	d003      	beq.n	8008cf4 <_scanf_float+0x15c>
 8008cec:	3201      	adds	r2, #1
 8008cee:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008cf2:	60a2      	str	r2, [r4, #8]
 8008cf4:	68a3      	ldr	r3, [r4, #8]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	60a3      	str	r3, [r4, #8]
 8008cfa:	6923      	ldr	r3, [r4, #16]
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	6123      	str	r3, [r4, #16]
 8008d00:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008d04:	3b01      	subs	r3, #1
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f8c9 3004 	str.w	r3, [r9, #4]
 8008d0c:	f340 8083 	ble.w	8008e16 <_scanf_float+0x27e>
 8008d10:	f8d9 3000 	ldr.w	r3, [r9]
 8008d14:	3301      	adds	r3, #1
 8008d16:	f8c9 3000 	str.w	r3, [r9]
 8008d1a:	e763      	b.n	8008be4 <_scanf_float+0x4c>
 8008d1c:	eb1a 0105 	adds.w	r1, sl, r5
 8008d20:	f47f af6e 	bne.w	8008c00 <_scanf_float+0x68>
 8008d24:	460d      	mov	r5, r1
 8008d26:	468a      	mov	sl, r1
 8008d28:	6822      	ldr	r2, [r4, #0]
 8008d2a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008d2e:	6022      	str	r2, [r4, #0]
 8008d30:	f806 3b01 	strb.w	r3, [r6], #1
 8008d34:	e7de      	b.n	8008cf4 <_scanf_float+0x15c>
 8008d36:	6822      	ldr	r2, [r4, #0]
 8008d38:	0610      	lsls	r0, r2, #24
 8008d3a:	f57f af61 	bpl.w	8008c00 <_scanf_float+0x68>
 8008d3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d42:	6022      	str	r2, [r4, #0]
 8008d44:	e7f4      	b.n	8008d30 <_scanf_float+0x198>
 8008d46:	f1ba 0f00 	cmp.w	sl, #0
 8008d4a:	d10c      	bne.n	8008d66 <_scanf_float+0x1ce>
 8008d4c:	b977      	cbnz	r7, 8008d6c <_scanf_float+0x1d4>
 8008d4e:	6822      	ldr	r2, [r4, #0]
 8008d50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d58:	d108      	bne.n	8008d6c <_scanf_float+0x1d4>
 8008d5a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d5e:	f04f 0a01 	mov.w	sl, #1
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	e7e4      	b.n	8008d30 <_scanf_float+0x198>
 8008d66:	f1ba 0f02 	cmp.w	sl, #2
 8008d6a:	d051      	beq.n	8008e10 <_scanf_float+0x278>
 8008d6c:	2d01      	cmp	r5, #1
 8008d6e:	d002      	beq.n	8008d76 <_scanf_float+0x1de>
 8008d70:	2d04      	cmp	r5, #4
 8008d72:	f47f af45 	bne.w	8008c00 <_scanf_float+0x68>
 8008d76:	3501      	adds	r5, #1
 8008d78:	b2ed      	uxtb	r5, r5
 8008d7a:	e7d9      	b.n	8008d30 <_scanf_float+0x198>
 8008d7c:	f1ba 0f01 	cmp.w	sl, #1
 8008d80:	f47f af3e 	bne.w	8008c00 <_scanf_float+0x68>
 8008d84:	f04f 0a02 	mov.w	sl, #2
 8008d88:	e7d2      	b.n	8008d30 <_scanf_float+0x198>
 8008d8a:	b975      	cbnz	r5, 8008daa <_scanf_float+0x212>
 8008d8c:	2f00      	cmp	r7, #0
 8008d8e:	f47f af38 	bne.w	8008c02 <_scanf_float+0x6a>
 8008d92:	6822      	ldr	r2, [r4, #0]
 8008d94:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d98:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d9c:	f040 80ff 	bne.w	8008f9e <_scanf_float+0x406>
 8008da0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008da4:	2501      	movs	r5, #1
 8008da6:	6022      	str	r2, [r4, #0]
 8008da8:	e7c2      	b.n	8008d30 <_scanf_float+0x198>
 8008daa:	2d03      	cmp	r5, #3
 8008dac:	d0e3      	beq.n	8008d76 <_scanf_float+0x1de>
 8008dae:	2d05      	cmp	r5, #5
 8008db0:	e7df      	b.n	8008d72 <_scanf_float+0x1da>
 8008db2:	2d02      	cmp	r5, #2
 8008db4:	f47f af24 	bne.w	8008c00 <_scanf_float+0x68>
 8008db8:	2503      	movs	r5, #3
 8008dba:	e7b9      	b.n	8008d30 <_scanf_float+0x198>
 8008dbc:	2d06      	cmp	r5, #6
 8008dbe:	f47f af1f 	bne.w	8008c00 <_scanf_float+0x68>
 8008dc2:	2507      	movs	r5, #7
 8008dc4:	e7b4      	b.n	8008d30 <_scanf_float+0x198>
 8008dc6:	6822      	ldr	r2, [r4, #0]
 8008dc8:	0591      	lsls	r1, r2, #22
 8008dca:	f57f af19 	bpl.w	8008c00 <_scanf_float+0x68>
 8008dce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008dd2:	6022      	str	r2, [r4, #0]
 8008dd4:	9702      	str	r7, [sp, #8]
 8008dd6:	e7ab      	b.n	8008d30 <_scanf_float+0x198>
 8008dd8:	6822      	ldr	r2, [r4, #0]
 8008dda:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008dde:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008de2:	d005      	beq.n	8008df0 <_scanf_float+0x258>
 8008de4:	0550      	lsls	r0, r2, #21
 8008de6:	f57f af0b 	bpl.w	8008c00 <_scanf_float+0x68>
 8008dea:	2f00      	cmp	r7, #0
 8008dec:	f000 80d7 	beq.w	8008f9e <_scanf_float+0x406>
 8008df0:	0591      	lsls	r1, r2, #22
 8008df2:	bf58      	it	pl
 8008df4:	9902      	ldrpl	r1, [sp, #8]
 8008df6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008dfa:	bf58      	it	pl
 8008dfc:	1a79      	subpl	r1, r7, r1
 8008dfe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008e02:	f04f 0700 	mov.w	r7, #0
 8008e06:	bf58      	it	pl
 8008e08:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e0c:	6022      	str	r2, [r4, #0]
 8008e0e:	e78f      	b.n	8008d30 <_scanf_float+0x198>
 8008e10:	f04f 0a03 	mov.w	sl, #3
 8008e14:	e78c      	b.n	8008d30 <_scanf_float+0x198>
 8008e16:	4649      	mov	r1, r9
 8008e18:	4640      	mov	r0, r8
 8008e1a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008e1e:	4798      	blx	r3
 8008e20:	2800      	cmp	r0, #0
 8008e22:	f43f aedf 	beq.w	8008be4 <_scanf_float+0x4c>
 8008e26:	e6eb      	b.n	8008c00 <_scanf_float+0x68>
 8008e28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e2c:	464a      	mov	r2, r9
 8008e2e:	4640      	mov	r0, r8
 8008e30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e34:	4798      	blx	r3
 8008e36:	6923      	ldr	r3, [r4, #16]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	6123      	str	r3, [r4, #16]
 8008e3c:	e6eb      	b.n	8008c16 <_scanf_float+0x7e>
 8008e3e:	1e6b      	subs	r3, r5, #1
 8008e40:	2b06      	cmp	r3, #6
 8008e42:	d824      	bhi.n	8008e8e <_scanf_float+0x2f6>
 8008e44:	2d02      	cmp	r5, #2
 8008e46:	d836      	bhi.n	8008eb6 <_scanf_float+0x31e>
 8008e48:	9b01      	ldr	r3, [sp, #4]
 8008e4a:	429e      	cmp	r6, r3
 8008e4c:	f67f aee7 	bls.w	8008c1e <_scanf_float+0x86>
 8008e50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e54:	464a      	mov	r2, r9
 8008e56:	4640      	mov	r0, r8
 8008e58:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e5c:	4798      	blx	r3
 8008e5e:	6923      	ldr	r3, [r4, #16]
 8008e60:	3b01      	subs	r3, #1
 8008e62:	6123      	str	r3, [r4, #16]
 8008e64:	e7f0      	b.n	8008e48 <_scanf_float+0x2b0>
 8008e66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e6a:	464a      	mov	r2, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008e72:	4798      	blx	r3
 8008e74:	6923      	ldr	r3, [r4, #16]
 8008e76:	3b01      	subs	r3, #1
 8008e78:	6123      	str	r3, [r4, #16]
 8008e7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e7e:	fa5f fa8a 	uxtb.w	sl, sl
 8008e82:	f1ba 0f02 	cmp.w	sl, #2
 8008e86:	d1ee      	bne.n	8008e66 <_scanf_float+0x2ce>
 8008e88:	3d03      	subs	r5, #3
 8008e8a:	b2ed      	uxtb	r5, r5
 8008e8c:	1b76      	subs	r6, r6, r5
 8008e8e:	6823      	ldr	r3, [r4, #0]
 8008e90:	05da      	lsls	r2, r3, #23
 8008e92:	d530      	bpl.n	8008ef6 <_scanf_float+0x35e>
 8008e94:	055b      	lsls	r3, r3, #21
 8008e96:	d511      	bpl.n	8008ebc <_scanf_float+0x324>
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	429e      	cmp	r6, r3
 8008e9c:	f67f aebf 	bls.w	8008c1e <_scanf_float+0x86>
 8008ea0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ea4:	464a      	mov	r2, r9
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008eac:	4798      	blx	r3
 8008eae:	6923      	ldr	r3, [r4, #16]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	6123      	str	r3, [r4, #16]
 8008eb4:	e7f0      	b.n	8008e98 <_scanf_float+0x300>
 8008eb6:	46aa      	mov	sl, r5
 8008eb8:	46b3      	mov	fp, r6
 8008eba:	e7de      	b.n	8008e7a <_scanf_float+0x2e2>
 8008ebc:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008ec0:	6923      	ldr	r3, [r4, #16]
 8008ec2:	2965      	cmp	r1, #101	@ 0x65
 8008ec4:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ec8:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ecc:	6123      	str	r3, [r4, #16]
 8008ece:	d00c      	beq.n	8008eea <_scanf_float+0x352>
 8008ed0:	2945      	cmp	r1, #69	@ 0x45
 8008ed2:	d00a      	beq.n	8008eea <_scanf_float+0x352>
 8008ed4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ed8:	464a      	mov	r2, r9
 8008eda:	4640      	mov	r0, r8
 8008edc:	4798      	blx	r3
 8008ede:	6923      	ldr	r3, [r4, #16]
 8008ee0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008ee4:	3b01      	subs	r3, #1
 8008ee6:	1eb5      	subs	r5, r6, #2
 8008ee8:	6123      	str	r3, [r4, #16]
 8008eea:	464a      	mov	r2, r9
 8008eec:	4640      	mov	r0, r8
 8008eee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ef2:	4798      	blx	r3
 8008ef4:	462e      	mov	r6, r5
 8008ef6:	6822      	ldr	r2, [r4, #0]
 8008ef8:	f012 0210 	ands.w	r2, r2, #16
 8008efc:	d001      	beq.n	8008f02 <_scanf_float+0x36a>
 8008efe:	2000      	movs	r0, #0
 8008f00:	e68e      	b.n	8008c20 <_scanf_float+0x88>
 8008f02:	7032      	strb	r2, [r6, #0]
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f0e:	d125      	bne.n	8008f5c <_scanf_float+0x3c4>
 8008f10:	9b02      	ldr	r3, [sp, #8]
 8008f12:	429f      	cmp	r7, r3
 8008f14:	d00a      	beq.n	8008f2c <_scanf_float+0x394>
 8008f16:	1bda      	subs	r2, r3, r7
 8008f18:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008f1c:	429e      	cmp	r6, r3
 8008f1e:	bf28      	it	cs
 8008f20:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008f24:	4630      	mov	r0, r6
 8008f26:	491f      	ldr	r1, [pc, #124]	@ (8008fa4 <_scanf_float+0x40c>)
 8008f28:	f000 f902 	bl	8009130 <siprintf>
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	4640      	mov	r0, r8
 8008f30:	9901      	ldr	r1, [sp, #4]
 8008f32:	f002 fbf9 	bl	800b728 <_strtod_r>
 8008f36:	9b03      	ldr	r3, [sp, #12]
 8008f38:	6825      	ldr	r5, [r4, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f015 0f02 	tst.w	r5, #2
 8008f40:	4606      	mov	r6, r0
 8008f42:	460f      	mov	r7, r1
 8008f44:	f103 0204 	add.w	r2, r3, #4
 8008f48:	d015      	beq.n	8008f76 <_scanf_float+0x3de>
 8008f4a:	9903      	ldr	r1, [sp, #12]
 8008f4c:	600a      	str	r2, [r1, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	e9c3 6700 	strd	r6, r7, [r3]
 8008f54:	68e3      	ldr	r3, [r4, #12]
 8008f56:	3301      	adds	r3, #1
 8008f58:	60e3      	str	r3, [r4, #12]
 8008f5a:	e7d0      	b.n	8008efe <_scanf_float+0x366>
 8008f5c:	9b04      	ldr	r3, [sp, #16]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d0e4      	beq.n	8008f2c <_scanf_float+0x394>
 8008f62:	9905      	ldr	r1, [sp, #20]
 8008f64:	230a      	movs	r3, #10
 8008f66:	4640      	mov	r0, r8
 8008f68:	3101      	adds	r1, #1
 8008f6a:	f002 fc5d 	bl	800b828 <_strtol_r>
 8008f6e:	9b04      	ldr	r3, [sp, #16]
 8008f70:	9e05      	ldr	r6, [sp, #20]
 8008f72:	1ac2      	subs	r2, r0, r3
 8008f74:	e7d0      	b.n	8008f18 <_scanf_float+0x380>
 8008f76:	076d      	lsls	r5, r5, #29
 8008f78:	d4e7      	bmi.n	8008f4a <_scanf_float+0x3b2>
 8008f7a:	9d03      	ldr	r5, [sp, #12]
 8008f7c:	602a      	str	r2, [r5, #0]
 8008f7e:	681d      	ldr	r5, [r3, #0]
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	f7f7 fd7e 	bl	8000a84 <__aeabi_dcmpun>
 8008f88:	b120      	cbz	r0, 8008f94 <_scanf_float+0x3fc>
 8008f8a:	4807      	ldr	r0, [pc, #28]	@ (8008fa8 <_scanf_float+0x410>)
 8008f8c:	f000 f9d2 	bl	8009334 <nanf>
 8008f90:	6028      	str	r0, [r5, #0]
 8008f92:	e7df      	b.n	8008f54 <_scanf_float+0x3bc>
 8008f94:	4630      	mov	r0, r6
 8008f96:	4639      	mov	r1, r7
 8008f98:	f7f7 fdd2 	bl	8000b40 <__aeabi_d2f>
 8008f9c:	e7f8      	b.n	8008f90 <_scanf_float+0x3f8>
 8008f9e:	2700      	movs	r7, #0
 8008fa0:	e633      	b.n	8008c0a <_scanf_float+0x72>
 8008fa2:	bf00      	nop
 8008fa4:	0800c9fc 	.word	0x0800c9fc
 8008fa8:	0800cb3d 	.word	0x0800cb3d

08008fac <std>:
 8008fac:	2300      	movs	r3, #0
 8008fae:	b510      	push	{r4, lr}
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8008fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fba:	6083      	str	r3, [r0, #8]
 8008fbc:	8181      	strh	r1, [r0, #12]
 8008fbe:	6643      	str	r3, [r0, #100]	@ 0x64
 8008fc0:	81c2      	strh	r2, [r0, #14]
 8008fc2:	6183      	str	r3, [r0, #24]
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	2208      	movs	r2, #8
 8008fc8:	305c      	adds	r0, #92	@ 0x5c
 8008fca:	f000 f916 	bl	80091fa <memset>
 8008fce:	4b0d      	ldr	r3, [pc, #52]	@ (8009004 <std+0x58>)
 8008fd0:	6224      	str	r4, [r4, #32]
 8008fd2:	6263      	str	r3, [r4, #36]	@ 0x24
 8008fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8009008 <std+0x5c>)
 8008fd6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800900c <std+0x60>)
 8008fda:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8009010 <std+0x64>)
 8008fde:	6323      	str	r3, [r4, #48]	@ 0x30
 8008fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8009014 <std+0x68>)
 8008fe2:	429c      	cmp	r4, r3
 8008fe4:	d006      	beq.n	8008ff4 <std+0x48>
 8008fe6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008fea:	4294      	cmp	r4, r2
 8008fec:	d002      	beq.n	8008ff4 <std+0x48>
 8008fee:	33d0      	adds	r3, #208	@ 0xd0
 8008ff0:	429c      	cmp	r4, r3
 8008ff2:	d105      	bne.n	8009000 <std+0x54>
 8008ff4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ffc:	f000 b97a 	b.w	80092f4 <__retarget_lock_init_recursive>
 8009000:	bd10      	pop	{r4, pc}
 8009002:	bf00      	nop
 8009004:	08009175 	.word	0x08009175
 8009008:	08009197 	.word	0x08009197
 800900c:	080091cf 	.word	0x080091cf
 8009010:	080091f3 	.word	0x080091f3
 8009014:	20000e1c 	.word	0x20000e1c

08009018 <stdio_exit_handler>:
 8009018:	4a02      	ldr	r2, [pc, #8]	@ (8009024 <stdio_exit_handler+0xc>)
 800901a:	4903      	ldr	r1, [pc, #12]	@ (8009028 <stdio_exit_handler+0x10>)
 800901c:	4803      	ldr	r0, [pc, #12]	@ (800902c <stdio_exit_handler+0x14>)
 800901e:	f000 b869 	b.w	80090f4 <_fwalk_sglue>
 8009022:	bf00      	nop
 8009024:	20000040 	.word	0x20000040
 8009028:	0800bbdd 	.word	0x0800bbdd
 800902c:	20000050 	.word	0x20000050

08009030 <cleanup_stdio>:
 8009030:	6841      	ldr	r1, [r0, #4]
 8009032:	4b0c      	ldr	r3, [pc, #48]	@ (8009064 <cleanup_stdio+0x34>)
 8009034:	b510      	push	{r4, lr}
 8009036:	4299      	cmp	r1, r3
 8009038:	4604      	mov	r4, r0
 800903a:	d001      	beq.n	8009040 <cleanup_stdio+0x10>
 800903c:	f002 fdce 	bl	800bbdc <_fflush_r>
 8009040:	68a1      	ldr	r1, [r4, #8]
 8009042:	4b09      	ldr	r3, [pc, #36]	@ (8009068 <cleanup_stdio+0x38>)
 8009044:	4299      	cmp	r1, r3
 8009046:	d002      	beq.n	800904e <cleanup_stdio+0x1e>
 8009048:	4620      	mov	r0, r4
 800904a:	f002 fdc7 	bl	800bbdc <_fflush_r>
 800904e:	68e1      	ldr	r1, [r4, #12]
 8009050:	4b06      	ldr	r3, [pc, #24]	@ (800906c <cleanup_stdio+0x3c>)
 8009052:	4299      	cmp	r1, r3
 8009054:	d004      	beq.n	8009060 <cleanup_stdio+0x30>
 8009056:	4620      	mov	r0, r4
 8009058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800905c:	f002 bdbe 	b.w	800bbdc <_fflush_r>
 8009060:	bd10      	pop	{r4, pc}
 8009062:	bf00      	nop
 8009064:	20000e1c 	.word	0x20000e1c
 8009068:	20000e84 	.word	0x20000e84
 800906c:	20000eec 	.word	0x20000eec

08009070 <global_stdio_init.part.0>:
 8009070:	b510      	push	{r4, lr}
 8009072:	4b0b      	ldr	r3, [pc, #44]	@ (80090a0 <global_stdio_init.part.0+0x30>)
 8009074:	4c0b      	ldr	r4, [pc, #44]	@ (80090a4 <global_stdio_init.part.0+0x34>)
 8009076:	4a0c      	ldr	r2, [pc, #48]	@ (80090a8 <global_stdio_init.part.0+0x38>)
 8009078:	4620      	mov	r0, r4
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	2104      	movs	r1, #4
 800907e:	2200      	movs	r2, #0
 8009080:	f7ff ff94 	bl	8008fac <std>
 8009084:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009088:	2201      	movs	r2, #1
 800908a:	2109      	movs	r1, #9
 800908c:	f7ff ff8e 	bl	8008fac <std>
 8009090:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009094:	2202      	movs	r2, #2
 8009096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800909a:	2112      	movs	r1, #18
 800909c:	f7ff bf86 	b.w	8008fac <std>
 80090a0:	20000f54 	.word	0x20000f54
 80090a4:	20000e1c 	.word	0x20000e1c
 80090a8:	08009019 	.word	0x08009019

080090ac <__sfp_lock_acquire>:
 80090ac:	4801      	ldr	r0, [pc, #4]	@ (80090b4 <__sfp_lock_acquire+0x8>)
 80090ae:	f000 b922 	b.w	80092f6 <__retarget_lock_acquire_recursive>
 80090b2:	bf00      	nop
 80090b4:	20000f5d 	.word	0x20000f5d

080090b8 <__sfp_lock_release>:
 80090b8:	4801      	ldr	r0, [pc, #4]	@ (80090c0 <__sfp_lock_release+0x8>)
 80090ba:	f000 b91d 	b.w	80092f8 <__retarget_lock_release_recursive>
 80090be:	bf00      	nop
 80090c0:	20000f5d 	.word	0x20000f5d

080090c4 <__sinit>:
 80090c4:	b510      	push	{r4, lr}
 80090c6:	4604      	mov	r4, r0
 80090c8:	f7ff fff0 	bl	80090ac <__sfp_lock_acquire>
 80090cc:	6a23      	ldr	r3, [r4, #32]
 80090ce:	b11b      	cbz	r3, 80090d8 <__sinit+0x14>
 80090d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d4:	f7ff bff0 	b.w	80090b8 <__sfp_lock_release>
 80090d8:	4b04      	ldr	r3, [pc, #16]	@ (80090ec <__sinit+0x28>)
 80090da:	6223      	str	r3, [r4, #32]
 80090dc:	4b04      	ldr	r3, [pc, #16]	@ (80090f0 <__sinit+0x2c>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d1f5      	bne.n	80090d0 <__sinit+0xc>
 80090e4:	f7ff ffc4 	bl	8009070 <global_stdio_init.part.0>
 80090e8:	e7f2      	b.n	80090d0 <__sinit+0xc>
 80090ea:	bf00      	nop
 80090ec:	08009031 	.word	0x08009031
 80090f0:	20000f54 	.word	0x20000f54

080090f4 <_fwalk_sglue>:
 80090f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090f8:	4607      	mov	r7, r0
 80090fa:	4688      	mov	r8, r1
 80090fc:	4614      	mov	r4, r2
 80090fe:	2600      	movs	r6, #0
 8009100:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009104:	f1b9 0901 	subs.w	r9, r9, #1
 8009108:	d505      	bpl.n	8009116 <_fwalk_sglue+0x22>
 800910a:	6824      	ldr	r4, [r4, #0]
 800910c:	2c00      	cmp	r4, #0
 800910e:	d1f7      	bne.n	8009100 <_fwalk_sglue+0xc>
 8009110:	4630      	mov	r0, r6
 8009112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009116:	89ab      	ldrh	r3, [r5, #12]
 8009118:	2b01      	cmp	r3, #1
 800911a:	d907      	bls.n	800912c <_fwalk_sglue+0x38>
 800911c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009120:	3301      	adds	r3, #1
 8009122:	d003      	beq.n	800912c <_fwalk_sglue+0x38>
 8009124:	4629      	mov	r1, r5
 8009126:	4638      	mov	r0, r7
 8009128:	47c0      	blx	r8
 800912a:	4306      	orrs	r6, r0
 800912c:	3568      	adds	r5, #104	@ 0x68
 800912e:	e7e9      	b.n	8009104 <_fwalk_sglue+0x10>

08009130 <siprintf>:
 8009130:	b40e      	push	{r1, r2, r3}
 8009132:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009136:	b510      	push	{r4, lr}
 8009138:	2400      	movs	r4, #0
 800913a:	b09d      	sub	sp, #116	@ 0x74
 800913c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800913e:	9002      	str	r0, [sp, #8]
 8009140:	9006      	str	r0, [sp, #24]
 8009142:	9107      	str	r1, [sp, #28]
 8009144:	9104      	str	r1, [sp, #16]
 8009146:	4809      	ldr	r0, [pc, #36]	@ (800916c <siprintf+0x3c>)
 8009148:	4909      	ldr	r1, [pc, #36]	@ (8009170 <siprintf+0x40>)
 800914a:	f853 2b04 	ldr.w	r2, [r3], #4
 800914e:	9105      	str	r1, [sp, #20]
 8009150:	6800      	ldr	r0, [r0, #0]
 8009152:	a902      	add	r1, sp, #8
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009158:	f002 fbc4 	bl	800b8e4 <_svfiprintf_r>
 800915c:	9b02      	ldr	r3, [sp, #8]
 800915e:	701c      	strb	r4, [r3, #0]
 8009160:	b01d      	add	sp, #116	@ 0x74
 8009162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009166:	b003      	add	sp, #12
 8009168:	4770      	bx	lr
 800916a:	bf00      	nop
 800916c:	2000004c 	.word	0x2000004c
 8009170:	ffff0208 	.word	0xffff0208

08009174 <__sread>:
 8009174:	b510      	push	{r4, lr}
 8009176:	460c      	mov	r4, r1
 8009178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800917c:	f000 f86c 	bl	8009258 <_read_r>
 8009180:	2800      	cmp	r0, #0
 8009182:	bfab      	itete	ge
 8009184:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009186:	89a3      	ldrhlt	r3, [r4, #12]
 8009188:	181b      	addge	r3, r3, r0
 800918a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800918e:	bfac      	ite	ge
 8009190:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009192:	81a3      	strhlt	r3, [r4, #12]
 8009194:	bd10      	pop	{r4, pc}

08009196 <__swrite>:
 8009196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919a:	461f      	mov	r7, r3
 800919c:	898b      	ldrh	r3, [r1, #12]
 800919e:	4605      	mov	r5, r0
 80091a0:	05db      	lsls	r3, r3, #23
 80091a2:	460c      	mov	r4, r1
 80091a4:	4616      	mov	r6, r2
 80091a6:	d505      	bpl.n	80091b4 <__swrite+0x1e>
 80091a8:	2302      	movs	r3, #2
 80091aa:	2200      	movs	r2, #0
 80091ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b0:	f000 f840 	bl	8009234 <_lseek_r>
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	4632      	mov	r2, r6
 80091b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091bc:	81a3      	strh	r3, [r4, #12]
 80091be:	4628      	mov	r0, r5
 80091c0:	463b      	mov	r3, r7
 80091c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ca:	f000 b857 	b.w	800927c <_write_r>

080091ce <__sseek>:
 80091ce:	b510      	push	{r4, lr}
 80091d0:	460c      	mov	r4, r1
 80091d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091d6:	f000 f82d 	bl	8009234 <_lseek_r>
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	bf15      	itete	ne
 80091e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80091e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80091e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80091ea:	81a3      	strheq	r3, [r4, #12]
 80091ec:	bf18      	it	ne
 80091ee:	81a3      	strhne	r3, [r4, #12]
 80091f0:	bd10      	pop	{r4, pc}

080091f2 <__sclose>:
 80091f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f6:	f000 b80d 	b.w	8009214 <_close_r>

080091fa <memset>:
 80091fa:	4603      	mov	r3, r0
 80091fc:	4402      	add	r2, r0
 80091fe:	4293      	cmp	r3, r2
 8009200:	d100      	bne.n	8009204 <memset+0xa>
 8009202:	4770      	bx	lr
 8009204:	f803 1b01 	strb.w	r1, [r3], #1
 8009208:	e7f9      	b.n	80091fe <memset+0x4>
	...

0800920c <_localeconv_r>:
 800920c:	4800      	ldr	r0, [pc, #0]	@ (8009210 <_localeconv_r+0x4>)
 800920e:	4770      	bx	lr
 8009210:	2000018c 	.word	0x2000018c

08009214 <_close_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	2300      	movs	r3, #0
 8009218:	4d05      	ldr	r5, [pc, #20]	@ (8009230 <_close_r+0x1c>)
 800921a:	4604      	mov	r4, r0
 800921c:	4608      	mov	r0, r1
 800921e:	602b      	str	r3, [r5, #0]
 8009220:	f7f9 ffd3 	bl	80031ca <_close>
 8009224:	1c43      	adds	r3, r0, #1
 8009226:	d102      	bne.n	800922e <_close_r+0x1a>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	b103      	cbz	r3, 800922e <_close_r+0x1a>
 800922c:	6023      	str	r3, [r4, #0]
 800922e:	bd38      	pop	{r3, r4, r5, pc}
 8009230:	20000f58 	.word	0x20000f58

08009234 <_lseek_r>:
 8009234:	b538      	push	{r3, r4, r5, lr}
 8009236:	4604      	mov	r4, r0
 8009238:	4608      	mov	r0, r1
 800923a:	4611      	mov	r1, r2
 800923c:	2200      	movs	r2, #0
 800923e:	4d05      	ldr	r5, [pc, #20]	@ (8009254 <_lseek_r+0x20>)
 8009240:	602a      	str	r2, [r5, #0]
 8009242:	461a      	mov	r2, r3
 8009244:	f7f9 ffe5 	bl	8003212 <_lseek>
 8009248:	1c43      	adds	r3, r0, #1
 800924a:	d102      	bne.n	8009252 <_lseek_r+0x1e>
 800924c:	682b      	ldr	r3, [r5, #0]
 800924e:	b103      	cbz	r3, 8009252 <_lseek_r+0x1e>
 8009250:	6023      	str	r3, [r4, #0]
 8009252:	bd38      	pop	{r3, r4, r5, pc}
 8009254:	20000f58 	.word	0x20000f58

08009258 <_read_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4604      	mov	r4, r0
 800925c:	4608      	mov	r0, r1
 800925e:	4611      	mov	r1, r2
 8009260:	2200      	movs	r2, #0
 8009262:	4d05      	ldr	r5, [pc, #20]	@ (8009278 <_read_r+0x20>)
 8009264:	602a      	str	r2, [r5, #0]
 8009266:	461a      	mov	r2, r3
 8009268:	f7f9 ff76 	bl	8003158 <_read>
 800926c:	1c43      	adds	r3, r0, #1
 800926e:	d102      	bne.n	8009276 <_read_r+0x1e>
 8009270:	682b      	ldr	r3, [r5, #0]
 8009272:	b103      	cbz	r3, 8009276 <_read_r+0x1e>
 8009274:	6023      	str	r3, [r4, #0]
 8009276:	bd38      	pop	{r3, r4, r5, pc}
 8009278:	20000f58 	.word	0x20000f58

0800927c <_write_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	4604      	mov	r4, r0
 8009280:	4608      	mov	r0, r1
 8009282:	4611      	mov	r1, r2
 8009284:	2200      	movs	r2, #0
 8009286:	4d05      	ldr	r5, [pc, #20]	@ (800929c <_write_r+0x20>)
 8009288:	602a      	str	r2, [r5, #0]
 800928a:	461a      	mov	r2, r3
 800928c:	f7f9 ff81 	bl	8003192 <_write>
 8009290:	1c43      	adds	r3, r0, #1
 8009292:	d102      	bne.n	800929a <_write_r+0x1e>
 8009294:	682b      	ldr	r3, [r5, #0]
 8009296:	b103      	cbz	r3, 800929a <_write_r+0x1e>
 8009298:	6023      	str	r3, [r4, #0]
 800929a:	bd38      	pop	{r3, r4, r5, pc}
 800929c:	20000f58 	.word	0x20000f58

080092a0 <__errno>:
 80092a0:	4b01      	ldr	r3, [pc, #4]	@ (80092a8 <__errno+0x8>)
 80092a2:	6818      	ldr	r0, [r3, #0]
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop
 80092a8:	2000004c 	.word	0x2000004c

080092ac <__libc_init_array>:
 80092ac:	b570      	push	{r4, r5, r6, lr}
 80092ae:	2600      	movs	r6, #0
 80092b0:	4d0c      	ldr	r5, [pc, #48]	@ (80092e4 <__libc_init_array+0x38>)
 80092b2:	4c0d      	ldr	r4, [pc, #52]	@ (80092e8 <__libc_init_array+0x3c>)
 80092b4:	1b64      	subs	r4, r4, r5
 80092b6:	10a4      	asrs	r4, r4, #2
 80092b8:	42a6      	cmp	r6, r4
 80092ba:	d109      	bne.n	80092d0 <__libc_init_array+0x24>
 80092bc:	f003 fb6c 	bl	800c998 <_init>
 80092c0:	2600      	movs	r6, #0
 80092c2:	4d0a      	ldr	r5, [pc, #40]	@ (80092ec <__libc_init_array+0x40>)
 80092c4:	4c0a      	ldr	r4, [pc, #40]	@ (80092f0 <__libc_init_array+0x44>)
 80092c6:	1b64      	subs	r4, r4, r5
 80092c8:	10a4      	asrs	r4, r4, #2
 80092ca:	42a6      	cmp	r6, r4
 80092cc:	d105      	bne.n	80092da <__libc_init_array+0x2e>
 80092ce:	bd70      	pop	{r4, r5, r6, pc}
 80092d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092d4:	4798      	blx	r3
 80092d6:	3601      	adds	r6, #1
 80092d8:	e7ee      	b.n	80092b8 <__libc_init_array+0xc>
 80092da:	f855 3b04 	ldr.w	r3, [r5], #4
 80092de:	4798      	blx	r3
 80092e0:	3601      	adds	r6, #1
 80092e2:	e7f2      	b.n	80092ca <__libc_init_array+0x1e>
 80092e4:	0800cdfc 	.word	0x0800cdfc
 80092e8:	0800cdfc 	.word	0x0800cdfc
 80092ec:	0800cdfc 	.word	0x0800cdfc
 80092f0:	0800ce00 	.word	0x0800ce00

080092f4 <__retarget_lock_init_recursive>:
 80092f4:	4770      	bx	lr

080092f6 <__retarget_lock_acquire_recursive>:
 80092f6:	4770      	bx	lr

080092f8 <__retarget_lock_release_recursive>:
 80092f8:	4770      	bx	lr

080092fa <memchr>:
 80092fa:	4603      	mov	r3, r0
 80092fc:	b510      	push	{r4, lr}
 80092fe:	b2c9      	uxtb	r1, r1
 8009300:	4402      	add	r2, r0
 8009302:	4293      	cmp	r3, r2
 8009304:	4618      	mov	r0, r3
 8009306:	d101      	bne.n	800930c <memchr+0x12>
 8009308:	2000      	movs	r0, #0
 800930a:	e003      	b.n	8009314 <memchr+0x1a>
 800930c:	7804      	ldrb	r4, [r0, #0]
 800930e:	3301      	adds	r3, #1
 8009310:	428c      	cmp	r4, r1
 8009312:	d1f6      	bne.n	8009302 <memchr+0x8>
 8009314:	bd10      	pop	{r4, pc}

08009316 <memcpy>:
 8009316:	440a      	add	r2, r1
 8009318:	4291      	cmp	r1, r2
 800931a:	f100 33ff 	add.w	r3, r0, #4294967295
 800931e:	d100      	bne.n	8009322 <memcpy+0xc>
 8009320:	4770      	bx	lr
 8009322:	b510      	push	{r4, lr}
 8009324:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009328:	4291      	cmp	r1, r2
 800932a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800932e:	d1f9      	bne.n	8009324 <memcpy+0xe>
 8009330:	bd10      	pop	{r4, pc}
	...

08009334 <nanf>:
 8009334:	4800      	ldr	r0, [pc, #0]	@ (8009338 <nanf+0x4>)
 8009336:	4770      	bx	lr
 8009338:	7fc00000 	.word	0x7fc00000

0800933c <quorem>:
 800933c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009340:	6903      	ldr	r3, [r0, #16]
 8009342:	690c      	ldr	r4, [r1, #16]
 8009344:	4607      	mov	r7, r0
 8009346:	42a3      	cmp	r3, r4
 8009348:	db7e      	blt.n	8009448 <quorem+0x10c>
 800934a:	3c01      	subs	r4, #1
 800934c:	00a3      	lsls	r3, r4, #2
 800934e:	f100 0514 	add.w	r5, r0, #20
 8009352:	f101 0814 	add.w	r8, r1, #20
 8009356:	9300      	str	r3, [sp, #0]
 8009358:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800935c:	9301      	str	r3, [sp, #4]
 800935e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009362:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009366:	3301      	adds	r3, #1
 8009368:	429a      	cmp	r2, r3
 800936a:	fbb2 f6f3 	udiv	r6, r2, r3
 800936e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009372:	d32e      	bcc.n	80093d2 <quorem+0x96>
 8009374:	f04f 0a00 	mov.w	sl, #0
 8009378:	46c4      	mov	ip, r8
 800937a:	46ae      	mov	lr, r5
 800937c:	46d3      	mov	fp, sl
 800937e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009382:	b298      	uxth	r0, r3
 8009384:	fb06 a000 	mla	r0, r6, r0, sl
 8009388:	0c1b      	lsrs	r3, r3, #16
 800938a:	0c02      	lsrs	r2, r0, #16
 800938c:	fb06 2303 	mla	r3, r6, r3, r2
 8009390:	f8de 2000 	ldr.w	r2, [lr]
 8009394:	b280      	uxth	r0, r0
 8009396:	b292      	uxth	r2, r2
 8009398:	1a12      	subs	r2, r2, r0
 800939a:	445a      	add	r2, fp
 800939c:	f8de 0000 	ldr.w	r0, [lr]
 80093a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80093aa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80093ae:	b292      	uxth	r2, r2
 80093b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80093b4:	45e1      	cmp	r9, ip
 80093b6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80093ba:	f84e 2b04 	str.w	r2, [lr], #4
 80093be:	d2de      	bcs.n	800937e <quorem+0x42>
 80093c0:	9b00      	ldr	r3, [sp, #0]
 80093c2:	58eb      	ldr	r3, [r5, r3]
 80093c4:	b92b      	cbnz	r3, 80093d2 <quorem+0x96>
 80093c6:	9b01      	ldr	r3, [sp, #4]
 80093c8:	3b04      	subs	r3, #4
 80093ca:	429d      	cmp	r5, r3
 80093cc:	461a      	mov	r2, r3
 80093ce:	d32f      	bcc.n	8009430 <quorem+0xf4>
 80093d0:	613c      	str	r4, [r7, #16]
 80093d2:	4638      	mov	r0, r7
 80093d4:	f001 f9ca 	bl	800a76c <__mcmp>
 80093d8:	2800      	cmp	r0, #0
 80093da:	db25      	blt.n	8009428 <quorem+0xec>
 80093dc:	4629      	mov	r1, r5
 80093de:	2000      	movs	r0, #0
 80093e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80093e4:	f8d1 c000 	ldr.w	ip, [r1]
 80093e8:	fa1f fe82 	uxth.w	lr, r2
 80093ec:	fa1f f38c 	uxth.w	r3, ip
 80093f0:	eba3 030e 	sub.w	r3, r3, lr
 80093f4:	4403      	add	r3, r0
 80093f6:	0c12      	lsrs	r2, r2, #16
 80093f8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80093fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009400:	b29b      	uxth	r3, r3
 8009402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009406:	45c1      	cmp	r9, r8
 8009408:	ea4f 4022 	mov.w	r0, r2, asr #16
 800940c:	f841 3b04 	str.w	r3, [r1], #4
 8009410:	d2e6      	bcs.n	80093e0 <quorem+0xa4>
 8009412:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009416:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800941a:	b922      	cbnz	r2, 8009426 <quorem+0xea>
 800941c:	3b04      	subs	r3, #4
 800941e:	429d      	cmp	r5, r3
 8009420:	461a      	mov	r2, r3
 8009422:	d30b      	bcc.n	800943c <quorem+0x100>
 8009424:	613c      	str	r4, [r7, #16]
 8009426:	3601      	adds	r6, #1
 8009428:	4630      	mov	r0, r6
 800942a:	b003      	add	sp, #12
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	6812      	ldr	r2, [r2, #0]
 8009432:	3b04      	subs	r3, #4
 8009434:	2a00      	cmp	r2, #0
 8009436:	d1cb      	bne.n	80093d0 <quorem+0x94>
 8009438:	3c01      	subs	r4, #1
 800943a:	e7c6      	b.n	80093ca <quorem+0x8e>
 800943c:	6812      	ldr	r2, [r2, #0]
 800943e:	3b04      	subs	r3, #4
 8009440:	2a00      	cmp	r2, #0
 8009442:	d1ef      	bne.n	8009424 <quorem+0xe8>
 8009444:	3c01      	subs	r4, #1
 8009446:	e7ea      	b.n	800941e <quorem+0xe2>
 8009448:	2000      	movs	r0, #0
 800944a:	e7ee      	b.n	800942a <quorem+0xee>
 800944c:	0000      	movs	r0, r0
	...

08009450 <_dtoa_r>:
 8009450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009454:	4614      	mov	r4, r2
 8009456:	461d      	mov	r5, r3
 8009458:	69c7      	ldr	r7, [r0, #28]
 800945a:	b097      	sub	sp, #92	@ 0x5c
 800945c:	4681      	mov	r9, r0
 800945e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009462:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8009464:	b97f      	cbnz	r7, 8009486 <_dtoa_r+0x36>
 8009466:	2010      	movs	r0, #16
 8009468:	f000 fe0e 	bl	800a088 <malloc>
 800946c:	4602      	mov	r2, r0
 800946e:	f8c9 001c 	str.w	r0, [r9, #28]
 8009472:	b920      	cbnz	r0, 800947e <_dtoa_r+0x2e>
 8009474:	21ef      	movs	r1, #239	@ 0xef
 8009476:	4bac      	ldr	r3, [pc, #688]	@ (8009728 <_dtoa_r+0x2d8>)
 8009478:	48ac      	ldr	r0, [pc, #688]	@ (800972c <_dtoa_r+0x2dc>)
 800947a:	f002 fc19 	bl	800bcb0 <__assert_func>
 800947e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009482:	6007      	str	r7, [r0, #0]
 8009484:	60c7      	str	r7, [r0, #12]
 8009486:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800948a:	6819      	ldr	r1, [r3, #0]
 800948c:	b159      	cbz	r1, 80094a6 <_dtoa_r+0x56>
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	2301      	movs	r3, #1
 8009492:	4093      	lsls	r3, r2
 8009494:	604a      	str	r2, [r1, #4]
 8009496:	608b      	str	r3, [r1, #8]
 8009498:	4648      	mov	r0, r9
 800949a:	f000 feeb 	bl	800a274 <_Bfree>
 800949e:	2200      	movs	r2, #0
 80094a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80094a4:	601a      	str	r2, [r3, #0]
 80094a6:	1e2b      	subs	r3, r5, #0
 80094a8:	bfaf      	iteee	ge
 80094aa:	2300      	movge	r3, #0
 80094ac:	2201      	movlt	r2, #1
 80094ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80094b2:	9307      	strlt	r3, [sp, #28]
 80094b4:	bfa8      	it	ge
 80094b6:	6033      	strge	r3, [r6, #0]
 80094b8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80094bc:	4b9c      	ldr	r3, [pc, #624]	@ (8009730 <_dtoa_r+0x2e0>)
 80094be:	bfb8      	it	lt
 80094c0:	6032      	strlt	r2, [r6, #0]
 80094c2:	ea33 0308 	bics.w	r3, r3, r8
 80094c6:	d112      	bne.n	80094ee <_dtoa_r+0x9e>
 80094c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80094cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80094ce:	6013      	str	r3, [r2, #0]
 80094d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80094d4:	4323      	orrs	r3, r4
 80094d6:	f000 855e 	beq.w	8009f96 <_dtoa_r+0xb46>
 80094da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80094dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009734 <_dtoa_r+0x2e4>
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 8560 	beq.w	8009fa6 <_dtoa_r+0xb56>
 80094e6:	f10a 0303 	add.w	r3, sl, #3
 80094ea:	f000 bd5a 	b.w	8009fa2 <_dtoa_r+0xb52>
 80094ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80094f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80094f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80094fa:	2200      	movs	r2, #0
 80094fc:	2300      	movs	r3, #0
 80094fe:	f7f7 fa8f 	bl	8000a20 <__aeabi_dcmpeq>
 8009502:	4607      	mov	r7, r0
 8009504:	b158      	cbz	r0, 800951e <_dtoa_r+0xce>
 8009506:	2301      	movs	r3, #1
 8009508:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800950a:	6013      	str	r3, [r2, #0]
 800950c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800950e:	b113      	cbz	r3, 8009516 <_dtoa_r+0xc6>
 8009510:	4b89      	ldr	r3, [pc, #548]	@ (8009738 <_dtoa_r+0x2e8>)
 8009512:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009514:	6013      	str	r3, [r2, #0]
 8009516:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800973c <_dtoa_r+0x2ec>
 800951a:	f000 bd44 	b.w	8009fa6 <_dtoa_r+0xb56>
 800951e:	ab14      	add	r3, sp, #80	@ 0x50
 8009520:	9301      	str	r3, [sp, #4]
 8009522:	ab15      	add	r3, sp, #84	@ 0x54
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	4648      	mov	r0, r9
 8009528:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800952c:	f001 fa36 	bl	800a99c <__d2b>
 8009530:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8009534:	9003      	str	r0, [sp, #12]
 8009536:	2e00      	cmp	r6, #0
 8009538:	d078      	beq.n	800962c <_dtoa_r+0x1dc>
 800953a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800953e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009540:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009548:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800954c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009550:	9712      	str	r7, [sp, #72]	@ 0x48
 8009552:	4619      	mov	r1, r3
 8009554:	2200      	movs	r2, #0
 8009556:	4b7a      	ldr	r3, [pc, #488]	@ (8009740 <_dtoa_r+0x2f0>)
 8009558:	f7f6 fe42 	bl	80001e0 <__aeabi_dsub>
 800955c:	a36c      	add	r3, pc, #432	@ (adr r3, 8009710 <_dtoa_r+0x2c0>)
 800955e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009562:	f7f6 fff5 	bl	8000550 <__aeabi_dmul>
 8009566:	a36c      	add	r3, pc, #432	@ (adr r3, 8009718 <_dtoa_r+0x2c8>)
 8009568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956c:	f7f6 fe3a 	bl	80001e4 <__adddf3>
 8009570:	4604      	mov	r4, r0
 8009572:	4630      	mov	r0, r6
 8009574:	460d      	mov	r5, r1
 8009576:	f7f6 ff81 	bl	800047c <__aeabi_i2d>
 800957a:	a369      	add	r3, pc, #420	@ (adr r3, 8009720 <_dtoa_r+0x2d0>)
 800957c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009580:	f7f6 ffe6 	bl	8000550 <__aeabi_dmul>
 8009584:	4602      	mov	r2, r0
 8009586:	460b      	mov	r3, r1
 8009588:	4620      	mov	r0, r4
 800958a:	4629      	mov	r1, r5
 800958c:	f7f6 fe2a 	bl	80001e4 <__adddf3>
 8009590:	4604      	mov	r4, r0
 8009592:	460d      	mov	r5, r1
 8009594:	f7f7 fa8c 	bl	8000ab0 <__aeabi_d2iz>
 8009598:	2200      	movs	r2, #0
 800959a:	4607      	mov	r7, r0
 800959c:	2300      	movs	r3, #0
 800959e:	4620      	mov	r0, r4
 80095a0:	4629      	mov	r1, r5
 80095a2:	f7f7 fa47 	bl	8000a34 <__aeabi_dcmplt>
 80095a6:	b140      	cbz	r0, 80095ba <_dtoa_r+0x16a>
 80095a8:	4638      	mov	r0, r7
 80095aa:	f7f6 ff67 	bl	800047c <__aeabi_i2d>
 80095ae:	4622      	mov	r2, r4
 80095b0:	462b      	mov	r3, r5
 80095b2:	f7f7 fa35 	bl	8000a20 <__aeabi_dcmpeq>
 80095b6:	b900      	cbnz	r0, 80095ba <_dtoa_r+0x16a>
 80095b8:	3f01      	subs	r7, #1
 80095ba:	2f16      	cmp	r7, #22
 80095bc:	d854      	bhi.n	8009668 <_dtoa_r+0x218>
 80095be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095c2:	4b60      	ldr	r3, [pc, #384]	@ (8009744 <_dtoa_r+0x2f4>)
 80095c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095cc:	f7f7 fa32 	bl	8000a34 <__aeabi_dcmplt>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	d04b      	beq.n	800966c <_dtoa_r+0x21c>
 80095d4:	2300      	movs	r3, #0
 80095d6:	3f01      	subs	r7, #1
 80095d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80095da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80095dc:	1b9b      	subs	r3, r3, r6
 80095de:	1e5a      	subs	r2, r3, #1
 80095e0:	bf49      	itett	mi
 80095e2:	f1c3 0301 	rsbmi	r3, r3, #1
 80095e6:	2300      	movpl	r3, #0
 80095e8:	9304      	strmi	r3, [sp, #16]
 80095ea:	2300      	movmi	r3, #0
 80095ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80095ee:	bf54      	ite	pl
 80095f0:	9304      	strpl	r3, [sp, #16]
 80095f2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80095f4:	2f00      	cmp	r7, #0
 80095f6:	db3b      	blt.n	8009670 <_dtoa_r+0x220>
 80095f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095fa:	970e      	str	r7, [sp, #56]	@ 0x38
 80095fc:	443b      	add	r3, r7
 80095fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009600:	2300      	movs	r3, #0
 8009602:	930a      	str	r3, [sp, #40]	@ 0x28
 8009604:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009606:	2b09      	cmp	r3, #9
 8009608:	d865      	bhi.n	80096d6 <_dtoa_r+0x286>
 800960a:	2b05      	cmp	r3, #5
 800960c:	bfc4      	itt	gt
 800960e:	3b04      	subgt	r3, #4
 8009610:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009612:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009614:	bfc8      	it	gt
 8009616:	2400      	movgt	r4, #0
 8009618:	f1a3 0302 	sub.w	r3, r3, #2
 800961c:	bfd8      	it	le
 800961e:	2401      	movle	r4, #1
 8009620:	2b03      	cmp	r3, #3
 8009622:	d864      	bhi.n	80096ee <_dtoa_r+0x29e>
 8009624:	e8df f003 	tbb	[pc, r3]
 8009628:	2c385553 	.word	0x2c385553
 800962c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009630:	441e      	add	r6, r3
 8009632:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009636:	2b20      	cmp	r3, #32
 8009638:	bfc1      	itttt	gt
 800963a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800963e:	fa08 f803 	lslgt.w	r8, r8, r3
 8009642:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009646:	fa24 f303 	lsrgt.w	r3, r4, r3
 800964a:	bfd6      	itet	le
 800964c:	f1c3 0320 	rsble	r3, r3, #32
 8009650:	ea48 0003 	orrgt.w	r0, r8, r3
 8009654:	fa04 f003 	lslle.w	r0, r4, r3
 8009658:	f7f6 ff00 	bl	800045c <__aeabi_ui2d>
 800965c:	2201      	movs	r2, #1
 800965e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009662:	3e01      	subs	r6, #1
 8009664:	9212      	str	r2, [sp, #72]	@ 0x48
 8009666:	e774      	b.n	8009552 <_dtoa_r+0x102>
 8009668:	2301      	movs	r3, #1
 800966a:	e7b5      	b.n	80095d8 <_dtoa_r+0x188>
 800966c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800966e:	e7b4      	b.n	80095da <_dtoa_r+0x18a>
 8009670:	9b04      	ldr	r3, [sp, #16]
 8009672:	1bdb      	subs	r3, r3, r7
 8009674:	9304      	str	r3, [sp, #16]
 8009676:	427b      	negs	r3, r7
 8009678:	930a      	str	r3, [sp, #40]	@ 0x28
 800967a:	2300      	movs	r3, #0
 800967c:	930e      	str	r3, [sp, #56]	@ 0x38
 800967e:	e7c1      	b.n	8009604 <_dtoa_r+0x1b4>
 8009680:	2301      	movs	r3, #1
 8009682:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009684:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009686:	eb07 0b03 	add.w	fp, r7, r3
 800968a:	f10b 0301 	add.w	r3, fp, #1
 800968e:	2b01      	cmp	r3, #1
 8009690:	9308      	str	r3, [sp, #32]
 8009692:	bfb8      	it	lt
 8009694:	2301      	movlt	r3, #1
 8009696:	e006      	b.n	80096a6 <_dtoa_r+0x256>
 8009698:	2301      	movs	r3, #1
 800969a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800969c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800969e:	2b00      	cmp	r3, #0
 80096a0:	dd28      	ble.n	80096f4 <_dtoa_r+0x2a4>
 80096a2:	469b      	mov	fp, r3
 80096a4:	9308      	str	r3, [sp, #32]
 80096a6:	2100      	movs	r1, #0
 80096a8:	2204      	movs	r2, #4
 80096aa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80096ae:	f102 0514 	add.w	r5, r2, #20
 80096b2:	429d      	cmp	r5, r3
 80096b4:	d926      	bls.n	8009704 <_dtoa_r+0x2b4>
 80096b6:	6041      	str	r1, [r0, #4]
 80096b8:	4648      	mov	r0, r9
 80096ba:	f000 fd9b 	bl	800a1f4 <_Balloc>
 80096be:	4682      	mov	sl, r0
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d143      	bne.n	800974c <_dtoa_r+0x2fc>
 80096c4:	4602      	mov	r2, r0
 80096c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80096ca:	4b1f      	ldr	r3, [pc, #124]	@ (8009748 <_dtoa_r+0x2f8>)
 80096cc:	e6d4      	b.n	8009478 <_dtoa_r+0x28>
 80096ce:	2300      	movs	r3, #0
 80096d0:	e7e3      	b.n	800969a <_dtoa_r+0x24a>
 80096d2:	2300      	movs	r3, #0
 80096d4:	e7d5      	b.n	8009682 <_dtoa_r+0x232>
 80096d6:	2401      	movs	r4, #1
 80096d8:	2300      	movs	r3, #0
 80096da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80096dc:	9320      	str	r3, [sp, #128]	@ 0x80
 80096de:	f04f 3bff 	mov.w	fp, #4294967295
 80096e2:	2200      	movs	r2, #0
 80096e4:	2312      	movs	r3, #18
 80096e6:	f8cd b020 	str.w	fp, [sp, #32]
 80096ea:	9221      	str	r2, [sp, #132]	@ 0x84
 80096ec:	e7db      	b.n	80096a6 <_dtoa_r+0x256>
 80096ee:	2301      	movs	r3, #1
 80096f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096f2:	e7f4      	b.n	80096de <_dtoa_r+0x28e>
 80096f4:	f04f 0b01 	mov.w	fp, #1
 80096f8:	465b      	mov	r3, fp
 80096fa:	f8cd b020 	str.w	fp, [sp, #32]
 80096fe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8009702:	e7d0      	b.n	80096a6 <_dtoa_r+0x256>
 8009704:	3101      	adds	r1, #1
 8009706:	0052      	lsls	r2, r2, #1
 8009708:	e7d1      	b.n	80096ae <_dtoa_r+0x25e>
 800970a:	bf00      	nop
 800970c:	f3af 8000 	nop.w
 8009710:	636f4361 	.word	0x636f4361
 8009714:	3fd287a7 	.word	0x3fd287a7
 8009718:	8b60c8b3 	.word	0x8b60c8b3
 800971c:	3fc68a28 	.word	0x3fc68a28
 8009720:	509f79fb 	.word	0x509f79fb
 8009724:	3fd34413 	.word	0x3fd34413
 8009728:	0800ca0e 	.word	0x0800ca0e
 800972c:	0800ca25 	.word	0x0800ca25
 8009730:	7ff00000 	.word	0x7ff00000
 8009734:	0800ca0a 	.word	0x0800ca0a
 8009738:	0800c9d9 	.word	0x0800c9d9
 800973c:	0800c9d8 	.word	0x0800c9d8
 8009740:	3ff80000 	.word	0x3ff80000
 8009744:	0800cbd8 	.word	0x0800cbd8
 8009748:	0800ca7d 	.word	0x0800ca7d
 800974c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009750:	6018      	str	r0, [r3, #0]
 8009752:	9b08      	ldr	r3, [sp, #32]
 8009754:	2b0e      	cmp	r3, #14
 8009756:	f200 80a1 	bhi.w	800989c <_dtoa_r+0x44c>
 800975a:	2c00      	cmp	r4, #0
 800975c:	f000 809e 	beq.w	800989c <_dtoa_r+0x44c>
 8009760:	2f00      	cmp	r7, #0
 8009762:	dd33      	ble.n	80097cc <_dtoa_r+0x37c>
 8009764:	4b9c      	ldr	r3, [pc, #624]	@ (80099d8 <_dtoa_r+0x588>)
 8009766:	f007 020f 	and.w	r2, r7, #15
 800976a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800976e:	05f8      	lsls	r0, r7, #23
 8009770:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009774:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8009778:	ea4f 1427 	mov.w	r4, r7, asr #4
 800977c:	d516      	bpl.n	80097ac <_dtoa_r+0x35c>
 800977e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009782:	4b96      	ldr	r3, [pc, #600]	@ (80099dc <_dtoa_r+0x58c>)
 8009784:	2603      	movs	r6, #3
 8009786:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800978a:	f7f7 f80b 	bl	80007a4 <__aeabi_ddiv>
 800978e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009792:	f004 040f 	and.w	r4, r4, #15
 8009796:	4d91      	ldr	r5, [pc, #580]	@ (80099dc <_dtoa_r+0x58c>)
 8009798:	b954      	cbnz	r4, 80097b0 <_dtoa_r+0x360>
 800979a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800979e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097a2:	f7f6 ffff 	bl	80007a4 <__aeabi_ddiv>
 80097a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097aa:	e028      	b.n	80097fe <_dtoa_r+0x3ae>
 80097ac:	2602      	movs	r6, #2
 80097ae:	e7f2      	b.n	8009796 <_dtoa_r+0x346>
 80097b0:	07e1      	lsls	r1, r4, #31
 80097b2:	d508      	bpl.n	80097c6 <_dtoa_r+0x376>
 80097b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80097b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80097bc:	f7f6 fec8 	bl	8000550 <__aeabi_dmul>
 80097c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80097c4:	3601      	adds	r6, #1
 80097c6:	1064      	asrs	r4, r4, #1
 80097c8:	3508      	adds	r5, #8
 80097ca:	e7e5      	b.n	8009798 <_dtoa_r+0x348>
 80097cc:	f000 80af 	beq.w	800992e <_dtoa_r+0x4de>
 80097d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097d4:	427c      	negs	r4, r7
 80097d6:	4b80      	ldr	r3, [pc, #512]	@ (80099d8 <_dtoa_r+0x588>)
 80097d8:	f004 020f 	and.w	r2, r4, #15
 80097dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e4:	f7f6 feb4 	bl	8000550 <__aeabi_dmul>
 80097e8:	2602      	movs	r6, #2
 80097ea:	2300      	movs	r3, #0
 80097ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097f0:	4d7a      	ldr	r5, [pc, #488]	@ (80099dc <_dtoa_r+0x58c>)
 80097f2:	1124      	asrs	r4, r4, #4
 80097f4:	2c00      	cmp	r4, #0
 80097f6:	f040 808f 	bne.w	8009918 <_dtoa_r+0x4c8>
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1d3      	bne.n	80097a6 <_dtoa_r+0x356>
 80097fe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009802:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009804:	2b00      	cmp	r3, #0
 8009806:	f000 8094 	beq.w	8009932 <_dtoa_r+0x4e2>
 800980a:	2200      	movs	r2, #0
 800980c:	4620      	mov	r0, r4
 800980e:	4629      	mov	r1, r5
 8009810:	4b73      	ldr	r3, [pc, #460]	@ (80099e0 <_dtoa_r+0x590>)
 8009812:	f7f7 f90f 	bl	8000a34 <__aeabi_dcmplt>
 8009816:	2800      	cmp	r0, #0
 8009818:	f000 808b 	beq.w	8009932 <_dtoa_r+0x4e2>
 800981c:	9b08      	ldr	r3, [sp, #32]
 800981e:	2b00      	cmp	r3, #0
 8009820:	f000 8087 	beq.w	8009932 <_dtoa_r+0x4e2>
 8009824:	f1bb 0f00 	cmp.w	fp, #0
 8009828:	dd34      	ble.n	8009894 <_dtoa_r+0x444>
 800982a:	4620      	mov	r0, r4
 800982c:	2200      	movs	r2, #0
 800982e:	4629      	mov	r1, r5
 8009830:	4b6c      	ldr	r3, [pc, #432]	@ (80099e4 <_dtoa_r+0x594>)
 8009832:	f7f6 fe8d 	bl	8000550 <__aeabi_dmul>
 8009836:	465c      	mov	r4, fp
 8009838:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800983c:	f107 38ff 	add.w	r8, r7, #4294967295
 8009840:	3601      	adds	r6, #1
 8009842:	4630      	mov	r0, r6
 8009844:	f7f6 fe1a 	bl	800047c <__aeabi_i2d>
 8009848:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800984c:	f7f6 fe80 	bl	8000550 <__aeabi_dmul>
 8009850:	2200      	movs	r2, #0
 8009852:	4b65      	ldr	r3, [pc, #404]	@ (80099e8 <_dtoa_r+0x598>)
 8009854:	f7f6 fcc6 	bl	80001e4 <__adddf3>
 8009858:	4605      	mov	r5, r0
 800985a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800985e:	2c00      	cmp	r4, #0
 8009860:	d16a      	bne.n	8009938 <_dtoa_r+0x4e8>
 8009862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009866:	2200      	movs	r2, #0
 8009868:	4b60      	ldr	r3, [pc, #384]	@ (80099ec <_dtoa_r+0x59c>)
 800986a:	f7f6 fcb9 	bl	80001e0 <__aeabi_dsub>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009876:	462a      	mov	r2, r5
 8009878:	4633      	mov	r3, r6
 800987a:	f7f7 f8f9 	bl	8000a70 <__aeabi_dcmpgt>
 800987e:	2800      	cmp	r0, #0
 8009880:	f040 8298 	bne.w	8009db4 <_dtoa_r+0x964>
 8009884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009888:	462a      	mov	r2, r5
 800988a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800988e:	f7f7 f8d1 	bl	8000a34 <__aeabi_dcmplt>
 8009892:	bb38      	cbnz	r0, 80098e4 <_dtoa_r+0x494>
 8009894:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009898:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800989c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f2c0 8157 	blt.w	8009b52 <_dtoa_r+0x702>
 80098a4:	2f0e      	cmp	r7, #14
 80098a6:	f300 8154 	bgt.w	8009b52 <_dtoa_r+0x702>
 80098aa:	4b4b      	ldr	r3, [pc, #300]	@ (80099d8 <_dtoa_r+0x588>)
 80098ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80098b4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80098b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	f280 80e5 	bge.w	8009a8a <_dtoa_r+0x63a>
 80098c0:	9b08      	ldr	r3, [sp, #32]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f300 80e1 	bgt.w	8009a8a <_dtoa_r+0x63a>
 80098c8:	d10c      	bne.n	80098e4 <_dtoa_r+0x494>
 80098ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ce:	2200      	movs	r2, #0
 80098d0:	4b46      	ldr	r3, [pc, #280]	@ (80099ec <_dtoa_r+0x59c>)
 80098d2:	f7f6 fe3d 	bl	8000550 <__aeabi_dmul>
 80098d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098da:	f7f7 f8bf 	bl	8000a5c <__aeabi_dcmpge>
 80098de:	2800      	cmp	r0, #0
 80098e0:	f000 8266 	beq.w	8009db0 <_dtoa_r+0x960>
 80098e4:	2400      	movs	r4, #0
 80098e6:	4625      	mov	r5, r4
 80098e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098ea:	4656      	mov	r6, sl
 80098ec:	ea6f 0803 	mvn.w	r8, r3
 80098f0:	2700      	movs	r7, #0
 80098f2:	4621      	mov	r1, r4
 80098f4:	4648      	mov	r0, r9
 80098f6:	f000 fcbd 	bl	800a274 <_Bfree>
 80098fa:	2d00      	cmp	r5, #0
 80098fc:	f000 80bd 	beq.w	8009a7a <_dtoa_r+0x62a>
 8009900:	b12f      	cbz	r7, 800990e <_dtoa_r+0x4be>
 8009902:	42af      	cmp	r7, r5
 8009904:	d003      	beq.n	800990e <_dtoa_r+0x4be>
 8009906:	4639      	mov	r1, r7
 8009908:	4648      	mov	r0, r9
 800990a:	f000 fcb3 	bl	800a274 <_Bfree>
 800990e:	4629      	mov	r1, r5
 8009910:	4648      	mov	r0, r9
 8009912:	f000 fcaf 	bl	800a274 <_Bfree>
 8009916:	e0b0      	b.n	8009a7a <_dtoa_r+0x62a>
 8009918:	07e2      	lsls	r2, r4, #31
 800991a:	d505      	bpl.n	8009928 <_dtoa_r+0x4d8>
 800991c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009920:	f7f6 fe16 	bl	8000550 <__aeabi_dmul>
 8009924:	2301      	movs	r3, #1
 8009926:	3601      	adds	r6, #1
 8009928:	1064      	asrs	r4, r4, #1
 800992a:	3508      	adds	r5, #8
 800992c:	e762      	b.n	80097f4 <_dtoa_r+0x3a4>
 800992e:	2602      	movs	r6, #2
 8009930:	e765      	b.n	80097fe <_dtoa_r+0x3ae>
 8009932:	46b8      	mov	r8, r7
 8009934:	9c08      	ldr	r4, [sp, #32]
 8009936:	e784      	b.n	8009842 <_dtoa_r+0x3f2>
 8009938:	4b27      	ldr	r3, [pc, #156]	@ (80099d8 <_dtoa_r+0x588>)
 800993a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800993c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009940:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009944:	4454      	add	r4, sl
 8009946:	2900      	cmp	r1, #0
 8009948:	d054      	beq.n	80099f4 <_dtoa_r+0x5a4>
 800994a:	2000      	movs	r0, #0
 800994c:	4928      	ldr	r1, [pc, #160]	@ (80099f0 <_dtoa_r+0x5a0>)
 800994e:	f7f6 ff29 	bl	80007a4 <__aeabi_ddiv>
 8009952:	4633      	mov	r3, r6
 8009954:	462a      	mov	r2, r5
 8009956:	f7f6 fc43 	bl	80001e0 <__aeabi_dsub>
 800995a:	4656      	mov	r6, sl
 800995c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009960:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009964:	f7f7 f8a4 	bl	8000ab0 <__aeabi_d2iz>
 8009968:	4605      	mov	r5, r0
 800996a:	f7f6 fd87 	bl	800047c <__aeabi_i2d>
 800996e:	4602      	mov	r2, r0
 8009970:	460b      	mov	r3, r1
 8009972:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009976:	f7f6 fc33 	bl	80001e0 <__aeabi_dsub>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	3530      	adds	r5, #48	@ 0x30
 8009980:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009984:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009988:	f806 5b01 	strb.w	r5, [r6], #1
 800998c:	f7f7 f852 	bl	8000a34 <__aeabi_dcmplt>
 8009990:	2800      	cmp	r0, #0
 8009992:	d172      	bne.n	8009a7a <_dtoa_r+0x62a>
 8009994:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009998:	2000      	movs	r0, #0
 800999a:	4911      	ldr	r1, [pc, #68]	@ (80099e0 <_dtoa_r+0x590>)
 800999c:	f7f6 fc20 	bl	80001e0 <__aeabi_dsub>
 80099a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80099a4:	f7f7 f846 	bl	8000a34 <__aeabi_dcmplt>
 80099a8:	2800      	cmp	r0, #0
 80099aa:	f040 80b4 	bne.w	8009b16 <_dtoa_r+0x6c6>
 80099ae:	42a6      	cmp	r6, r4
 80099b0:	f43f af70 	beq.w	8009894 <_dtoa_r+0x444>
 80099b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80099b8:	2200      	movs	r2, #0
 80099ba:	4b0a      	ldr	r3, [pc, #40]	@ (80099e4 <_dtoa_r+0x594>)
 80099bc:	f7f6 fdc8 	bl	8000550 <__aeabi_dmul>
 80099c0:	2200      	movs	r2, #0
 80099c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80099c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099ca:	4b06      	ldr	r3, [pc, #24]	@ (80099e4 <_dtoa_r+0x594>)
 80099cc:	f7f6 fdc0 	bl	8000550 <__aeabi_dmul>
 80099d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80099d4:	e7c4      	b.n	8009960 <_dtoa_r+0x510>
 80099d6:	bf00      	nop
 80099d8:	0800cbd8 	.word	0x0800cbd8
 80099dc:	0800cbb0 	.word	0x0800cbb0
 80099e0:	3ff00000 	.word	0x3ff00000
 80099e4:	40240000 	.word	0x40240000
 80099e8:	401c0000 	.word	0x401c0000
 80099ec:	40140000 	.word	0x40140000
 80099f0:	3fe00000 	.word	0x3fe00000
 80099f4:	4631      	mov	r1, r6
 80099f6:	4628      	mov	r0, r5
 80099f8:	f7f6 fdaa 	bl	8000550 <__aeabi_dmul>
 80099fc:	4656      	mov	r6, sl
 80099fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009a02:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009a04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a08:	f7f7 f852 	bl	8000ab0 <__aeabi_d2iz>
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	f7f6 fd35 	bl	800047c <__aeabi_i2d>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a1a:	f7f6 fbe1 	bl	80001e0 <__aeabi_dsub>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	460b      	mov	r3, r1
 8009a22:	3530      	adds	r5, #48	@ 0x30
 8009a24:	f806 5b01 	strb.w	r5, [r6], #1
 8009a28:	42a6      	cmp	r6, r4
 8009a2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a2e:	f04f 0200 	mov.w	r2, #0
 8009a32:	d124      	bne.n	8009a7e <_dtoa_r+0x62e>
 8009a34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009a38:	4bae      	ldr	r3, [pc, #696]	@ (8009cf4 <_dtoa_r+0x8a4>)
 8009a3a:	f7f6 fbd3 	bl	80001e4 <__adddf3>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	460b      	mov	r3, r1
 8009a42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a46:	f7f7 f813 	bl	8000a70 <__aeabi_dcmpgt>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d163      	bne.n	8009b16 <_dtoa_r+0x6c6>
 8009a4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009a52:	2000      	movs	r0, #0
 8009a54:	49a7      	ldr	r1, [pc, #668]	@ (8009cf4 <_dtoa_r+0x8a4>)
 8009a56:	f7f6 fbc3 	bl	80001e0 <__aeabi_dsub>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a62:	f7f6 ffe7 	bl	8000a34 <__aeabi_dcmplt>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	f43f af14 	beq.w	8009894 <_dtoa_r+0x444>
 8009a6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009a6e:	1e73      	subs	r3, r6, #1
 8009a70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009a76:	2b30      	cmp	r3, #48	@ 0x30
 8009a78:	d0f8      	beq.n	8009a6c <_dtoa_r+0x61c>
 8009a7a:	4647      	mov	r7, r8
 8009a7c:	e03b      	b.n	8009af6 <_dtoa_r+0x6a6>
 8009a7e:	4b9e      	ldr	r3, [pc, #632]	@ (8009cf8 <_dtoa_r+0x8a8>)
 8009a80:	f7f6 fd66 	bl	8000550 <__aeabi_dmul>
 8009a84:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a88:	e7bc      	b.n	8009a04 <_dtoa_r+0x5b4>
 8009a8a:	4656      	mov	r6, sl
 8009a8c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009a90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a94:	4620      	mov	r0, r4
 8009a96:	4629      	mov	r1, r5
 8009a98:	f7f6 fe84 	bl	80007a4 <__aeabi_ddiv>
 8009a9c:	f7f7 f808 	bl	8000ab0 <__aeabi_d2iz>
 8009aa0:	4680      	mov	r8, r0
 8009aa2:	f7f6 fceb 	bl	800047c <__aeabi_i2d>
 8009aa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aaa:	f7f6 fd51 	bl	8000550 <__aeabi_dmul>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	4629      	mov	r1, r5
 8009ab6:	f7f6 fb93 	bl	80001e0 <__aeabi_dsub>
 8009aba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009abe:	9d08      	ldr	r5, [sp, #32]
 8009ac0:	f806 4b01 	strb.w	r4, [r6], #1
 8009ac4:	eba6 040a 	sub.w	r4, r6, sl
 8009ac8:	42a5      	cmp	r5, r4
 8009aca:	4602      	mov	r2, r0
 8009acc:	460b      	mov	r3, r1
 8009ace:	d133      	bne.n	8009b38 <_dtoa_r+0x6e8>
 8009ad0:	f7f6 fb88 	bl	80001e4 <__adddf3>
 8009ad4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ad8:	4604      	mov	r4, r0
 8009ada:	460d      	mov	r5, r1
 8009adc:	f7f6 ffc8 	bl	8000a70 <__aeabi_dcmpgt>
 8009ae0:	b9c0      	cbnz	r0, 8009b14 <_dtoa_r+0x6c4>
 8009ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7f6 ff99 	bl	8000a20 <__aeabi_dcmpeq>
 8009aee:	b110      	cbz	r0, 8009af6 <_dtoa_r+0x6a6>
 8009af0:	f018 0f01 	tst.w	r8, #1
 8009af4:	d10e      	bne.n	8009b14 <_dtoa_r+0x6c4>
 8009af6:	4648      	mov	r0, r9
 8009af8:	9903      	ldr	r1, [sp, #12]
 8009afa:	f000 fbbb 	bl	800a274 <_Bfree>
 8009afe:	2300      	movs	r3, #0
 8009b00:	7033      	strb	r3, [r6, #0]
 8009b02:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009b04:	3701      	adds	r7, #1
 8009b06:	601f      	str	r7, [r3, #0]
 8009b08:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f000 824b 	beq.w	8009fa6 <_dtoa_r+0xb56>
 8009b10:	601e      	str	r6, [r3, #0]
 8009b12:	e248      	b.n	8009fa6 <_dtoa_r+0xb56>
 8009b14:	46b8      	mov	r8, r7
 8009b16:	4633      	mov	r3, r6
 8009b18:	461e      	mov	r6, r3
 8009b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b1e:	2a39      	cmp	r2, #57	@ 0x39
 8009b20:	d106      	bne.n	8009b30 <_dtoa_r+0x6e0>
 8009b22:	459a      	cmp	sl, r3
 8009b24:	d1f8      	bne.n	8009b18 <_dtoa_r+0x6c8>
 8009b26:	2230      	movs	r2, #48	@ 0x30
 8009b28:	f108 0801 	add.w	r8, r8, #1
 8009b2c:	f88a 2000 	strb.w	r2, [sl]
 8009b30:	781a      	ldrb	r2, [r3, #0]
 8009b32:	3201      	adds	r2, #1
 8009b34:	701a      	strb	r2, [r3, #0]
 8009b36:	e7a0      	b.n	8009a7a <_dtoa_r+0x62a>
 8009b38:	2200      	movs	r2, #0
 8009b3a:	4b6f      	ldr	r3, [pc, #444]	@ (8009cf8 <_dtoa_r+0x8a8>)
 8009b3c:	f7f6 fd08 	bl	8000550 <__aeabi_dmul>
 8009b40:	2200      	movs	r2, #0
 8009b42:	2300      	movs	r3, #0
 8009b44:	4604      	mov	r4, r0
 8009b46:	460d      	mov	r5, r1
 8009b48:	f7f6 ff6a 	bl	8000a20 <__aeabi_dcmpeq>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	d09f      	beq.n	8009a90 <_dtoa_r+0x640>
 8009b50:	e7d1      	b.n	8009af6 <_dtoa_r+0x6a6>
 8009b52:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009b54:	2a00      	cmp	r2, #0
 8009b56:	f000 80ea 	beq.w	8009d2e <_dtoa_r+0x8de>
 8009b5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b5c:	2a01      	cmp	r2, #1
 8009b5e:	f300 80cd 	bgt.w	8009cfc <_dtoa_r+0x8ac>
 8009b62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009b64:	2a00      	cmp	r2, #0
 8009b66:	f000 80c1 	beq.w	8009cec <_dtoa_r+0x89c>
 8009b6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009b6e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009b70:	9e04      	ldr	r6, [sp, #16]
 8009b72:	9a04      	ldr	r2, [sp, #16]
 8009b74:	2101      	movs	r1, #1
 8009b76:	441a      	add	r2, r3
 8009b78:	9204      	str	r2, [sp, #16]
 8009b7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b7c:	4648      	mov	r0, r9
 8009b7e:	441a      	add	r2, r3
 8009b80:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b82:	f000 fc75 	bl	800a470 <__i2b>
 8009b86:	4605      	mov	r5, r0
 8009b88:	b166      	cbz	r6, 8009ba4 <_dtoa_r+0x754>
 8009b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	dd09      	ble.n	8009ba4 <_dtoa_r+0x754>
 8009b90:	42b3      	cmp	r3, r6
 8009b92:	bfa8      	it	ge
 8009b94:	4633      	movge	r3, r6
 8009b96:	9a04      	ldr	r2, [sp, #16]
 8009b98:	1af6      	subs	r6, r6, r3
 8009b9a:	1ad2      	subs	r2, r2, r3
 8009b9c:	9204      	str	r2, [sp, #16]
 8009b9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba6:	b30b      	cbz	r3, 8009bec <_dtoa_r+0x79c>
 8009ba8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 80c6 	beq.w	8009d3c <_dtoa_r+0x8ec>
 8009bb0:	2c00      	cmp	r4, #0
 8009bb2:	f000 80c0 	beq.w	8009d36 <_dtoa_r+0x8e6>
 8009bb6:	4629      	mov	r1, r5
 8009bb8:	4622      	mov	r2, r4
 8009bba:	4648      	mov	r0, r9
 8009bbc:	f000 fd10 	bl	800a5e0 <__pow5mult>
 8009bc0:	9a03      	ldr	r2, [sp, #12]
 8009bc2:	4601      	mov	r1, r0
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	4648      	mov	r0, r9
 8009bc8:	f000 fc68 	bl	800a49c <__multiply>
 8009bcc:	9903      	ldr	r1, [sp, #12]
 8009bce:	4680      	mov	r8, r0
 8009bd0:	4648      	mov	r0, r9
 8009bd2:	f000 fb4f 	bl	800a274 <_Bfree>
 8009bd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bd8:	1b1b      	subs	r3, r3, r4
 8009bda:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bdc:	f000 80b1 	beq.w	8009d42 <_dtoa_r+0x8f2>
 8009be0:	4641      	mov	r1, r8
 8009be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009be4:	4648      	mov	r0, r9
 8009be6:	f000 fcfb 	bl	800a5e0 <__pow5mult>
 8009bea:	9003      	str	r0, [sp, #12]
 8009bec:	2101      	movs	r1, #1
 8009bee:	4648      	mov	r0, r9
 8009bf0:	f000 fc3e 	bl	800a470 <__i2b>
 8009bf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f000 81d8 	beq.w	8009fae <_dtoa_r+0xb5e>
 8009bfe:	461a      	mov	r2, r3
 8009c00:	4601      	mov	r1, r0
 8009c02:	4648      	mov	r0, r9
 8009c04:	f000 fcec 	bl	800a5e0 <__pow5mult>
 8009c08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	f300 809f 	bgt.w	8009d50 <_dtoa_r+0x900>
 8009c12:	9b06      	ldr	r3, [sp, #24]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	f040 8097 	bne.w	8009d48 <_dtoa_r+0x8f8>
 8009c1a:	9b07      	ldr	r3, [sp, #28]
 8009c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	f040 8093 	bne.w	8009d4c <_dtoa_r+0x8fc>
 8009c26:	9b07      	ldr	r3, [sp, #28]
 8009c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c2c:	0d1b      	lsrs	r3, r3, #20
 8009c2e:	051b      	lsls	r3, r3, #20
 8009c30:	b133      	cbz	r3, 8009c40 <_dtoa_r+0x7f0>
 8009c32:	9b04      	ldr	r3, [sp, #16]
 8009c34:	3301      	adds	r3, #1
 8009c36:	9304      	str	r3, [sp, #16]
 8009c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3e:	2301      	movs	r3, #1
 8009c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f000 81b8 	beq.w	8009fba <_dtoa_r+0xb6a>
 8009c4a:	6923      	ldr	r3, [r4, #16]
 8009c4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009c50:	6918      	ldr	r0, [r3, #16]
 8009c52:	f000 fbc1 	bl	800a3d8 <__hi0bits>
 8009c56:	f1c0 0020 	rsb	r0, r0, #32
 8009c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5c:	4418      	add	r0, r3
 8009c5e:	f010 001f 	ands.w	r0, r0, #31
 8009c62:	f000 8082 	beq.w	8009d6a <_dtoa_r+0x91a>
 8009c66:	f1c0 0320 	rsb	r3, r0, #32
 8009c6a:	2b04      	cmp	r3, #4
 8009c6c:	dd73      	ble.n	8009d56 <_dtoa_r+0x906>
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	f1c0 001c 	rsb	r0, r0, #28
 8009c74:	4403      	add	r3, r0
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c7a:	4406      	add	r6, r0
 8009c7c:	4403      	add	r3, r0
 8009c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c80:	9b04      	ldr	r3, [sp, #16]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	dd05      	ble.n	8009c92 <_dtoa_r+0x842>
 8009c86:	461a      	mov	r2, r3
 8009c88:	4648      	mov	r0, r9
 8009c8a:	9903      	ldr	r1, [sp, #12]
 8009c8c:	f000 fd02 	bl	800a694 <__lshift>
 8009c90:	9003      	str	r0, [sp, #12]
 8009c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	dd05      	ble.n	8009ca4 <_dtoa_r+0x854>
 8009c98:	4621      	mov	r1, r4
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	4648      	mov	r0, r9
 8009c9e:	f000 fcf9 	bl	800a694 <__lshift>
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d061      	beq.n	8009d6e <_dtoa_r+0x91e>
 8009caa:	4621      	mov	r1, r4
 8009cac:	9803      	ldr	r0, [sp, #12]
 8009cae:	f000 fd5d 	bl	800a76c <__mcmp>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	da5b      	bge.n	8009d6e <_dtoa_r+0x91e>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	220a      	movs	r2, #10
 8009cba:	4648      	mov	r0, r9
 8009cbc:	9903      	ldr	r1, [sp, #12]
 8009cbe:	f000 fafb 	bl	800a2b8 <__multadd>
 8009cc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cc4:	f107 38ff 	add.w	r8, r7, #4294967295
 8009cc8:	9003      	str	r0, [sp, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 8177 	beq.w	8009fbe <_dtoa_r+0xb6e>
 8009cd0:	4629      	mov	r1, r5
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	220a      	movs	r2, #10
 8009cd6:	4648      	mov	r0, r9
 8009cd8:	f000 faee 	bl	800a2b8 <__multadd>
 8009cdc:	f1bb 0f00 	cmp.w	fp, #0
 8009ce0:	4605      	mov	r5, r0
 8009ce2:	dc6f      	bgt.n	8009dc4 <_dtoa_r+0x974>
 8009ce4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009ce6:	2b02      	cmp	r3, #2
 8009ce8:	dc49      	bgt.n	8009d7e <_dtoa_r+0x92e>
 8009cea:	e06b      	b.n	8009dc4 <_dtoa_r+0x974>
 8009cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009cee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009cf2:	e73c      	b.n	8009b6e <_dtoa_r+0x71e>
 8009cf4:	3fe00000 	.word	0x3fe00000
 8009cf8:	40240000 	.word	0x40240000
 8009cfc:	9b08      	ldr	r3, [sp, #32]
 8009cfe:	1e5c      	subs	r4, r3, #1
 8009d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d02:	42a3      	cmp	r3, r4
 8009d04:	db09      	blt.n	8009d1a <_dtoa_r+0x8ca>
 8009d06:	1b1c      	subs	r4, r3, r4
 8009d08:	9b08      	ldr	r3, [sp, #32]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f6bf af30 	bge.w	8009b70 <_dtoa_r+0x720>
 8009d10:	9b04      	ldr	r3, [sp, #16]
 8009d12:	9a08      	ldr	r2, [sp, #32]
 8009d14:	1a9e      	subs	r6, r3, r2
 8009d16:	2300      	movs	r3, #0
 8009d18:	e72b      	b.n	8009b72 <_dtoa_r+0x722>
 8009d1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d1e:	1ae3      	subs	r3, r4, r3
 8009d20:	441a      	add	r2, r3
 8009d22:	940a      	str	r4, [sp, #40]	@ 0x28
 8009d24:	9e04      	ldr	r6, [sp, #16]
 8009d26:	2400      	movs	r4, #0
 8009d28:	9b08      	ldr	r3, [sp, #32]
 8009d2a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d2c:	e721      	b.n	8009b72 <_dtoa_r+0x722>
 8009d2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009d30:	9e04      	ldr	r6, [sp, #16]
 8009d32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009d34:	e728      	b.n	8009b88 <_dtoa_r+0x738>
 8009d36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009d3a:	e751      	b.n	8009be0 <_dtoa_r+0x790>
 8009d3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d3e:	9903      	ldr	r1, [sp, #12]
 8009d40:	e750      	b.n	8009be4 <_dtoa_r+0x794>
 8009d42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d46:	e751      	b.n	8009bec <_dtoa_r+0x79c>
 8009d48:	2300      	movs	r3, #0
 8009d4a:	e779      	b.n	8009c40 <_dtoa_r+0x7f0>
 8009d4c:	9b06      	ldr	r3, [sp, #24]
 8009d4e:	e777      	b.n	8009c40 <_dtoa_r+0x7f0>
 8009d50:	2300      	movs	r3, #0
 8009d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d54:	e779      	b.n	8009c4a <_dtoa_r+0x7fa>
 8009d56:	d093      	beq.n	8009c80 <_dtoa_r+0x830>
 8009d58:	9a04      	ldr	r2, [sp, #16]
 8009d5a:	331c      	adds	r3, #28
 8009d5c:	441a      	add	r2, r3
 8009d5e:	9204      	str	r2, [sp, #16]
 8009d60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d62:	441e      	add	r6, r3
 8009d64:	441a      	add	r2, r3
 8009d66:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d68:	e78a      	b.n	8009c80 <_dtoa_r+0x830>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	e7f4      	b.n	8009d58 <_dtoa_r+0x908>
 8009d6e:	9b08      	ldr	r3, [sp, #32]
 8009d70:	46b8      	mov	r8, r7
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	dc20      	bgt.n	8009db8 <_dtoa_r+0x968>
 8009d76:	469b      	mov	fp, r3
 8009d78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	dd1e      	ble.n	8009dbc <_dtoa_r+0x96c>
 8009d7e:	f1bb 0f00 	cmp.w	fp, #0
 8009d82:	f47f adb1 	bne.w	80098e8 <_dtoa_r+0x498>
 8009d86:	4621      	mov	r1, r4
 8009d88:	465b      	mov	r3, fp
 8009d8a:	2205      	movs	r2, #5
 8009d8c:	4648      	mov	r0, r9
 8009d8e:	f000 fa93 	bl	800a2b8 <__multadd>
 8009d92:	4601      	mov	r1, r0
 8009d94:	4604      	mov	r4, r0
 8009d96:	9803      	ldr	r0, [sp, #12]
 8009d98:	f000 fce8 	bl	800a76c <__mcmp>
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	f77f ada3 	ble.w	80098e8 <_dtoa_r+0x498>
 8009da2:	4656      	mov	r6, sl
 8009da4:	2331      	movs	r3, #49	@ 0x31
 8009da6:	f108 0801 	add.w	r8, r8, #1
 8009daa:	f806 3b01 	strb.w	r3, [r6], #1
 8009dae:	e59f      	b.n	80098f0 <_dtoa_r+0x4a0>
 8009db0:	46b8      	mov	r8, r7
 8009db2:	9c08      	ldr	r4, [sp, #32]
 8009db4:	4625      	mov	r5, r4
 8009db6:	e7f4      	b.n	8009da2 <_dtoa_r+0x952>
 8009db8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	f000 8101 	beq.w	8009fc6 <_dtoa_r+0xb76>
 8009dc4:	2e00      	cmp	r6, #0
 8009dc6:	dd05      	ble.n	8009dd4 <_dtoa_r+0x984>
 8009dc8:	4629      	mov	r1, r5
 8009dca:	4632      	mov	r2, r6
 8009dcc:	4648      	mov	r0, r9
 8009dce:	f000 fc61 	bl	800a694 <__lshift>
 8009dd2:	4605      	mov	r5, r0
 8009dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d05c      	beq.n	8009e94 <_dtoa_r+0xa44>
 8009dda:	4648      	mov	r0, r9
 8009ddc:	6869      	ldr	r1, [r5, #4]
 8009dde:	f000 fa09 	bl	800a1f4 <_Balloc>
 8009de2:	4606      	mov	r6, r0
 8009de4:	b928      	cbnz	r0, 8009df2 <_dtoa_r+0x9a2>
 8009de6:	4602      	mov	r2, r0
 8009de8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009dec:	4b80      	ldr	r3, [pc, #512]	@ (8009ff0 <_dtoa_r+0xba0>)
 8009dee:	f7ff bb43 	b.w	8009478 <_dtoa_r+0x28>
 8009df2:	692a      	ldr	r2, [r5, #16]
 8009df4:	f105 010c 	add.w	r1, r5, #12
 8009df8:	3202      	adds	r2, #2
 8009dfa:	0092      	lsls	r2, r2, #2
 8009dfc:	300c      	adds	r0, #12
 8009dfe:	f7ff fa8a 	bl	8009316 <memcpy>
 8009e02:	2201      	movs	r2, #1
 8009e04:	4631      	mov	r1, r6
 8009e06:	4648      	mov	r0, r9
 8009e08:	f000 fc44 	bl	800a694 <__lshift>
 8009e0c:	462f      	mov	r7, r5
 8009e0e:	4605      	mov	r5, r0
 8009e10:	f10a 0301 	add.w	r3, sl, #1
 8009e14:	9304      	str	r3, [sp, #16]
 8009e16:	eb0a 030b 	add.w	r3, sl, fp
 8009e1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e1c:	9b06      	ldr	r3, [sp, #24]
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e24:	9b04      	ldr	r3, [sp, #16]
 8009e26:	4621      	mov	r1, r4
 8009e28:	9803      	ldr	r0, [sp, #12]
 8009e2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009e2e:	f7ff fa85 	bl	800933c <quorem>
 8009e32:	4603      	mov	r3, r0
 8009e34:	4639      	mov	r1, r7
 8009e36:	3330      	adds	r3, #48	@ 0x30
 8009e38:	9006      	str	r0, [sp, #24]
 8009e3a:	9803      	ldr	r0, [sp, #12]
 8009e3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e3e:	f000 fc95 	bl	800a76c <__mcmp>
 8009e42:	462a      	mov	r2, r5
 8009e44:	9008      	str	r0, [sp, #32]
 8009e46:	4621      	mov	r1, r4
 8009e48:	4648      	mov	r0, r9
 8009e4a:	f000 fcab 	bl	800a7a4 <__mdiff>
 8009e4e:	68c2      	ldr	r2, [r0, #12]
 8009e50:	4606      	mov	r6, r0
 8009e52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e54:	bb02      	cbnz	r2, 8009e98 <_dtoa_r+0xa48>
 8009e56:	4601      	mov	r1, r0
 8009e58:	9803      	ldr	r0, [sp, #12]
 8009e5a:	f000 fc87 	bl	800a76c <__mcmp>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e62:	4631      	mov	r1, r6
 8009e64:	4648      	mov	r0, r9
 8009e66:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8009e6a:	f000 fa03 	bl	800a274 <_Bfree>
 8009e6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009e70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009e72:	9e04      	ldr	r6, [sp, #16]
 8009e74:	ea42 0103 	orr.w	r1, r2, r3
 8009e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e7a:	4319      	orrs	r1, r3
 8009e7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e7e:	d10d      	bne.n	8009e9c <_dtoa_r+0xa4c>
 8009e80:	2b39      	cmp	r3, #57	@ 0x39
 8009e82:	d027      	beq.n	8009ed4 <_dtoa_r+0xa84>
 8009e84:	9a08      	ldr	r2, [sp, #32]
 8009e86:	2a00      	cmp	r2, #0
 8009e88:	dd01      	ble.n	8009e8e <_dtoa_r+0xa3e>
 8009e8a:	9b06      	ldr	r3, [sp, #24]
 8009e8c:	3331      	adds	r3, #49	@ 0x31
 8009e8e:	f88b 3000 	strb.w	r3, [fp]
 8009e92:	e52e      	b.n	80098f2 <_dtoa_r+0x4a2>
 8009e94:	4628      	mov	r0, r5
 8009e96:	e7b9      	b.n	8009e0c <_dtoa_r+0x9bc>
 8009e98:	2201      	movs	r2, #1
 8009e9a:	e7e2      	b.n	8009e62 <_dtoa_r+0xa12>
 8009e9c:	9908      	ldr	r1, [sp, #32]
 8009e9e:	2900      	cmp	r1, #0
 8009ea0:	db04      	blt.n	8009eac <_dtoa_r+0xa5c>
 8009ea2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8009ea4:	4301      	orrs	r1, r0
 8009ea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ea8:	4301      	orrs	r1, r0
 8009eaa:	d120      	bne.n	8009eee <_dtoa_r+0xa9e>
 8009eac:	2a00      	cmp	r2, #0
 8009eae:	ddee      	ble.n	8009e8e <_dtoa_r+0xa3e>
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	9903      	ldr	r1, [sp, #12]
 8009eb4:	4648      	mov	r0, r9
 8009eb6:	9304      	str	r3, [sp, #16]
 8009eb8:	f000 fbec 	bl	800a694 <__lshift>
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	9003      	str	r0, [sp, #12]
 8009ec0:	f000 fc54 	bl	800a76c <__mcmp>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	9b04      	ldr	r3, [sp, #16]
 8009ec8:	dc02      	bgt.n	8009ed0 <_dtoa_r+0xa80>
 8009eca:	d1e0      	bne.n	8009e8e <_dtoa_r+0xa3e>
 8009ecc:	07da      	lsls	r2, r3, #31
 8009ece:	d5de      	bpl.n	8009e8e <_dtoa_r+0xa3e>
 8009ed0:	2b39      	cmp	r3, #57	@ 0x39
 8009ed2:	d1da      	bne.n	8009e8a <_dtoa_r+0xa3a>
 8009ed4:	2339      	movs	r3, #57	@ 0x39
 8009ed6:	f88b 3000 	strb.w	r3, [fp]
 8009eda:	4633      	mov	r3, r6
 8009edc:	461e      	mov	r6, r3
 8009ede:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	2a39      	cmp	r2, #57	@ 0x39
 8009ee6:	d04e      	beq.n	8009f86 <_dtoa_r+0xb36>
 8009ee8:	3201      	adds	r2, #1
 8009eea:	701a      	strb	r2, [r3, #0]
 8009eec:	e501      	b.n	80098f2 <_dtoa_r+0x4a2>
 8009eee:	2a00      	cmp	r2, #0
 8009ef0:	dd03      	ble.n	8009efa <_dtoa_r+0xaaa>
 8009ef2:	2b39      	cmp	r3, #57	@ 0x39
 8009ef4:	d0ee      	beq.n	8009ed4 <_dtoa_r+0xa84>
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	e7c9      	b.n	8009e8e <_dtoa_r+0xa3e>
 8009efa:	9a04      	ldr	r2, [sp, #16]
 8009efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009efe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009f02:	428a      	cmp	r2, r1
 8009f04:	d028      	beq.n	8009f58 <_dtoa_r+0xb08>
 8009f06:	2300      	movs	r3, #0
 8009f08:	220a      	movs	r2, #10
 8009f0a:	9903      	ldr	r1, [sp, #12]
 8009f0c:	4648      	mov	r0, r9
 8009f0e:	f000 f9d3 	bl	800a2b8 <__multadd>
 8009f12:	42af      	cmp	r7, r5
 8009f14:	9003      	str	r0, [sp, #12]
 8009f16:	f04f 0300 	mov.w	r3, #0
 8009f1a:	f04f 020a 	mov.w	r2, #10
 8009f1e:	4639      	mov	r1, r7
 8009f20:	4648      	mov	r0, r9
 8009f22:	d107      	bne.n	8009f34 <_dtoa_r+0xae4>
 8009f24:	f000 f9c8 	bl	800a2b8 <__multadd>
 8009f28:	4607      	mov	r7, r0
 8009f2a:	4605      	mov	r5, r0
 8009f2c:	9b04      	ldr	r3, [sp, #16]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	9304      	str	r3, [sp, #16]
 8009f32:	e777      	b.n	8009e24 <_dtoa_r+0x9d4>
 8009f34:	f000 f9c0 	bl	800a2b8 <__multadd>
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4607      	mov	r7, r0
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	220a      	movs	r2, #10
 8009f40:	4648      	mov	r0, r9
 8009f42:	f000 f9b9 	bl	800a2b8 <__multadd>
 8009f46:	4605      	mov	r5, r0
 8009f48:	e7f0      	b.n	8009f2c <_dtoa_r+0xadc>
 8009f4a:	f1bb 0f00 	cmp.w	fp, #0
 8009f4e:	bfcc      	ite	gt
 8009f50:	465e      	movgt	r6, fp
 8009f52:	2601      	movle	r6, #1
 8009f54:	2700      	movs	r7, #0
 8009f56:	4456      	add	r6, sl
 8009f58:	2201      	movs	r2, #1
 8009f5a:	9903      	ldr	r1, [sp, #12]
 8009f5c:	4648      	mov	r0, r9
 8009f5e:	9304      	str	r3, [sp, #16]
 8009f60:	f000 fb98 	bl	800a694 <__lshift>
 8009f64:	4621      	mov	r1, r4
 8009f66:	9003      	str	r0, [sp, #12]
 8009f68:	f000 fc00 	bl	800a76c <__mcmp>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	dcb4      	bgt.n	8009eda <_dtoa_r+0xa8a>
 8009f70:	d102      	bne.n	8009f78 <_dtoa_r+0xb28>
 8009f72:	9b04      	ldr	r3, [sp, #16]
 8009f74:	07db      	lsls	r3, r3, #31
 8009f76:	d4b0      	bmi.n	8009eda <_dtoa_r+0xa8a>
 8009f78:	4633      	mov	r3, r6
 8009f7a:	461e      	mov	r6, r3
 8009f7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f80:	2a30      	cmp	r2, #48	@ 0x30
 8009f82:	d0fa      	beq.n	8009f7a <_dtoa_r+0xb2a>
 8009f84:	e4b5      	b.n	80098f2 <_dtoa_r+0x4a2>
 8009f86:	459a      	cmp	sl, r3
 8009f88:	d1a8      	bne.n	8009edc <_dtoa_r+0xa8c>
 8009f8a:	2331      	movs	r3, #49	@ 0x31
 8009f8c:	f108 0801 	add.w	r8, r8, #1
 8009f90:	f88a 3000 	strb.w	r3, [sl]
 8009f94:	e4ad      	b.n	80098f2 <_dtoa_r+0x4a2>
 8009f96:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009f98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009ff4 <_dtoa_r+0xba4>
 8009f9c:	b11b      	cbz	r3, 8009fa6 <_dtoa_r+0xb56>
 8009f9e:	f10a 0308 	add.w	r3, sl, #8
 8009fa2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009fa4:	6013      	str	r3, [r2, #0]
 8009fa6:	4650      	mov	r0, sl
 8009fa8:	b017      	add	sp, #92	@ 0x5c
 8009faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	f77f ae2e 	ble.w	8009c12 <_dtoa_r+0x7c2>
 8009fb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fba:	2001      	movs	r0, #1
 8009fbc:	e64d      	b.n	8009c5a <_dtoa_r+0x80a>
 8009fbe:	f1bb 0f00 	cmp.w	fp, #0
 8009fc2:	f77f aed9 	ble.w	8009d78 <_dtoa_r+0x928>
 8009fc6:	4656      	mov	r6, sl
 8009fc8:	4621      	mov	r1, r4
 8009fca:	9803      	ldr	r0, [sp, #12]
 8009fcc:	f7ff f9b6 	bl	800933c <quorem>
 8009fd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8009fd8:	eba6 020a 	sub.w	r2, r6, sl
 8009fdc:	4593      	cmp	fp, r2
 8009fde:	ddb4      	ble.n	8009f4a <_dtoa_r+0xafa>
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	220a      	movs	r2, #10
 8009fe4:	4648      	mov	r0, r9
 8009fe6:	9903      	ldr	r1, [sp, #12]
 8009fe8:	f000 f966 	bl	800a2b8 <__multadd>
 8009fec:	9003      	str	r0, [sp, #12]
 8009fee:	e7eb      	b.n	8009fc8 <_dtoa_r+0xb78>
 8009ff0:	0800ca7d 	.word	0x0800ca7d
 8009ff4:	0800ca01 	.word	0x0800ca01

08009ff8 <_free_r>:
 8009ff8:	b538      	push	{r3, r4, r5, lr}
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	2900      	cmp	r1, #0
 8009ffe:	d040      	beq.n	800a082 <_free_r+0x8a>
 800a000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a004:	1f0c      	subs	r4, r1, #4
 800a006:	2b00      	cmp	r3, #0
 800a008:	bfb8      	it	lt
 800a00a:	18e4      	addlt	r4, r4, r3
 800a00c:	f000 f8e6 	bl	800a1dc <__malloc_lock>
 800a010:	4a1c      	ldr	r2, [pc, #112]	@ (800a084 <_free_r+0x8c>)
 800a012:	6813      	ldr	r3, [r2, #0]
 800a014:	b933      	cbnz	r3, 800a024 <_free_r+0x2c>
 800a016:	6063      	str	r3, [r4, #4]
 800a018:	6014      	str	r4, [r2, #0]
 800a01a:	4628      	mov	r0, r5
 800a01c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a020:	f000 b8e2 	b.w	800a1e8 <__malloc_unlock>
 800a024:	42a3      	cmp	r3, r4
 800a026:	d908      	bls.n	800a03a <_free_r+0x42>
 800a028:	6820      	ldr	r0, [r4, #0]
 800a02a:	1821      	adds	r1, r4, r0
 800a02c:	428b      	cmp	r3, r1
 800a02e:	bf01      	itttt	eq
 800a030:	6819      	ldreq	r1, [r3, #0]
 800a032:	685b      	ldreq	r3, [r3, #4]
 800a034:	1809      	addeq	r1, r1, r0
 800a036:	6021      	streq	r1, [r4, #0]
 800a038:	e7ed      	b.n	800a016 <_free_r+0x1e>
 800a03a:	461a      	mov	r2, r3
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	b10b      	cbz	r3, 800a044 <_free_r+0x4c>
 800a040:	42a3      	cmp	r3, r4
 800a042:	d9fa      	bls.n	800a03a <_free_r+0x42>
 800a044:	6811      	ldr	r1, [r2, #0]
 800a046:	1850      	adds	r0, r2, r1
 800a048:	42a0      	cmp	r0, r4
 800a04a:	d10b      	bne.n	800a064 <_free_r+0x6c>
 800a04c:	6820      	ldr	r0, [r4, #0]
 800a04e:	4401      	add	r1, r0
 800a050:	1850      	adds	r0, r2, r1
 800a052:	4283      	cmp	r3, r0
 800a054:	6011      	str	r1, [r2, #0]
 800a056:	d1e0      	bne.n	800a01a <_free_r+0x22>
 800a058:	6818      	ldr	r0, [r3, #0]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	4408      	add	r0, r1
 800a05e:	6010      	str	r0, [r2, #0]
 800a060:	6053      	str	r3, [r2, #4]
 800a062:	e7da      	b.n	800a01a <_free_r+0x22>
 800a064:	d902      	bls.n	800a06c <_free_r+0x74>
 800a066:	230c      	movs	r3, #12
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	e7d6      	b.n	800a01a <_free_r+0x22>
 800a06c:	6820      	ldr	r0, [r4, #0]
 800a06e:	1821      	adds	r1, r4, r0
 800a070:	428b      	cmp	r3, r1
 800a072:	bf01      	itttt	eq
 800a074:	6819      	ldreq	r1, [r3, #0]
 800a076:	685b      	ldreq	r3, [r3, #4]
 800a078:	1809      	addeq	r1, r1, r0
 800a07a:	6021      	streq	r1, [r4, #0]
 800a07c:	6063      	str	r3, [r4, #4]
 800a07e:	6054      	str	r4, [r2, #4]
 800a080:	e7cb      	b.n	800a01a <_free_r+0x22>
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	20000f64 	.word	0x20000f64

0800a088 <malloc>:
 800a088:	4b02      	ldr	r3, [pc, #8]	@ (800a094 <malloc+0xc>)
 800a08a:	4601      	mov	r1, r0
 800a08c:	6818      	ldr	r0, [r3, #0]
 800a08e:	f000 b825 	b.w	800a0dc <_malloc_r>
 800a092:	bf00      	nop
 800a094:	2000004c 	.word	0x2000004c

0800a098 <sbrk_aligned>:
 800a098:	b570      	push	{r4, r5, r6, lr}
 800a09a:	4e0f      	ldr	r6, [pc, #60]	@ (800a0d8 <sbrk_aligned+0x40>)
 800a09c:	460c      	mov	r4, r1
 800a09e:	6831      	ldr	r1, [r6, #0]
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	b911      	cbnz	r1, 800a0aa <sbrk_aligned+0x12>
 800a0a4:	f001 fdee 	bl	800bc84 <_sbrk_r>
 800a0a8:	6030      	str	r0, [r6, #0]
 800a0aa:	4621      	mov	r1, r4
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	f001 fde9 	bl	800bc84 <_sbrk_r>
 800a0b2:	1c43      	adds	r3, r0, #1
 800a0b4:	d103      	bne.n	800a0be <sbrk_aligned+0x26>
 800a0b6:	f04f 34ff 	mov.w	r4, #4294967295
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	bd70      	pop	{r4, r5, r6, pc}
 800a0be:	1cc4      	adds	r4, r0, #3
 800a0c0:	f024 0403 	bic.w	r4, r4, #3
 800a0c4:	42a0      	cmp	r0, r4
 800a0c6:	d0f8      	beq.n	800a0ba <sbrk_aligned+0x22>
 800a0c8:	1a21      	subs	r1, r4, r0
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	f001 fdda 	bl	800bc84 <_sbrk_r>
 800a0d0:	3001      	adds	r0, #1
 800a0d2:	d1f2      	bne.n	800a0ba <sbrk_aligned+0x22>
 800a0d4:	e7ef      	b.n	800a0b6 <sbrk_aligned+0x1e>
 800a0d6:	bf00      	nop
 800a0d8:	20000f60 	.word	0x20000f60

0800a0dc <_malloc_r>:
 800a0dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0e0:	1ccd      	adds	r5, r1, #3
 800a0e2:	f025 0503 	bic.w	r5, r5, #3
 800a0e6:	3508      	adds	r5, #8
 800a0e8:	2d0c      	cmp	r5, #12
 800a0ea:	bf38      	it	cc
 800a0ec:	250c      	movcc	r5, #12
 800a0ee:	2d00      	cmp	r5, #0
 800a0f0:	4606      	mov	r6, r0
 800a0f2:	db01      	blt.n	800a0f8 <_malloc_r+0x1c>
 800a0f4:	42a9      	cmp	r1, r5
 800a0f6:	d904      	bls.n	800a102 <_malloc_r+0x26>
 800a0f8:	230c      	movs	r3, #12
 800a0fa:	6033      	str	r3, [r6, #0]
 800a0fc:	2000      	movs	r0, #0
 800a0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a102:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a1d8 <_malloc_r+0xfc>
 800a106:	f000 f869 	bl	800a1dc <__malloc_lock>
 800a10a:	f8d8 3000 	ldr.w	r3, [r8]
 800a10e:	461c      	mov	r4, r3
 800a110:	bb44      	cbnz	r4, 800a164 <_malloc_r+0x88>
 800a112:	4629      	mov	r1, r5
 800a114:	4630      	mov	r0, r6
 800a116:	f7ff ffbf 	bl	800a098 <sbrk_aligned>
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	4604      	mov	r4, r0
 800a11e:	d158      	bne.n	800a1d2 <_malloc_r+0xf6>
 800a120:	f8d8 4000 	ldr.w	r4, [r8]
 800a124:	4627      	mov	r7, r4
 800a126:	2f00      	cmp	r7, #0
 800a128:	d143      	bne.n	800a1b2 <_malloc_r+0xd6>
 800a12a:	2c00      	cmp	r4, #0
 800a12c:	d04b      	beq.n	800a1c6 <_malloc_r+0xea>
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	4639      	mov	r1, r7
 800a132:	4630      	mov	r0, r6
 800a134:	eb04 0903 	add.w	r9, r4, r3
 800a138:	f001 fda4 	bl	800bc84 <_sbrk_r>
 800a13c:	4581      	cmp	r9, r0
 800a13e:	d142      	bne.n	800a1c6 <_malloc_r+0xea>
 800a140:	6821      	ldr	r1, [r4, #0]
 800a142:	4630      	mov	r0, r6
 800a144:	1a6d      	subs	r5, r5, r1
 800a146:	4629      	mov	r1, r5
 800a148:	f7ff ffa6 	bl	800a098 <sbrk_aligned>
 800a14c:	3001      	adds	r0, #1
 800a14e:	d03a      	beq.n	800a1c6 <_malloc_r+0xea>
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	442b      	add	r3, r5
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	f8d8 3000 	ldr.w	r3, [r8]
 800a15a:	685a      	ldr	r2, [r3, #4]
 800a15c:	bb62      	cbnz	r2, 800a1b8 <_malloc_r+0xdc>
 800a15e:	f8c8 7000 	str.w	r7, [r8]
 800a162:	e00f      	b.n	800a184 <_malloc_r+0xa8>
 800a164:	6822      	ldr	r2, [r4, #0]
 800a166:	1b52      	subs	r2, r2, r5
 800a168:	d420      	bmi.n	800a1ac <_malloc_r+0xd0>
 800a16a:	2a0b      	cmp	r2, #11
 800a16c:	d917      	bls.n	800a19e <_malloc_r+0xc2>
 800a16e:	1961      	adds	r1, r4, r5
 800a170:	42a3      	cmp	r3, r4
 800a172:	6025      	str	r5, [r4, #0]
 800a174:	bf18      	it	ne
 800a176:	6059      	strne	r1, [r3, #4]
 800a178:	6863      	ldr	r3, [r4, #4]
 800a17a:	bf08      	it	eq
 800a17c:	f8c8 1000 	streq.w	r1, [r8]
 800a180:	5162      	str	r2, [r4, r5]
 800a182:	604b      	str	r3, [r1, #4]
 800a184:	4630      	mov	r0, r6
 800a186:	f000 f82f 	bl	800a1e8 <__malloc_unlock>
 800a18a:	f104 000b 	add.w	r0, r4, #11
 800a18e:	1d23      	adds	r3, r4, #4
 800a190:	f020 0007 	bic.w	r0, r0, #7
 800a194:	1ac2      	subs	r2, r0, r3
 800a196:	bf1c      	itt	ne
 800a198:	1a1b      	subne	r3, r3, r0
 800a19a:	50a3      	strne	r3, [r4, r2]
 800a19c:	e7af      	b.n	800a0fe <_malloc_r+0x22>
 800a19e:	6862      	ldr	r2, [r4, #4]
 800a1a0:	42a3      	cmp	r3, r4
 800a1a2:	bf0c      	ite	eq
 800a1a4:	f8c8 2000 	streq.w	r2, [r8]
 800a1a8:	605a      	strne	r2, [r3, #4]
 800a1aa:	e7eb      	b.n	800a184 <_malloc_r+0xa8>
 800a1ac:	4623      	mov	r3, r4
 800a1ae:	6864      	ldr	r4, [r4, #4]
 800a1b0:	e7ae      	b.n	800a110 <_malloc_r+0x34>
 800a1b2:	463c      	mov	r4, r7
 800a1b4:	687f      	ldr	r7, [r7, #4]
 800a1b6:	e7b6      	b.n	800a126 <_malloc_r+0x4a>
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	42a3      	cmp	r3, r4
 800a1be:	d1fb      	bne.n	800a1b8 <_malloc_r+0xdc>
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	6053      	str	r3, [r2, #4]
 800a1c4:	e7de      	b.n	800a184 <_malloc_r+0xa8>
 800a1c6:	230c      	movs	r3, #12
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	6033      	str	r3, [r6, #0]
 800a1cc:	f000 f80c 	bl	800a1e8 <__malloc_unlock>
 800a1d0:	e794      	b.n	800a0fc <_malloc_r+0x20>
 800a1d2:	6005      	str	r5, [r0, #0]
 800a1d4:	e7d6      	b.n	800a184 <_malloc_r+0xa8>
 800a1d6:	bf00      	nop
 800a1d8:	20000f64 	.word	0x20000f64

0800a1dc <__malloc_lock>:
 800a1dc:	4801      	ldr	r0, [pc, #4]	@ (800a1e4 <__malloc_lock+0x8>)
 800a1de:	f7ff b88a 	b.w	80092f6 <__retarget_lock_acquire_recursive>
 800a1e2:	bf00      	nop
 800a1e4:	20000f5c 	.word	0x20000f5c

0800a1e8 <__malloc_unlock>:
 800a1e8:	4801      	ldr	r0, [pc, #4]	@ (800a1f0 <__malloc_unlock+0x8>)
 800a1ea:	f7ff b885 	b.w	80092f8 <__retarget_lock_release_recursive>
 800a1ee:	bf00      	nop
 800a1f0:	20000f5c 	.word	0x20000f5c

0800a1f4 <_Balloc>:
 800a1f4:	b570      	push	{r4, r5, r6, lr}
 800a1f6:	69c6      	ldr	r6, [r0, #28]
 800a1f8:	4604      	mov	r4, r0
 800a1fa:	460d      	mov	r5, r1
 800a1fc:	b976      	cbnz	r6, 800a21c <_Balloc+0x28>
 800a1fe:	2010      	movs	r0, #16
 800a200:	f7ff ff42 	bl	800a088 <malloc>
 800a204:	4602      	mov	r2, r0
 800a206:	61e0      	str	r0, [r4, #28]
 800a208:	b920      	cbnz	r0, 800a214 <_Balloc+0x20>
 800a20a:	216b      	movs	r1, #107	@ 0x6b
 800a20c:	4b17      	ldr	r3, [pc, #92]	@ (800a26c <_Balloc+0x78>)
 800a20e:	4818      	ldr	r0, [pc, #96]	@ (800a270 <_Balloc+0x7c>)
 800a210:	f001 fd4e 	bl	800bcb0 <__assert_func>
 800a214:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a218:	6006      	str	r6, [r0, #0]
 800a21a:	60c6      	str	r6, [r0, #12]
 800a21c:	69e6      	ldr	r6, [r4, #28]
 800a21e:	68f3      	ldr	r3, [r6, #12]
 800a220:	b183      	cbz	r3, 800a244 <_Balloc+0x50>
 800a222:	69e3      	ldr	r3, [r4, #28]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a22a:	b9b8      	cbnz	r0, 800a25c <_Balloc+0x68>
 800a22c:	2101      	movs	r1, #1
 800a22e:	fa01 f605 	lsl.w	r6, r1, r5
 800a232:	1d72      	adds	r2, r6, #5
 800a234:	4620      	mov	r0, r4
 800a236:	0092      	lsls	r2, r2, #2
 800a238:	f001 fd58 	bl	800bcec <_calloc_r>
 800a23c:	b160      	cbz	r0, 800a258 <_Balloc+0x64>
 800a23e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a242:	e00e      	b.n	800a262 <_Balloc+0x6e>
 800a244:	2221      	movs	r2, #33	@ 0x21
 800a246:	2104      	movs	r1, #4
 800a248:	4620      	mov	r0, r4
 800a24a:	f001 fd4f 	bl	800bcec <_calloc_r>
 800a24e:	69e3      	ldr	r3, [r4, #28]
 800a250:	60f0      	str	r0, [r6, #12]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e4      	bne.n	800a222 <_Balloc+0x2e>
 800a258:	2000      	movs	r0, #0
 800a25a:	bd70      	pop	{r4, r5, r6, pc}
 800a25c:	6802      	ldr	r2, [r0, #0]
 800a25e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a262:	2300      	movs	r3, #0
 800a264:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a268:	e7f7      	b.n	800a25a <_Balloc+0x66>
 800a26a:	bf00      	nop
 800a26c:	0800ca0e 	.word	0x0800ca0e
 800a270:	0800ca8e 	.word	0x0800ca8e

0800a274 <_Bfree>:
 800a274:	b570      	push	{r4, r5, r6, lr}
 800a276:	69c6      	ldr	r6, [r0, #28]
 800a278:	4605      	mov	r5, r0
 800a27a:	460c      	mov	r4, r1
 800a27c:	b976      	cbnz	r6, 800a29c <_Bfree+0x28>
 800a27e:	2010      	movs	r0, #16
 800a280:	f7ff ff02 	bl	800a088 <malloc>
 800a284:	4602      	mov	r2, r0
 800a286:	61e8      	str	r0, [r5, #28]
 800a288:	b920      	cbnz	r0, 800a294 <_Bfree+0x20>
 800a28a:	218f      	movs	r1, #143	@ 0x8f
 800a28c:	4b08      	ldr	r3, [pc, #32]	@ (800a2b0 <_Bfree+0x3c>)
 800a28e:	4809      	ldr	r0, [pc, #36]	@ (800a2b4 <_Bfree+0x40>)
 800a290:	f001 fd0e 	bl	800bcb0 <__assert_func>
 800a294:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a298:	6006      	str	r6, [r0, #0]
 800a29a:	60c6      	str	r6, [r0, #12]
 800a29c:	b13c      	cbz	r4, 800a2ae <_Bfree+0x3a>
 800a29e:	69eb      	ldr	r3, [r5, #28]
 800a2a0:	6862      	ldr	r2, [r4, #4]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2a8:	6021      	str	r1, [r4, #0]
 800a2aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a2ae:	bd70      	pop	{r4, r5, r6, pc}
 800a2b0:	0800ca0e 	.word	0x0800ca0e
 800a2b4:	0800ca8e 	.word	0x0800ca8e

0800a2b8 <__multadd>:
 800a2b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2bc:	4607      	mov	r7, r0
 800a2be:	460c      	mov	r4, r1
 800a2c0:	461e      	mov	r6, r3
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	690d      	ldr	r5, [r1, #16]
 800a2c6:	f101 0c14 	add.w	ip, r1, #20
 800a2ca:	f8dc 3000 	ldr.w	r3, [ip]
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	b299      	uxth	r1, r3
 800a2d2:	fb02 6101 	mla	r1, r2, r1, r6
 800a2d6:	0c1e      	lsrs	r6, r3, #16
 800a2d8:	0c0b      	lsrs	r3, r1, #16
 800a2da:	fb02 3306 	mla	r3, r2, r6, r3
 800a2de:	b289      	uxth	r1, r1
 800a2e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a2e4:	4285      	cmp	r5, r0
 800a2e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2ea:	f84c 1b04 	str.w	r1, [ip], #4
 800a2ee:	dcec      	bgt.n	800a2ca <__multadd+0x12>
 800a2f0:	b30e      	cbz	r6, 800a336 <__multadd+0x7e>
 800a2f2:	68a3      	ldr	r3, [r4, #8]
 800a2f4:	42ab      	cmp	r3, r5
 800a2f6:	dc19      	bgt.n	800a32c <__multadd+0x74>
 800a2f8:	6861      	ldr	r1, [r4, #4]
 800a2fa:	4638      	mov	r0, r7
 800a2fc:	3101      	adds	r1, #1
 800a2fe:	f7ff ff79 	bl	800a1f4 <_Balloc>
 800a302:	4680      	mov	r8, r0
 800a304:	b928      	cbnz	r0, 800a312 <__multadd+0x5a>
 800a306:	4602      	mov	r2, r0
 800a308:	21ba      	movs	r1, #186	@ 0xba
 800a30a:	4b0c      	ldr	r3, [pc, #48]	@ (800a33c <__multadd+0x84>)
 800a30c:	480c      	ldr	r0, [pc, #48]	@ (800a340 <__multadd+0x88>)
 800a30e:	f001 fccf 	bl	800bcb0 <__assert_func>
 800a312:	6922      	ldr	r2, [r4, #16]
 800a314:	f104 010c 	add.w	r1, r4, #12
 800a318:	3202      	adds	r2, #2
 800a31a:	0092      	lsls	r2, r2, #2
 800a31c:	300c      	adds	r0, #12
 800a31e:	f7fe fffa 	bl	8009316 <memcpy>
 800a322:	4621      	mov	r1, r4
 800a324:	4638      	mov	r0, r7
 800a326:	f7ff ffa5 	bl	800a274 <_Bfree>
 800a32a:	4644      	mov	r4, r8
 800a32c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a330:	3501      	adds	r5, #1
 800a332:	615e      	str	r6, [r3, #20]
 800a334:	6125      	str	r5, [r4, #16]
 800a336:	4620      	mov	r0, r4
 800a338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a33c:	0800ca7d 	.word	0x0800ca7d
 800a340:	0800ca8e 	.word	0x0800ca8e

0800a344 <__s2b>:
 800a344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a348:	4615      	mov	r5, r2
 800a34a:	2209      	movs	r2, #9
 800a34c:	461f      	mov	r7, r3
 800a34e:	3308      	adds	r3, #8
 800a350:	460c      	mov	r4, r1
 800a352:	fb93 f3f2 	sdiv	r3, r3, r2
 800a356:	4606      	mov	r6, r0
 800a358:	2201      	movs	r2, #1
 800a35a:	2100      	movs	r1, #0
 800a35c:	429a      	cmp	r2, r3
 800a35e:	db09      	blt.n	800a374 <__s2b+0x30>
 800a360:	4630      	mov	r0, r6
 800a362:	f7ff ff47 	bl	800a1f4 <_Balloc>
 800a366:	b940      	cbnz	r0, 800a37a <__s2b+0x36>
 800a368:	4602      	mov	r2, r0
 800a36a:	21d3      	movs	r1, #211	@ 0xd3
 800a36c:	4b18      	ldr	r3, [pc, #96]	@ (800a3d0 <__s2b+0x8c>)
 800a36e:	4819      	ldr	r0, [pc, #100]	@ (800a3d4 <__s2b+0x90>)
 800a370:	f001 fc9e 	bl	800bcb0 <__assert_func>
 800a374:	0052      	lsls	r2, r2, #1
 800a376:	3101      	adds	r1, #1
 800a378:	e7f0      	b.n	800a35c <__s2b+0x18>
 800a37a:	9b08      	ldr	r3, [sp, #32]
 800a37c:	2d09      	cmp	r5, #9
 800a37e:	6143      	str	r3, [r0, #20]
 800a380:	f04f 0301 	mov.w	r3, #1
 800a384:	6103      	str	r3, [r0, #16]
 800a386:	dd16      	ble.n	800a3b6 <__s2b+0x72>
 800a388:	f104 0909 	add.w	r9, r4, #9
 800a38c:	46c8      	mov	r8, r9
 800a38e:	442c      	add	r4, r5
 800a390:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a394:	4601      	mov	r1, r0
 800a396:	220a      	movs	r2, #10
 800a398:	4630      	mov	r0, r6
 800a39a:	3b30      	subs	r3, #48	@ 0x30
 800a39c:	f7ff ff8c 	bl	800a2b8 <__multadd>
 800a3a0:	45a0      	cmp	r8, r4
 800a3a2:	d1f5      	bne.n	800a390 <__s2b+0x4c>
 800a3a4:	f1a5 0408 	sub.w	r4, r5, #8
 800a3a8:	444c      	add	r4, r9
 800a3aa:	1b2d      	subs	r5, r5, r4
 800a3ac:	1963      	adds	r3, r4, r5
 800a3ae:	42bb      	cmp	r3, r7
 800a3b0:	db04      	blt.n	800a3bc <__s2b+0x78>
 800a3b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3b6:	2509      	movs	r5, #9
 800a3b8:	340a      	adds	r4, #10
 800a3ba:	e7f6      	b.n	800a3aa <__s2b+0x66>
 800a3bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a3c0:	4601      	mov	r1, r0
 800a3c2:	220a      	movs	r2, #10
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	3b30      	subs	r3, #48	@ 0x30
 800a3c8:	f7ff ff76 	bl	800a2b8 <__multadd>
 800a3cc:	e7ee      	b.n	800a3ac <__s2b+0x68>
 800a3ce:	bf00      	nop
 800a3d0:	0800ca7d 	.word	0x0800ca7d
 800a3d4:	0800ca8e 	.word	0x0800ca8e

0800a3d8 <__hi0bits>:
 800a3d8:	4603      	mov	r3, r0
 800a3da:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a3de:	bf3a      	itte	cc
 800a3e0:	0403      	lslcc	r3, r0, #16
 800a3e2:	2010      	movcc	r0, #16
 800a3e4:	2000      	movcs	r0, #0
 800a3e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a3ea:	bf3c      	itt	cc
 800a3ec:	021b      	lslcc	r3, r3, #8
 800a3ee:	3008      	addcc	r0, #8
 800a3f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3f4:	bf3c      	itt	cc
 800a3f6:	011b      	lslcc	r3, r3, #4
 800a3f8:	3004      	addcc	r0, #4
 800a3fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3fe:	bf3c      	itt	cc
 800a400:	009b      	lslcc	r3, r3, #2
 800a402:	3002      	addcc	r0, #2
 800a404:	2b00      	cmp	r3, #0
 800a406:	db05      	blt.n	800a414 <__hi0bits+0x3c>
 800a408:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a40c:	f100 0001 	add.w	r0, r0, #1
 800a410:	bf08      	it	eq
 800a412:	2020      	moveq	r0, #32
 800a414:	4770      	bx	lr

0800a416 <__lo0bits>:
 800a416:	6803      	ldr	r3, [r0, #0]
 800a418:	4602      	mov	r2, r0
 800a41a:	f013 0007 	ands.w	r0, r3, #7
 800a41e:	d00b      	beq.n	800a438 <__lo0bits+0x22>
 800a420:	07d9      	lsls	r1, r3, #31
 800a422:	d421      	bmi.n	800a468 <__lo0bits+0x52>
 800a424:	0798      	lsls	r0, r3, #30
 800a426:	bf49      	itett	mi
 800a428:	085b      	lsrmi	r3, r3, #1
 800a42a:	089b      	lsrpl	r3, r3, #2
 800a42c:	2001      	movmi	r0, #1
 800a42e:	6013      	strmi	r3, [r2, #0]
 800a430:	bf5c      	itt	pl
 800a432:	2002      	movpl	r0, #2
 800a434:	6013      	strpl	r3, [r2, #0]
 800a436:	4770      	bx	lr
 800a438:	b299      	uxth	r1, r3
 800a43a:	b909      	cbnz	r1, 800a440 <__lo0bits+0x2a>
 800a43c:	2010      	movs	r0, #16
 800a43e:	0c1b      	lsrs	r3, r3, #16
 800a440:	b2d9      	uxtb	r1, r3
 800a442:	b909      	cbnz	r1, 800a448 <__lo0bits+0x32>
 800a444:	3008      	adds	r0, #8
 800a446:	0a1b      	lsrs	r3, r3, #8
 800a448:	0719      	lsls	r1, r3, #28
 800a44a:	bf04      	itt	eq
 800a44c:	091b      	lsreq	r3, r3, #4
 800a44e:	3004      	addeq	r0, #4
 800a450:	0799      	lsls	r1, r3, #30
 800a452:	bf04      	itt	eq
 800a454:	089b      	lsreq	r3, r3, #2
 800a456:	3002      	addeq	r0, #2
 800a458:	07d9      	lsls	r1, r3, #31
 800a45a:	d403      	bmi.n	800a464 <__lo0bits+0x4e>
 800a45c:	085b      	lsrs	r3, r3, #1
 800a45e:	f100 0001 	add.w	r0, r0, #1
 800a462:	d003      	beq.n	800a46c <__lo0bits+0x56>
 800a464:	6013      	str	r3, [r2, #0]
 800a466:	4770      	bx	lr
 800a468:	2000      	movs	r0, #0
 800a46a:	4770      	bx	lr
 800a46c:	2020      	movs	r0, #32
 800a46e:	4770      	bx	lr

0800a470 <__i2b>:
 800a470:	b510      	push	{r4, lr}
 800a472:	460c      	mov	r4, r1
 800a474:	2101      	movs	r1, #1
 800a476:	f7ff febd 	bl	800a1f4 <_Balloc>
 800a47a:	4602      	mov	r2, r0
 800a47c:	b928      	cbnz	r0, 800a48a <__i2b+0x1a>
 800a47e:	f240 1145 	movw	r1, #325	@ 0x145
 800a482:	4b04      	ldr	r3, [pc, #16]	@ (800a494 <__i2b+0x24>)
 800a484:	4804      	ldr	r0, [pc, #16]	@ (800a498 <__i2b+0x28>)
 800a486:	f001 fc13 	bl	800bcb0 <__assert_func>
 800a48a:	2301      	movs	r3, #1
 800a48c:	6144      	str	r4, [r0, #20]
 800a48e:	6103      	str	r3, [r0, #16]
 800a490:	bd10      	pop	{r4, pc}
 800a492:	bf00      	nop
 800a494:	0800ca7d 	.word	0x0800ca7d
 800a498:	0800ca8e 	.word	0x0800ca8e

0800a49c <__multiply>:
 800a49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a0:	4617      	mov	r7, r2
 800a4a2:	690a      	ldr	r2, [r1, #16]
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	4689      	mov	r9, r1
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	bfa2      	ittt	ge
 800a4ac:	463b      	movge	r3, r7
 800a4ae:	460f      	movge	r7, r1
 800a4b0:	4699      	movge	r9, r3
 800a4b2:	693d      	ldr	r5, [r7, #16]
 800a4b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	6879      	ldr	r1, [r7, #4]
 800a4bc:	eb05 060a 	add.w	r6, r5, sl
 800a4c0:	42b3      	cmp	r3, r6
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	bfb8      	it	lt
 800a4c6:	3101      	addlt	r1, #1
 800a4c8:	f7ff fe94 	bl	800a1f4 <_Balloc>
 800a4cc:	b930      	cbnz	r0, 800a4dc <__multiply+0x40>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a4d4:	4b40      	ldr	r3, [pc, #256]	@ (800a5d8 <__multiply+0x13c>)
 800a4d6:	4841      	ldr	r0, [pc, #260]	@ (800a5dc <__multiply+0x140>)
 800a4d8:	f001 fbea 	bl	800bcb0 <__assert_func>
 800a4dc:	f100 0414 	add.w	r4, r0, #20
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a4e8:	4573      	cmp	r3, lr
 800a4ea:	d320      	bcc.n	800a52e <__multiply+0x92>
 800a4ec:	f107 0814 	add.w	r8, r7, #20
 800a4f0:	f109 0114 	add.w	r1, r9, #20
 800a4f4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a4f8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a4fc:	9302      	str	r3, [sp, #8]
 800a4fe:	1beb      	subs	r3, r5, r7
 800a500:	3b15      	subs	r3, #21
 800a502:	f023 0303 	bic.w	r3, r3, #3
 800a506:	3304      	adds	r3, #4
 800a508:	3715      	adds	r7, #21
 800a50a:	42bd      	cmp	r5, r7
 800a50c:	bf38      	it	cc
 800a50e:	2304      	movcc	r3, #4
 800a510:	9301      	str	r3, [sp, #4]
 800a512:	9b02      	ldr	r3, [sp, #8]
 800a514:	9103      	str	r1, [sp, #12]
 800a516:	428b      	cmp	r3, r1
 800a518:	d80c      	bhi.n	800a534 <__multiply+0x98>
 800a51a:	2e00      	cmp	r6, #0
 800a51c:	dd03      	ble.n	800a526 <__multiply+0x8a>
 800a51e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a522:	2b00      	cmp	r3, #0
 800a524:	d055      	beq.n	800a5d2 <__multiply+0x136>
 800a526:	6106      	str	r6, [r0, #16]
 800a528:	b005      	add	sp, #20
 800a52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52e:	f843 2b04 	str.w	r2, [r3], #4
 800a532:	e7d9      	b.n	800a4e8 <__multiply+0x4c>
 800a534:	f8b1 a000 	ldrh.w	sl, [r1]
 800a538:	f1ba 0f00 	cmp.w	sl, #0
 800a53c:	d01f      	beq.n	800a57e <__multiply+0xe2>
 800a53e:	46c4      	mov	ip, r8
 800a540:	46a1      	mov	r9, r4
 800a542:	2700      	movs	r7, #0
 800a544:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a548:	f8d9 3000 	ldr.w	r3, [r9]
 800a54c:	fa1f fb82 	uxth.w	fp, r2
 800a550:	b29b      	uxth	r3, r3
 800a552:	fb0a 330b 	mla	r3, sl, fp, r3
 800a556:	443b      	add	r3, r7
 800a558:	f8d9 7000 	ldr.w	r7, [r9]
 800a55c:	0c12      	lsrs	r2, r2, #16
 800a55e:	0c3f      	lsrs	r7, r7, #16
 800a560:	fb0a 7202 	mla	r2, sl, r2, r7
 800a564:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a568:	b29b      	uxth	r3, r3
 800a56a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a56e:	4565      	cmp	r5, ip
 800a570:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a574:	f849 3b04 	str.w	r3, [r9], #4
 800a578:	d8e4      	bhi.n	800a544 <__multiply+0xa8>
 800a57a:	9b01      	ldr	r3, [sp, #4]
 800a57c:	50e7      	str	r7, [r4, r3]
 800a57e:	9b03      	ldr	r3, [sp, #12]
 800a580:	3104      	adds	r1, #4
 800a582:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a586:	f1b9 0f00 	cmp.w	r9, #0
 800a58a:	d020      	beq.n	800a5ce <__multiply+0x132>
 800a58c:	4647      	mov	r7, r8
 800a58e:	46a4      	mov	ip, r4
 800a590:	f04f 0a00 	mov.w	sl, #0
 800a594:	6823      	ldr	r3, [r4, #0]
 800a596:	f8b7 b000 	ldrh.w	fp, [r7]
 800a59a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	fb09 220b 	mla	r2, r9, fp, r2
 800a5a4:	4452      	add	r2, sl
 800a5a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5aa:	f84c 3b04 	str.w	r3, [ip], #4
 800a5ae:	f857 3b04 	ldr.w	r3, [r7], #4
 800a5b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5b6:	f8bc 3000 	ldrh.w	r3, [ip]
 800a5ba:	42bd      	cmp	r5, r7
 800a5bc:	fb09 330a 	mla	r3, r9, sl, r3
 800a5c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a5c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5c8:	d8e5      	bhi.n	800a596 <__multiply+0xfa>
 800a5ca:	9a01      	ldr	r2, [sp, #4]
 800a5cc:	50a3      	str	r3, [r4, r2]
 800a5ce:	3404      	adds	r4, #4
 800a5d0:	e79f      	b.n	800a512 <__multiply+0x76>
 800a5d2:	3e01      	subs	r6, #1
 800a5d4:	e7a1      	b.n	800a51a <__multiply+0x7e>
 800a5d6:	bf00      	nop
 800a5d8:	0800ca7d 	.word	0x0800ca7d
 800a5dc:	0800ca8e 	.word	0x0800ca8e

0800a5e0 <__pow5mult>:
 800a5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5e4:	4615      	mov	r5, r2
 800a5e6:	f012 0203 	ands.w	r2, r2, #3
 800a5ea:	4607      	mov	r7, r0
 800a5ec:	460e      	mov	r6, r1
 800a5ee:	d007      	beq.n	800a600 <__pow5mult+0x20>
 800a5f0:	4c25      	ldr	r4, [pc, #148]	@ (800a688 <__pow5mult+0xa8>)
 800a5f2:	3a01      	subs	r2, #1
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5fa:	f7ff fe5d 	bl	800a2b8 <__multadd>
 800a5fe:	4606      	mov	r6, r0
 800a600:	10ad      	asrs	r5, r5, #2
 800a602:	d03d      	beq.n	800a680 <__pow5mult+0xa0>
 800a604:	69fc      	ldr	r4, [r7, #28]
 800a606:	b97c      	cbnz	r4, 800a628 <__pow5mult+0x48>
 800a608:	2010      	movs	r0, #16
 800a60a:	f7ff fd3d 	bl	800a088 <malloc>
 800a60e:	4602      	mov	r2, r0
 800a610:	61f8      	str	r0, [r7, #28]
 800a612:	b928      	cbnz	r0, 800a620 <__pow5mult+0x40>
 800a614:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a618:	4b1c      	ldr	r3, [pc, #112]	@ (800a68c <__pow5mult+0xac>)
 800a61a:	481d      	ldr	r0, [pc, #116]	@ (800a690 <__pow5mult+0xb0>)
 800a61c:	f001 fb48 	bl	800bcb0 <__assert_func>
 800a620:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a624:	6004      	str	r4, [r0, #0]
 800a626:	60c4      	str	r4, [r0, #12]
 800a628:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a62c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a630:	b94c      	cbnz	r4, 800a646 <__pow5mult+0x66>
 800a632:	f240 2171 	movw	r1, #625	@ 0x271
 800a636:	4638      	mov	r0, r7
 800a638:	f7ff ff1a 	bl	800a470 <__i2b>
 800a63c:	2300      	movs	r3, #0
 800a63e:	4604      	mov	r4, r0
 800a640:	f8c8 0008 	str.w	r0, [r8, #8]
 800a644:	6003      	str	r3, [r0, #0]
 800a646:	f04f 0900 	mov.w	r9, #0
 800a64a:	07eb      	lsls	r3, r5, #31
 800a64c:	d50a      	bpl.n	800a664 <__pow5mult+0x84>
 800a64e:	4631      	mov	r1, r6
 800a650:	4622      	mov	r2, r4
 800a652:	4638      	mov	r0, r7
 800a654:	f7ff ff22 	bl	800a49c <__multiply>
 800a658:	4680      	mov	r8, r0
 800a65a:	4631      	mov	r1, r6
 800a65c:	4638      	mov	r0, r7
 800a65e:	f7ff fe09 	bl	800a274 <_Bfree>
 800a662:	4646      	mov	r6, r8
 800a664:	106d      	asrs	r5, r5, #1
 800a666:	d00b      	beq.n	800a680 <__pow5mult+0xa0>
 800a668:	6820      	ldr	r0, [r4, #0]
 800a66a:	b938      	cbnz	r0, 800a67c <__pow5mult+0x9c>
 800a66c:	4622      	mov	r2, r4
 800a66e:	4621      	mov	r1, r4
 800a670:	4638      	mov	r0, r7
 800a672:	f7ff ff13 	bl	800a49c <__multiply>
 800a676:	6020      	str	r0, [r4, #0]
 800a678:	f8c0 9000 	str.w	r9, [r0]
 800a67c:	4604      	mov	r4, r0
 800a67e:	e7e4      	b.n	800a64a <__pow5mult+0x6a>
 800a680:	4630      	mov	r0, r6
 800a682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a686:	bf00      	nop
 800a688:	0800cba0 	.word	0x0800cba0
 800a68c:	0800ca0e 	.word	0x0800ca0e
 800a690:	0800ca8e 	.word	0x0800ca8e

0800a694 <__lshift>:
 800a694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a698:	460c      	mov	r4, r1
 800a69a:	4607      	mov	r7, r0
 800a69c:	4691      	mov	r9, r2
 800a69e:	6923      	ldr	r3, [r4, #16]
 800a6a0:	6849      	ldr	r1, [r1, #4]
 800a6a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a6a6:	68a3      	ldr	r3, [r4, #8]
 800a6a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6ac:	f108 0601 	add.w	r6, r8, #1
 800a6b0:	42b3      	cmp	r3, r6
 800a6b2:	db0b      	blt.n	800a6cc <__lshift+0x38>
 800a6b4:	4638      	mov	r0, r7
 800a6b6:	f7ff fd9d 	bl	800a1f4 <_Balloc>
 800a6ba:	4605      	mov	r5, r0
 800a6bc:	b948      	cbnz	r0, 800a6d2 <__lshift+0x3e>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a6c4:	4b27      	ldr	r3, [pc, #156]	@ (800a764 <__lshift+0xd0>)
 800a6c6:	4828      	ldr	r0, [pc, #160]	@ (800a768 <__lshift+0xd4>)
 800a6c8:	f001 faf2 	bl	800bcb0 <__assert_func>
 800a6cc:	3101      	adds	r1, #1
 800a6ce:	005b      	lsls	r3, r3, #1
 800a6d0:	e7ee      	b.n	800a6b0 <__lshift+0x1c>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	f100 0114 	add.w	r1, r0, #20
 800a6d8:	f100 0210 	add.w	r2, r0, #16
 800a6dc:	4618      	mov	r0, r3
 800a6de:	4553      	cmp	r3, sl
 800a6e0:	db33      	blt.n	800a74a <__lshift+0xb6>
 800a6e2:	6920      	ldr	r0, [r4, #16]
 800a6e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6e8:	f104 0314 	add.w	r3, r4, #20
 800a6ec:	f019 091f 	ands.w	r9, r9, #31
 800a6f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6f8:	d02b      	beq.n	800a752 <__lshift+0xbe>
 800a6fa:	468a      	mov	sl, r1
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	f1c9 0e20 	rsb	lr, r9, #32
 800a702:	6818      	ldr	r0, [r3, #0]
 800a704:	fa00 f009 	lsl.w	r0, r0, r9
 800a708:	4310      	orrs	r0, r2
 800a70a:	f84a 0b04 	str.w	r0, [sl], #4
 800a70e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a712:	459c      	cmp	ip, r3
 800a714:	fa22 f20e 	lsr.w	r2, r2, lr
 800a718:	d8f3      	bhi.n	800a702 <__lshift+0x6e>
 800a71a:	ebac 0304 	sub.w	r3, ip, r4
 800a71e:	3b15      	subs	r3, #21
 800a720:	f023 0303 	bic.w	r3, r3, #3
 800a724:	3304      	adds	r3, #4
 800a726:	f104 0015 	add.w	r0, r4, #21
 800a72a:	4560      	cmp	r0, ip
 800a72c:	bf88      	it	hi
 800a72e:	2304      	movhi	r3, #4
 800a730:	50ca      	str	r2, [r1, r3]
 800a732:	b10a      	cbz	r2, 800a738 <__lshift+0xa4>
 800a734:	f108 0602 	add.w	r6, r8, #2
 800a738:	3e01      	subs	r6, #1
 800a73a:	4638      	mov	r0, r7
 800a73c:	4621      	mov	r1, r4
 800a73e:	612e      	str	r6, [r5, #16]
 800a740:	f7ff fd98 	bl	800a274 <_Bfree>
 800a744:	4628      	mov	r0, r5
 800a746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a74a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a74e:	3301      	adds	r3, #1
 800a750:	e7c5      	b.n	800a6de <__lshift+0x4a>
 800a752:	3904      	subs	r1, #4
 800a754:	f853 2b04 	ldr.w	r2, [r3], #4
 800a758:	459c      	cmp	ip, r3
 800a75a:	f841 2f04 	str.w	r2, [r1, #4]!
 800a75e:	d8f9      	bhi.n	800a754 <__lshift+0xc0>
 800a760:	e7ea      	b.n	800a738 <__lshift+0xa4>
 800a762:	bf00      	nop
 800a764:	0800ca7d 	.word	0x0800ca7d
 800a768:	0800ca8e 	.word	0x0800ca8e

0800a76c <__mcmp>:
 800a76c:	4603      	mov	r3, r0
 800a76e:	690a      	ldr	r2, [r1, #16]
 800a770:	6900      	ldr	r0, [r0, #16]
 800a772:	b530      	push	{r4, r5, lr}
 800a774:	1a80      	subs	r0, r0, r2
 800a776:	d10e      	bne.n	800a796 <__mcmp+0x2a>
 800a778:	3314      	adds	r3, #20
 800a77a:	3114      	adds	r1, #20
 800a77c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a780:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a784:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a788:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a78c:	4295      	cmp	r5, r2
 800a78e:	d003      	beq.n	800a798 <__mcmp+0x2c>
 800a790:	d205      	bcs.n	800a79e <__mcmp+0x32>
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	bd30      	pop	{r4, r5, pc}
 800a798:	42a3      	cmp	r3, r4
 800a79a:	d3f3      	bcc.n	800a784 <__mcmp+0x18>
 800a79c:	e7fb      	b.n	800a796 <__mcmp+0x2a>
 800a79e:	2001      	movs	r0, #1
 800a7a0:	e7f9      	b.n	800a796 <__mcmp+0x2a>
	...

0800a7a4 <__mdiff>:
 800a7a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a8:	4689      	mov	r9, r1
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	4648      	mov	r0, r9
 800a7b0:	4614      	mov	r4, r2
 800a7b2:	f7ff ffdb 	bl	800a76c <__mcmp>
 800a7b6:	1e05      	subs	r5, r0, #0
 800a7b8:	d112      	bne.n	800a7e0 <__mdiff+0x3c>
 800a7ba:	4629      	mov	r1, r5
 800a7bc:	4630      	mov	r0, r6
 800a7be:	f7ff fd19 	bl	800a1f4 <_Balloc>
 800a7c2:	4602      	mov	r2, r0
 800a7c4:	b928      	cbnz	r0, 800a7d2 <__mdiff+0x2e>
 800a7c6:	f240 2137 	movw	r1, #567	@ 0x237
 800a7ca:	4b3e      	ldr	r3, [pc, #248]	@ (800a8c4 <__mdiff+0x120>)
 800a7cc:	483e      	ldr	r0, [pc, #248]	@ (800a8c8 <__mdiff+0x124>)
 800a7ce:	f001 fa6f 	bl	800bcb0 <__assert_func>
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7d8:	4610      	mov	r0, r2
 800a7da:	b003      	add	sp, #12
 800a7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7e0:	bfbc      	itt	lt
 800a7e2:	464b      	movlt	r3, r9
 800a7e4:	46a1      	movlt	r9, r4
 800a7e6:	4630      	mov	r0, r6
 800a7e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a7ec:	bfba      	itte	lt
 800a7ee:	461c      	movlt	r4, r3
 800a7f0:	2501      	movlt	r5, #1
 800a7f2:	2500      	movge	r5, #0
 800a7f4:	f7ff fcfe 	bl	800a1f4 <_Balloc>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	b918      	cbnz	r0, 800a804 <__mdiff+0x60>
 800a7fc:	f240 2145 	movw	r1, #581	@ 0x245
 800a800:	4b30      	ldr	r3, [pc, #192]	@ (800a8c4 <__mdiff+0x120>)
 800a802:	e7e3      	b.n	800a7cc <__mdiff+0x28>
 800a804:	f100 0b14 	add.w	fp, r0, #20
 800a808:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a80c:	f109 0310 	add.w	r3, r9, #16
 800a810:	60c5      	str	r5, [r0, #12]
 800a812:	f04f 0c00 	mov.w	ip, #0
 800a816:	f109 0514 	add.w	r5, r9, #20
 800a81a:	46d9      	mov	r9, fp
 800a81c:	6926      	ldr	r6, [r4, #16]
 800a81e:	f104 0e14 	add.w	lr, r4, #20
 800a822:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a826:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	9b01      	ldr	r3, [sp, #4]
 800a82e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a832:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a836:	b281      	uxth	r1, r0
 800a838:	9301      	str	r3, [sp, #4]
 800a83a:	fa1f f38a 	uxth.w	r3, sl
 800a83e:	1a5b      	subs	r3, r3, r1
 800a840:	0c00      	lsrs	r0, r0, #16
 800a842:	4463      	add	r3, ip
 800a844:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a848:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a852:	4576      	cmp	r6, lr
 800a854:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a858:	f849 3b04 	str.w	r3, [r9], #4
 800a85c:	d8e6      	bhi.n	800a82c <__mdiff+0x88>
 800a85e:	1b33      	subs	r3, r6, r4
 800a860:	3b15      	subs	r3, #21
 800a862:	f023 0303 	bic.w	r3, r3, #3
 800a866:	3415      	adds	r4, #21
 800a868:	3304      	adds	r3, #4
 800a86a:	42a6      	cmp	r6, r4
 800a86c:	bf38      	it	cc
 800a86e:	2304      	movcc	r3, #4
 800a870:	441d      	add	r5, r3
 800a872:	445b      	add	r3, fp
 800a874:	461e      	mov	r6, r3
 800a876:	462c      	mov	r4, r5
 800a878:	4544      	cmp	r4, r8
 800a87a:	d30e      	bcc.n	800a89a <__mdiff+0xf6>
 800a87c:	f108 0103 	add.w	r1, r8, #3
 800a880:	1b49      	subs	r1, r1, r5
 800a882:	f021 0103 	bic.w	r1, r1, #3
 800a886:	3d03      	subs	r5, #3
 800a888:	45a8      	cmp	r8, r5
 800a88a:	bf38      	it	cc
 800a88c:	2100      	movcc	r1, #0
 800a88e:	440b      	add	r3, r1
 800a890:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a894:	b199      	cbz	r1, 800a8be <__mdiff+0x11a>
 800a896:	6117      	str	r7, [r2, #16]
 800a898:	e79e      	b.n	800a7d8 <__mdiff+0x34>
 800a89a:	46e6      	mov	lr, ip
 800a89c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a8a0:	fa1f fc81 	uxth.w	ip, r1
 800a8a4:	44f4      	add	ip, lr
 800a8a6:	0c08      	lsrs	r0, r1, #16
 800a8a8:	4471      	add	r1, lr
 800a8aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a8ae:	b289      	uxth	r1, r1
 800a8b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a8b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a8b8:	f846 1b04 	str.w	r1, [r6], #4
 800a8bc:	e7dc      	b.n	800a878 <__mdiff+0xd4>
 800a8be:	3f01      	subs	r7, #1
 800a8c0:	e7e6      	b.n	800a890 <__mdiff+0xec>
 800a8c2:	bf00      	nop
 800a8c4:	0800ca7d 	.word	0x0800ca7d
 800a8c8:	0800ca8e 	.word	0x0800ca8e

0800a8cc <__ulp>:
 800a8cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a908 <__ulp+0x3c>)
 800a8ce:	400b      	ands	r3, r1
 800a8d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	dc08      	bgt.n	800a8ea <__ulp+0x1e>
 800a8d8:	425b      	negs	r3, r3
 800a8da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a8de:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a8e2:	da04      	bge.n	800a8ee <__ulp+0x22>
 800a8e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a8e8:	4113      	asrs	r3, r2
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	e008      	b.n	800a900 <__ulp+0x34>
 800a8ee:	f1a2 0314 	sub.w	r3, r2, #20
 800a8f2:	2b1e      	cmp	r3, #30
 800a8f4:	bfd6      	itet	le
 800a8f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a8fa:	2201      	movgt	r2, #1
 800a8fc:	40da      	lsrle	r2, r3
 800a8fe:	2300      	movs	r3, #0
 800a900:	4619      	mov	r1, r3
 800a902:	4610      	mov	r0, r2
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	7ff00000 	.word	0x7ff00000

0800a90c <__b2d>:
 800a90c:	6902      	ldr	r2, [r0, #16]
 800a90e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a910:	f100 0614 	add.w	r6, r0, #20
 800a914:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800a918:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800a91c:	4f1e      	ldr	r7, [pc, #120]	@ (800a998 <__b2d+0x8c>)
 800a91e:	4620      	mov	r0, r4
 800a920:	f7ff fd5a 	bl	800a3d8 <__hi0bits>
 800a924:	4603      	mov	r3, r0
 800a926:	f1c0 0020 	rsb	r0, r0, #32
 800a92a:	2b0a      	cmp	r3, #10
 800a92c:	f1a2 0504 	sub.w	r5, r2, #4
 800a930:	6008      	str	r0, [r1, #0]
 800a932:	dc12      	bgt.n	800a95a <__b2d+0x4e>
 800a934:	42ae      	cmp	r6, r5
 800a936:	bf2c      	ite	cs
 800a938:	2200      	movcs	r2, #0
 800a93a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a93e:	f1c3 0c0b 	rsb	ip, r3, #11
 800a942:	3315      	adds	r3, #21
 800a944:	fa24 fe0c 	lsr.w	lr, r4, ip
 800a948:	fa04 f303 	lsl.w	r3, r4, r3
 800a94c:	fa22 f20c 	lsr.w	r2, r2, ip
 800a950:	ea4e 0107 	orr.w	r1, lr, r7
 800a954:	431a      	orrs	r2, r3
 800a956:	4610      	mov	r0, r2
 800a958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a95a:	42ae      	cmp	r6, r5
 800a95c:	bf36      	itet	cc
 800a95e:	f1a2 0508 	subcc.w	r5, r2, #8
 800a962:	2200      	movcs	r2, #0
 800a964:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a968:	3b0b      	subs	r3, #11
 800a96a:	d012      	beq.n	800a992 <__b2d+0x86>
 800a96c:	f1c3 0720 	rsb	r7, r3, #32
 800a970:	fa22 f107 	lsr.w	r1, r2, r7
 800a974:	409c      	lsls	r4, r3
 800a976:	430c      	orrs	r4, r1
 800a978:	42b5      	cmp	r5, r6
 800a97a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800a97e:	bf94      	ite	ls
 800a980:	2400      	movls	r4, #0
 800a982:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800a986:	409a      	lsls	r2, r3
 800a988:	40fc      	lsrs	r4, r7
 800a98a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a98e:	4322      	orrs	r2, r4
 800a990:	e7e1      	b.n	800a956 <__b2d+0x4a>
 800a992:	ea44 0107 	orr.w	r1, r4, r7
 800a996:	e7de      	b.n	800a956 <__b2d+0x4a>
 800a998:	3ff00000 	.word	0x3ff00000

0800a99c <__d2b>:
 800a99c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a9a0:	2101      	movs	r1, #1
 800a9a2:	4690      	mov	r8, r2
 800a9a4:	4699      	mov	r9, r3
 800a9a6:	9e08      	ldr	r6, [sp, #32]
 800a9a8:	f7ff fc24 	bl	800a1f4 <_Balloc>
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	b930      	cbnz	r0, 800a9be <__d2b+0x22>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	f240 310f 	movw	r1, #783	@ 0x30f
 800a9b6:	4b23      	ldr	r3, [pc, #140]	@ (800aa44 <__d2b+0xa8>)
 800a9b8:	4823      	ldr	r0, [pc, #140]	@ (800aa48 <__d2b+0xac>)
 800a9ba:	f001 f979 	bl	800bcb0 <__assert_func>
 800a9be:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a9c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9c6:	b10d      	cbz	r5, 800a9cc <__d2b+0x30>
 800a9c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9cc:	9301      	str	r3, [sp, #4]
 800a9ce:	f1b8 0300 	subs.w	r3, r8, #0
 800a9d2:	d024      	beq.n	800aa1e <__d2b+0x82>
 800a9d4:	4668      	mov	r0, sp
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	f7ff fd1d 	bl	800a416 <__lo0bits>
 800a9dc:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a9e0:	b1d8      	cbz	r0, 800aa1a <__d2b+0x7e>
 800a9e2:	f1c0 0320 	rsb	r3, r0, #32
 800a9e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a9ea:	430b      	orrs	r3, r1
 800a9ec:	40c2      	lsrs	r2, r0
 800a9ee:	6163      	str	r3, [r4, #20]
 800a9f0:	9201      	str	r2, [sp, #4]
 800a9f2:	9b01      	ldr	r3, [sp, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	bf0c      	ite	eq
 800a9f8:	2201      	moveq	r2, #1
 800a9fa:	2202      	movne	r2, #2
 800a9fc:	61a3      	str	r3, [r4, #24]
 800a9fe:	6122      	str	r2, [r4, #16]
 800aa00:	b1ad      	cbz	r5, 800aa2e <__d2b+0x92>
 800aa02:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aa06:	4405      	add	r5, r0
 800aa08:	6035      	str	r5, [r6, #0]
 800aa0a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aa0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa10:	6018      	str	r0, [r3, #0]
 800aa12:	4620      	mov	r0, r4
 800aa14:	b002      	add	sp, #8
 800aa16:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800aa1a:	6161      	str	r1, [r4, #20]
 800aa1c:	e7e9      	b.n	800a9f2 <__d2b+0x56>
 800aa1e:	a801      	add	r0, sp, #4
 800aa20:	f7ff fcf9 	bl	800a416 <__lo0bits>
 800aa24:	9b01      	ldr	r3, [sp, #4]
 800aa26:	2201      	movs	r2, #1
 800aa28:	6163      	str	r3, [r4, #20]
 800aa2a:	3020      	adds	r0, #32
 800aa2c:	e7e7      	b.n	800a9fe <__d2b+0x62>
 800aa2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa36:	6030      	str	r0, [r6, #0]
 800aa38:	6918      	ldr	r0, [r3, #16]
 800aa3a:	f7ff fccd 	bl	800a3d8 <__hi0bits>
 800aa3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa42:	e7e4      	b.n	800aa0e <__d2b+0x72>
 800aa44:	0800ca7d 	.word	0x0800ca7d
 800aa48:	0800ca8e 	.word	0x0800ca8e

0800aa4c <__ratio>:
 800aa4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa50:	b085      	sub	sp, #20
 800aa52:	e9cd 1000 	strd	r1, r0, [sp]
 800aa56:	a902      	add	r1, sp, #8
 800aa58:	f7ff ff58 	bl	800a90c <__b2d>
 800aa5c:	468b      	mov	fp, r1
 800aa5e:	4606      	mov	r6, r0
 800aa60:	460f      	mov	r7, r1
 800aa62:	9800      	ldr	r0, [sp, #0]
 800aa64:	a903      	add	r1, sp, #12
 800aa66:	f7ff ff51 	bl	800a90c <__b2d>
 800aa6a:	460d      	mov	r5, r1
 800aa6c:	9b01      	ldr	r3, [sp, #4]
 800aa6e:	4689      	mov	r9, r1
 800aa70:	6919      	ldr	r1, [r3, #16]
 800aa72:	9b00      	ldr	r3, [sp, #0]
 800aa74:	4604      	mov	r4, r0
 800aa76:	691b      	ldr	r3, [r3, #16]
 800aa78:	4630      	mov	r0, r6
 800aa7a:	1ac9      	subs	r1, r1, r3
 800aa7c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800aa80:	1a9b      	subs	r3, r3, r2
 800aa82:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	bfcd      	iteet	gt
 800aa8a:	463a      	movgt	r2, r7
 800aa8c:	462a      	movle	r2, r5
 800aa8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa92:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800aa96:	bfd8      	it	le
 800aa98:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800aa9c:	464b      	mov	r3, r9
 800aa9e:	4622      	mov	r2, r4
 800aaa0:	4659      	mov	r1, fp
 800aaa2:	f7f5 fe7f 	bl	80007a4 <__aeabi_ddiv>
 800aaa6:	b005      	add	sp, #20
 800aaa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aaac <__copybits>:
 800aaac:	3901      	subs	r1, #1
 800aaae:	b570      	push	{r4, r5, r6, lr}
 800aab0:	1149      	asrs	r1, r1, #5
 800aab2:	6914      	ldr	r4, [r2, #16]
 800aab4:	3101      	adds	r1, #1
 800aab6:	f102 0314 	add.w	r3, r2, #20
 800aaba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aabe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aac2:	1f05      	subs	r5, r0, #4
 800aac4:	42a3      	cmp	r3, r4
 800aac6:	d30c      	bcc.n	800aae2 <__copybits+0x36>
 800aac8:	1aa3      	subs	r3, r4, r2
 800aaca:	3b11      	subs	r3, #17
 800aacc:	f023 0303 	bic.w	r3, r3, #3
 800aad0:	3211      	adds	r2, #17
 800aad2:	42a2      	cmp	r2, r4
 800aad4:	bf88      	it	hi
 800aad6:	2300      	movhi	r3, #0
 800aad8:	4418      	add	r0, r3
 800aada:	2300      	movs	r3, #0
 800aadc:	4288      	cmp	r0, r1
 800aade:	d305      	bcc.n	800aaec <__copybits+0x40>
 800aae0:	bd70      	pop	{r4, r5, r6, pc}
 800aae2:	f853 6b04 	ldr.w	r6, [r3], #4
 800aae6:	f845 6f04 	str.w	r6, [r5, #4]!
 800aaea:	e7eb      	b.n	800aac4 <__copybits+0x18>
 800aaec:	f840 3b04 	str.w	r3, [r0], #4
 800aaf0:	e7f4      	b.n	800aadc <__copybits+0x30>

0800aaf2 <__any_on>:
 800aaf2:	f100 0214 	add.w	r2, r0, #20
 800aaf6:	6900      	ldr	r0, [r0, #16]
 800aaf8:	114b      	asrs	r3, r1, #5
 800aafa:	4298      	cmp	r0, r3
 800aafc:	b510      	push	{r4, lr}
 800aafe:	db11      	blt.n	800ab24 <__any_on+0x32>
 800ab00:	dd0a      	ble.n	800ab18 <__any_on+0x26>
 800ab02:	f011 011f 	ands.w	r1, r1, #31
 800ab06:	d007      	beq.n	800ab18 <__any_on+0x26>
 800ab08:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ab0c:	fa24 f001 	lsr.w	r0, r4, r1
 800ab10:	fa00 f101 	lsl.w	r1, r0, r1
 800ab14:	428c      	cmp	r4, r1
 800ab16:	d10b      	bne.n	800ab30 <__any_on+0x3e>
 800ab18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d803      	bhi.n	800ab28 <__any_on+0x36>
 800ab20:	2000      	movs	r0, #0
 800ab22:	bd10      	pop	{r4, pc}
 800ab24:	4603      	mov	r3, r0
 800ab26:	e7f7      	b.n	800ab18 <__any_on+0x26>
 800ab28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab2c:	2900      	cmp	r1, #0
 800ab2e:	d0f5      	beq.n	800ab1c <__any_on+0x2a>
 800ab30:	2001      	movs	r0, #1
 800ab32:	e7f6      	b.n	800ab22 <__any_on+0x30>

0800ab34 <sulp>:
 800ab34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab38:	460f      	mov	r7, r1
 800ab3a:	4690      	mov	r8, r2
 800ab3c:	f7ff fec6 	bl	800a8cc <__ulp>
 800ab40:	4604      	mov	r4, r0
 800ab42:	460d      	mov	r5, r1
 800ab44:	f1b8 0f00 	cmp.w	r8, #0
 800ab48:	d011      	beq.n	800ab6e <sulp+0x3a>
 800ab4a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ab4e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	dd0b      	ble.n	800ab6e <sulp+0x3a>
 800ab56:	2400      	movs	r4, #0
 800ab58:	051b      	lsls	r3, r3, #20
 800ab5a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ab5e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ab62:	4622      	mov	r2, r4
 800ab64:	462b      	mov	r3, r5
 800ab66:	f7f5 fcf3 	bl	8000550 <__aeabi_dmul>
 800ab6a:	4604      	mov	r4, r0
 800ab6c:	460d      	mov	r5, r1
 800ab6e:	4620      	mov	r0, r4
 800ab70:	4629      	mov	r1, r5
 800ab72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800ab78 <_strtod_l>:
 800ab78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7c:	b09f      	sub	sp, #124	@ 0x7c
 800ab7e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ab80:	2200      	movs	r2, #0
 800ab82:	460c      	mov	r4, r1
 800ab84:	921a      	str	r2, [sp, #104]	@ 0x68
 800ab86:	f04f 0a00 	mov.w	sl, #0
 800ab8a:	f04f 0b00 	mov.w	fp, #0
 800ab8e:	460a      	mov	r2, r1
 800ab90:	9005      	str	r0, [sp, #20]
 800ab92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab94:	7811      	ldrb	r1, [r2, #0]
 800ab96:	292b      	cmp	r1, #43	@ 0x2b
 800ab98:	d048      	beq.n	800ac2c <_strtod_l+0xb4>
 800ab9a:	d836      	bhi.n	800ac0a <_strtod_l+0x92>
 800ab9c:	290d      	cmp	r1, #13
 800ab9e:	d830      	bhi.n	800ac02 <_strtod_l+0x8a>
 800aba0:	2908      	cmp	r1, #8
 800aba2:	d830      	bhi.n	800ac06 <_strtod_l+0x8e>
 800aba4:	2900      	cmp	r1, #0
 800aba6:	d039      	beq.n	800ac1c <_strtod_l+0xa4>
 800aba8:	2200      	movs	r2, #0
 800abaa:	920e      	str	r2, [sp, #56]	@ 0x38
 800abac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800abae:	782a      	ldrb	r2, [r5, #0]
 800abb0:	2a30      	cmp	r2, #48	@ 0x30
 800abb2:	f040 80b0 	bne.w	800ad16 <_strtod_l+0x19e>
 800abb6:	786a      	ldrb	r2, [r5, #1]
 800abb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800abbc:	2a58      	cmp	r2, #88	@ 0x58
 800abbe:	d16c      	bne.n	800ac9a <_strtod_l+0x122>
 800abc0:	9302      	str	r3, [sp, #8]
 800abc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abc4:	4a8f      	ldr	r2, [pc, #572]	@ (800ae04 <_strtod_l+0x28c>)
 800abc6:	9301      	str	r3, [sp, #4]
 800abc8:	ab1a      	add	r3, sp, #104	@ 0x68
 800abca:	9300      	str	r3, [sp, #0]
 800abcc:	9805      	ldr	r0, [sp, #20]
 800abce:	ab1b      	add	r3, sp, #108	@ 0x6c
 800abd0:	a919      	add	r1, sp, #100	@ 0x64
 800abd2:	f001 f907 	bl	800bde4 <__gethex>
 800abd6:	f010 060f 	ands.w	r6, r0, #15
 800abda:	4604      	mov	r4, r0
 800abdc:	d005      	beq.n	800abea <_strtod_l+0x72>
 800abde:	2e06      	cmp	r6, #6
 800abe0:	d126      	bne.n	800ac30 <_strtod_l+0xb8>
 800abe2:	2300      	movs	r3, #0
 800abe4:	3501      	adds	r5, #1
 800abe6:	9519      	str	r5, [sp, #100]	@ 0x64
 800abe8:	930e      	str	r3, [sp, #56]	@ 0x38
 800abea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800abec:	2b00      	cmp	r3, #0
 800abee:	f040 8582 	bne.w	800b6f6 <_strtod_l+0xb7e>
 800abf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abf4:	b1bb      	cbz	r3, 800ac26 <_strtod_l+0xae>
 800abf6:	4650      	mov	r0, sl
 800abf8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800abfc:	b01f      	add	sp, #124	@ 0x7c
 800abfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac02:	2920      	cmp	r1, #32
 800ac04:	d1d0      	bne.n	800aba8 <_strtod_l+0x30>
 800ac06:	3201      	adds	r2, #1
 800ac08:	e7c3      	b.n	800ab92 <_strtod_l+0x1a>
 800ac0a:	292d      	cmp	r1, #45	@ 0x2d
 800ac0c:	d1cc      	bne.n	800aba8 <_strtod_l+0x30>
 800ac0e:	2101      	movs	r1, #1
 800ac10:	910e      	str	r1, [sp, #56]	@ 0x38
 800ac12:	1c51      	adds	r1, r2, #1
 800ac14:	9119      	str	r1, [sp, #100]	@ 0x64
 800ac16:	7852      	ldrb	r2, [r2, #1]
 800ac18:	2a00      	cmp	r2, #0
 800ac1a:	d1c7      	bne.n	800abac <_strtod_l+0x34>
 800ac1c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ac1e:	9419      	str	r4, [sp, #100]	@ 0x64
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f040 8566 	bne.w	800b6f2 <_strtod_l+0xb7a>
 800ac26:	4650      	mov	r0, sl
 800ac28:	4659      	mov	r1, fp
 800ac2a:	e7e7      	b.n	800abfc <_strtod_l+0x84>
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	e7ef      	b.n	800ac10 <_strtod_l+0x98>
 800ac30:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ac32:	b13a      	cbz	r2, 800ac44 <_strtod_l+0xcc>
 800ac34:	2135      	movs	r1, #53	@ 0x35
 800ac36:	a81c      	add	r0, sp, #112	@ 0x70
 800ac38:	f7ff ff38 	bl	800aaac <__copybits>
 800ac3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac3e:	9805      	ldr	r0, [sp, #20]
 800ac40:	f7ff fb18 	bl	800a274 <_Bfree>
 800ac44:	3e01      	subs	r6, #1
 800ac46:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ac48:	2e04      	cmp	r6, #4
 800ac4a:	d806      	bhi.n	800ac5a <_strtod_l+0xe2>
 800ac4c:	e8df f006 	tbb	[pc, r6]
 800ac50:	201d0314 	.word	0x201d0314
 800ac54:	14          	.byte	0x14
 800ac55:	00          	.byte	0x00
 800ac56:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ac5a:	05e1      	lsls	r1, r4, #23
 800ac5c:	bf48      	it	mi
 800ac5e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ac62:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac66:	0d1b      	lsrs	r3, r3, #20
 800ac68:	051b      	lsls	r3, r3, #20
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1bd      	bne.n	800abea <_strtod_l+0x72>
 800ac6e:	f7fe fb17 	bl	80092a0 <__errno>
 800ac72:	2322      	movs	r3, #34	@ 0x22
 800ac74:	6003      	str	r3, [r0, #0]
 800ac76:	e7b8      	b.n	800abea <_strtod_l+0x72>
 800ac78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ac7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ac80:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ac84:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ac88:	e7e7      	b.n	800ac5a <_strtod_l+0xe2>
 800ac8a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800ae08 <_strtod_l+0x290>
 800ac8e:	e7e4      	b.n	800ac5a <_strtod_l+0xe2>
 800ac90:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ac94:	f04f 3aff 	mov.w	sl, #4294967295
 800ac98:	e7df      	b.n	800ac5a <_strtod_l+0xe2>
 800ac9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	9219      	str	r2, [sp, #100]	@ 0x64
 800aca0:	785b      	ldrb	r3, [r3, #1]
 800aca2:	2b30      	cmp	r3, #48	@ 0x30
 800aca4:	d0f9      	beq.n	800ac9a <_strtod_l+0x122>
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d09f      	beq.n	800abea <_strtod_l+0x72>
 800acaa:	2301      	movs	r3, #1
 800acac:	2700      	movs	r7, #0
 800acae:	220a      	movs	r2, #10
 800acb0:	46b9      	mov	r9, r7
 800acb2:	9308      	str	r3, [sp, #32]
 800acb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800acb6:	970b      	str	r7, [sp, #44]	@ 0x2c
 800acb8:	930c      	str	r3, [sp, #48]	@ 0x30
 800acba:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800acbc:	7805      	ldrb	r5, [r0, #0]
 800acbe:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800acc2:	b2d9      	uxtb	r1, r3
 800acc4:	2909      	cmp	r1, #9
 800acc6:	d928      	bls.n	800ad1a <_strtod_l+0x1a2>
 800acc8:	2201      	movs	r2, #1
 800acca:	4950      	ldr	r1, [pc, #320]	@ (800ae0c <_strtod_l+0x294>)
 800accc:	f000 ffc8 	bl	800bc60 <strncmp>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d032      	beq.n	800ad3a <_strtod_l+0x1c2>
 800acd4:	2000      	movs	r0, #0
 800acd6:	462a      	mov	r2, r5
 800acd8:	4603      	mov	r3, r0
 800acda:	464d      	mov	r5, r9
 800acdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800acde:	2a65      	cmp	r2, #101	@ 0x65
 800ace0:	d001      	beq.n	800ace6 <_strtod_l+0x16e>
 800ace2:	2a45      	cmp	r2, #69	@ 0x45
 800ace4:	d114      	bne.n	800ad10 <_strtod_l+0x198>
 800ace6:	b91d      	cbnz	r5, 800acf0 <_strtod_l+0x178>
 800ace8:	9a08      	ldr	r2, [sp, #32]
 800acea:	4302      	orrs	r2, r0
 800acec:	d096      	beq.n	800ac1c <_strtod_l+0xa4>
 800acee:	2500      	movs	r5, #0
 800acf0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800acf2:	1c62      	adds	r2, r4, #1
 800acf4:	9219      	str	r2, [sp, #100]	@ 0x64
 800acf6:	7862      	ldrb	r2, [r4, #1]
 800acf8:	2a2b      	cmp	r2, #43	@ 0x2b
 800acfa:	d07a      	beq.n	800adf2 <_strtod_l+0x27a>
 800acfc:	2a2d      	cmp	r2, #45	@ 0x2d
 800acfe:	d07e      	beq.n	800adfe <_strtod_l+0x286>
 800ad00:	f04f 0c00 	mov.w	ip, #0
 800ad04:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ad08:	2909      	cmp	r1, #9
 800ad0a:	f240 8085 	bls.w	800ae18 <_strtod_l+0x2a0>
 800ad0e:	9419      	str	r4, [sp, #100]	@ 0x64
 800ad10:	f04f 0800 	mov.w	r8, #0
 800ad14:	e0a5      	b.n	800ae62 <_strtod_l+0x2ea>
 800ad16:	2300      	movs	r3, #0
 800ad18:	e7c8      	b.n	800acac <_strtod_l+0x134>
 800ad1a:	f1b9 0f08 	cmp.w	r9, #8
 800ad1e:	bfd8      	it	le
 800ad20:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800ad22:	f100 0001 	add.w	r0, r0, #1
 800ad26:	bfd6      	itet	le
 800ad28:	fb02 3301 	mlale	r3, r2, r1, r3
 800ad2c:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ad30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ad32:	f109 0901 	add.w	r9, r9, #1
 800ad36:	9019      	str	r0, [sp, #100]	@ 0x64
 800ad38:	e7bf      	b.n	800acba <_strtod_l+0x142>
 800ad3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad3c:	1c5a      	adds	r2, r3, #1
 800ad3e:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad40:	785a      	ldrb	r2, [r3, #1]
 800ad42:	f1b9 0f00 	cmp.w	r9, #0
 800ad46:	d03b      	beq.n	800adc0 <_strtod_l+0x248>
 800ad48:	464d      	mov	r5, r9
 800ad4a:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad4c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ad50:	2b09      	cmp	r3, #9
 800ad52:	d912      	bls.n	800ad7a <_strtod_l+0x202>
 800ad54:	2301      	movs	r3, #1
 800ad56:	e7c2      	b.n	800acde <_strtod_l+0x166>
 800ad58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad5a:	3001      	adds	r0, #1
 800ad5c:	1c5a      	adds	r2, r3, #1
 800ad5e:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad60:	785a      	ldrb	r2, [r3, #1]
 800ad62:	2a30      	cmp	r2, #48	@ 0x30
 800ad64:	d0f8      	beq.n	800ad58 <_strtod_l+0x1e0>
 800ad66:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ad6a:	2b08      	cmp	r3, #8
 800ad6c:	f200 84c8 	bhi.w	800b700 <_strtod_l+0xb88>
 800ad70:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad72:	2000      	movs	r0, #0
 800ad74:	4605      	mov	r5, r0
 800ad76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad78:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad7a:	3a30      	subs	r2, #48	@ 0x30
 800ad7c:	f100 0301 	add.w	r3, r0, #1
 800ad80:	d018      	beq.n	800adb4 <_strtod_l+0x23c>
 800ad82:	462e      	mov	r6, r5
 800ad84:	f04f 0e0a 	mov.w	lr, #10
 800ad88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad8a:	4419      	add	r1, r3
 800ad8c:	910a      	str	r1, [sp, #40]	@ 0x28
 800ad8e:	1c71      	adds	r1, r6, #1
 800ad90:	eba1 0c05 	sub.w	ip, r1, r5
 800ad94:	4563      	cmp	r3, ip
 800ad96:	dc15      	bgt.n	800adc4 <_strtod_l+0x24c>
 800ad98:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ad9c:	182b      	adds	r3, r5, r0
 800ad9e:	2b08      	cmp	r3, #8
 800ada0:	f105 0501 	add.w	r5, r5, #1
 800ada4:	4405      	add	r5, r0
 800ada6:	dc1a      	bgt.n	800adde <_strtod_l+0x266>
 800ada8:	230a      	movs	r3, #10
 800adaa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800adac:	fb03 2301 	mla	r3, r3, r1, r2
 800adb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adb2:	2300      	movs	r3, #0
 800adb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800adb6:	4618      	mov	r0, r3
 800adb8:	1c51      	adds	r1, r2, #1
 800adba:	9119      	str	r1, [sp, #100]	@ 0x64
 800adbc:	7852      	ldrb	r2, [r2, #1]
 800adbe:	e7c5      	b.n	800ad4c <_strtod_l+0x1d4>
 800adc0:	4648      	mov	r0, r9
 800adc2:	e7ce      	b.n	800ad62 <_strtod_l+0x1ea>
 800adc4:	2e08      	cmp	r6, #8
 800adc6:	dc05      	bgt.n	800add4 <_strtod_l+0x25c>
 800adc8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800adca:	fb0e f606 	mul.w	r6, lr, r6
 800adce:	960b      	str	r6, [sp, #44]	@ 0x2c
 800add0:	460e      	mov	r6, r1
 800add2:	e7dc      	b.n	800ad8e <_strtod_l+0x216>
 800add4:	2910      	cmp	r1, #16
 800add6:	bfd8      	it	le
 800add8:	fb0e f707 	mulle.w	r7, lr, r7
 800addc:	e7f8      	b.n	800add0 <_strtod_l+0x258>
 800adde:	2b0f      	cmp	r3, #15
 800ade0:	bfdc      	itt	le
 800ade2:	230a      	movle	r3, #10
 800ade4:	fb03 2707 	mlale	r7, r3, r7, r2
 800ade8:	e7e3      	b.n	800adb2 <_strtod_l+0x23a>
 800adea:	2300      	movs	r3, #0
 800adec:	930a      	str	r3, [sp, #40]	@ 0x28
 800adee:	2301      	movs	r3, #1
 800adf0:	e77a      	b.n	800ace8 <_strtod_l+0x170>
 800adf2:	f04f 0c00 	mov.w	ip, #0
 800adf6:	1ca2      	adds	r2, r4, #2
 800adf8:	9219      	str	r2, [sp, #100]	@ 0x64
 800adfa:	78a2      	ldrb	r2, [r4, #2]
 800adfc:	e782      	b.n	800ad04 <_strtod_l+0x18c>
 800adfe:	f04f 0c01 	mov.w	ip, #1
 800ae02:	e7f8      	b.n	800adf6 <_strtod_l+0x27e>
 800ae04:	0800ccb4 	.word	0x0800ccb4
 800ae08:	7ff00000 	.word	0x7ff00000
 800ae0c:	0800cae7 	.word	0x0800cae7
 800ae10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae12:	1c51      	adds	r1, r2, #1
 800ae14:	9119      	str	r1, [sp, #100]	@ 0x64
 800ae16:	7852      	ldrb	r2, [r2, #1]
 800ae18:	2a30      	cmp	r2, #48	@ 0x30
 800ae1a:	d0f9      	beq.n	800ae10 <_strtod_l+0x298>
 800ae1c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ae20:	2908      	cmp	r1, #8
 800ae22:	f63f af75 	bhi.w	800ad10 <_strtod_l+0x198>
 800ae26:	f04f 080a 	mov.w	r8, #10
 800ae2a:	3a30      	subs	r2, #48	@ 0x30
 800ae2c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae30:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ae32:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae34:	1c56      	adds	r6, r2, #1
 800ae36:	9619      	str	r6, [sp, #100]	@ 0x64
 800ae38:	7852      	ldrb	r2, [r2, #1]
 800ae3a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ae3e:	f1be 0f09 	cmp.w	lr, #9
 800ae42:	d939      	bls.n	800aeb8 <_strtod_l+0x340>
 800ae44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ae46:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ae4a:	1a76      	subs	r6, r6, r1
 800ae4c:	2e08      	cmp	r6, #8
 800ae4e:	dc03      	bgt.n	800ae58 <_strtod_l+0x2e0>
 800ae50:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae52:	4588      	cmp	r8, r1
 800ae54:	bfa8      	it	ge
 800ae56:	4688      	movge	r8, r1
 800ae58:	f1bc 0f00 	cmp.w	ip, #0
 800ae5c:	d001      	beq.n	800ae62 <_strtod_l+0x2ea>
 800ae5e:	f1c8 0800 	rsb	r8, r8, #0
 800ae62:	2d00      	cmp	r5, #0
 800ae64:	d14e      	bne.n	800af04 <_strtod_l+0x38c>
 800ae66:	9908      	ldr	r1, [sp, #32]
 800ae68:	4308      	orrs	r0, r1
 800ae6a:	f47f aebe 	bne.w	800abea <_strtod_l+0x72>
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f47f aed4 	bne.w	800ac1c <_strtod_l+0xa4>
 800ae74:	2a69      	cmp	r2, #105	@ 0x69
 800ae76:	d028      	beq.n	800aeca <_strtod_l+0x352>
 800ae78:	dc25      	bgt.n	800aec6 <_strtod_l+0x34e>
 800ae7a:	2a49      	cmp	r2, #73	@ 0x49
 800ae7c:	d025      	beq.n	800aeca <_strtod_l+0x352>
 800ae7e:	2a4e      	cmp	r2, #78	@ 0x4e
 800ae80:	f47f aecc 	bne.w	800ac1c <_strtod_l+0xa4>
 800ae84:	4999      	ldr	r1, [pc, #612]	@ (800b0ec <_strtod_l+0x574>)
 800ae86:	a819      	add	r0, sp, #100	@ 0x64
 800ae88:	f001 f9ce 	bl	800c228 <__match>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	f43f aec5 	beq.w	800ac1c <_strtod_l+0xa4>
 800ae92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae94:	781b      	ldrb	r3, [r3, #0]
 800ae96:	2b28      	cmp	r3, #40	@ 0x28
 800ae98:	d12e      	bne.n	800aef8 <_strtod_l+0x380>
 800ae9a:	4995      	ldr	r1, [pc, #596]	@ (800b0f0 <_strtod_l+0x578>)
 800ae9c:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae9e:	a819      	add	r0, sp, #100	@ 0x64
 800aea0:	f001 f9d6 	bl	800c250 <__hexnan>
 800aea4:	2805      	cmp	r0, #5
 800aea6:	d127      	bne.n	800aef8 <_strtod_l+0x380>
 800aea8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aeaa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800aeae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800aeb2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800aeb6:	e698      	b.n	800abea <_strtod_l+0x72>
 800aeb8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aeba:	fb08 2101 	mla	r1, r8, r1, r2
 800aebe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800aec2:	9209      	str	r2, [sp, #36]	@ 0x24
 800aec4:	e7b5      	b.n	800ae32 <_strtod_l+0x2ba>
 800aec6:	2a6e      	cmp	r2, #110	@ 0x6e
 800aec8:	e7da      	b.n	800ae80 <_strtod_l+0x308>
 800aeca:	498a      	ldr	r1, [pc, #552]	@ (800b0f4 <_strtod_l+0x57c>)
 800aecc:	a819      	add	r0, sp, #100	@ 0x64
 800aece:	f001 f9ab 	bl	800c228 <__match>
 800aed2:	2800      	cmp	r0, #0
 800aed4:	f43f aea2 	beq.w	800ac1c <_strtod_l+0xa4>
 800aed8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeda:	4987      	ldr	r1, [pc, #540]	@ (800b0f8 <_strtod_l+0x580>)
 800aedc:	3b01      	subs	r3, #1
 800aede:	a819      	add	r0, sp, #100	@ 0x64
 800aee0:	9319      	str	r3, [sp, #100]	@ 0x64
 800aee2:	f001 f9a1 	bl	800c228 <__match>
 800aee6:	b910      	cbnz	r0, 800aeee <_strtod_l+0x376>
 800aee8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeea:	3301      	adds	r3, #1
 800aeec:	9319      	str	r3, [sp, #100]	@ 0x64
 800aeee:	f04f 0a00 	mov.w	sl, #0
 800aef2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800b0fc <_strtod_l+0x584>
 800aef6:	e678      	b.n	800abea <_strtod_l+0x72>
 800aef8:	4881      	ldr	r0, [pc, #516]	@ (800b100 <_strtod_l+0x588>)
 800aefa:	f000 fed3 	bl	800bca4 <nan>
 800aefe:	4682      	mov	sl, r0
 800af00:	468b      	mov	fp, r1
 800af02:	e672      	b.n	800abea <_strtod_l+0x72>
 800af04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af06:	f1b9 0f00 	cmp.w	r9, #0
 800af0a:	bf08      	it	eq
 800af0c:	46a9      	moveq	r9, r5
 800af0e:	eba8 0303 	sub.w	r3, r8, r3
 800af12:	2d10      	cmp	r5, #16
 800af14:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800af16:	462c      	mov	r4, r5
 800af18:	9309      	str	r3, [sp, #36]	@ 0x24
 800af1a:	bfa8      	it	ge
 800af1c:	2410      	movge	r4, #16
 800af1e:	f7f5 fa9d 	bl	800045c <__aeabi_ui2d>
 800af22:	2d09      	cmp	r5, #9
 800af24:	4682      	mov	sl, r0
 800af26:	468b      	mov	fp, r1
 800af28:	dc11      	bgt.n	800af4e <_strtod_l+0x3d6>
 800af2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f43f ae5c 	beq.w	800abea <_strtod_l+0x72>
 800af32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af34:	dd76      	ble.n	800b024 <_strtod_l+0x4ac>
 800af36:	2b16      	cmp	r3, #22
 800af38:	dc5d      	bgt.n	800aff6 <_strtod_l+0x47e>
 800af3a:	4972      	ldr	r1, [pc, #456]	@ (800b104 <_strtod_l+0x58c>)
 800af3c:	4652      	mov	r2, sl
 800af3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af42:	465b      	mov	r3, fp
 800af44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af48:	f7f5 fb02 	bl	8000550 <__aeabi_dmul>
 800af4c:	e7d7      	b.n	800aefe <_strtod_l+0x386>
 800af4e:	4b6d      	ldr	r3, [pc, #436]	@ (800b104 <_strtod_l+0x58c>)
 800af50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800af54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800af58:	f7f5 fafa 	bl	8000550 <__aeabi_dmul>
 800af5c:	4682      	mov	sl, r0
 800af5e:	4638      	mov	r0, r7
 800af60:	468b      	mov	fp, r1
 800af62:	f7f5 fa7b 	bl	800045c <__aeabi_ui2d>
 800af66:	4602      	mov	r2, r0
 800af68:	460b      	mov	r3, r1
 800af6a:	4650      	mov	r0, sl
 800af6c:	4659      	mov	r1, fp
 800af6e:	f7f5 f939 	bl	80001e4 <__adddf3>
 800af72:	2d0f      	cmp	r5, #15
 800af74:	4682      	mov	sl, r0
 800af76:	468b      	mov	fp, r1
 800af78:	ddd7      	ble.n	800af2a <_strtod_l+0x3b2>
 800af7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af7c:	1b2c      	subs	r4, r5, r4
 800af7e:	441c      	add	r4, r3
 800af80:	2c00      	cmp	r4, #0
 800af82:	f340 8093 	ble.w	800b0ac <_strtod_l+0x534>
 800af86:	f014 030f 	ands.w	r3, r4, #15
 800af8a:	d00a      	beq.n	800afa2 <_strtod_l+0x42a>
 800af8c:	495d      	ldr	r1, [pc, #372]	@ (800b104 <_strtod_l+0x58c>)
 800af8e:	4652      	mov	r2, sl
 800af90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af98:	465b      	mov	r3, fp
 800af9a:	f7f5 fad9 	bl	8000550 <__aeabi_dmul>
 800af9e:	4682      	mov	sl, r0
 800afa0:	468b      	mov	fp, r1
 800afa2:	f034 040f 	bics.w	r4, r4, #15
 800afa6:	d073      	beq.n	800b090 <_strtod_l+0x518>
 800afa8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800afac:	dd49      	ble.n	800b042 <_strtod_l+0x4ca>
 800afae:	2400      	movs	r4, #0
 800afb0:	46a0      	mov	r8, r4
 800afb2:	46a1      	mov	r9, r4
 800afb4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800afb6:	2322      	movs	r3, #34	@ 0x22
 800afb8:	f04f 0a00 	mov.w	sl, #0
 800afbc:	9a05      	ldr	r2, [sp, #20]
 800afbe:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800b0fc <_strtod_l+0x584>
 800afc2:	6013      	str	r3, [r2, #0]
 800afc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f43f ae0f 	beq.w	800abea <_strtod_l+0x72>
 800afcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afce:	9805      	ldr	r0, [sp, #20]
 800afd0:	f7ff f950 	bl	800a274 <_Bfree>
 800afd4:	4649      	mov	r1, r9
 800afd6:	9805      	ldr	r0, [sp, #20]
 800afd8:	f7ff f94c 	bl	800a274 <_Bfree>
 800afdc:	4641      	mov	r1, r8
 800afde:	9805      	ldr	r0, [sp, #20]
 800afe0:	f7ff f948 	bl	800a274 <_Bfree>
 800afe4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afe6:	9805      	ldr	r0, [sp, #20]
 800afe8:	f7ff f944 	bl	800a274 <_Bfree>
 800afec:	4621      	mov	r1, r4
 800afee:	9805      	ldr	r0, [sp, #20]
 800aff0:	f7ff f940 	bl	800a274 <_Bfree>
 800aff4:	e5f9      	b.n	800abea <_strtod_l+0x72>
 800aff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aff8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800affc:	4293      	cmp	r3, r2
 800affe:	dbbc      	blt.n	800af7a <_strtod_l+0x402>
 800b000:	4c40      	ldr	r4, [pc, #256]	@ (800b104 <_strtod_l+0x58c>)
 800b002:	f1c5 050f 	rsb	r5, r5, #15
 800b006:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b00a:	4652      	mov	r2, sl
 800b00c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b010:	465b      	mov	r3, fp
 800b012:	f7f5 fa9d 	bl	8000550 <__aeabi_dmul>
 800b016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b018:	1b5d      	subs	r5, r3, r5
 800b01a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b01e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b022:	e791      	b.n	800af48 <_strtod_l+0x3d0>
 800b024:	3316      	adds	r3, #22
 800b026:	dba8      	blt.n	800af7a <_strtod_l+0x402>
 800b028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b02a:	4650      	mov	r0, sl
 800b02c:	eba3 0808 	sub.w	r8, r3, r8
 800b030:	4b34      	ldr	r3, [pc, #208]	@ (800b104 <_strtod_l+0x58c>)
 800b032:	4659      	mov	r1, fp
 800b034:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b038:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b03c:	f7f5 fbb2 	bl	80007a4 <__aeabi_ddiv>
 800b040:	e75d      	b.n	800aefe <_strtod_l+0x386>
 800b042:	2300      	movs	r3, #0
 800b044:	4650      	mov	r0, sl
 800b046:	4659      	mov	r1, fp
 800b048:	461e      	mov	r6, r3
 800b04a:	4f2f      	ldr	r7, [pc, #188]	@ (800b108 <_strtod_l+0x590>)
 800b04c:	1124      	asrs	r4, r4, #4
 800b04e:	2c01      	cmp	r4, #1
 800b050:	dc21      	bgt.n	800b096 <_strtod_l+0x51e>
 800b052:	b10b      	cbz	r3, 800b058 <_strtod_l+0x4e0>
 800b054:	4682      	mov	sl, r0
 800b056:	468b      	mov	fp, r1
 800b058:	492b      	ldr	r1, [pc, #172]	@ (800b108 <_strtod_l+0x590>)
 800b05a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b05e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b062:	4652      	mov	r2, sl
 800b064:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b068:	465b      	mov	r3, fp
 800b06a:	f7f5 fa71 	bl	8000550 <__aeabi_dmul>
 800b06e:	4b23      	ldr	r3, [pc, #140]	@ (800b0fc <_strtod_l+0x584>)
 800b070:	460a      	mov	r2, r1
 800b072:	400b      	ands	r3, r1
 800b074:	4925      	ldr	r1, [pc, #148]	@ (800b10c <_strtod_l+0x594>)
 800b076:	4682      	mov	sl, r0
 800b078:	428b      	cmp	r3, r1
 800b07a:	d898      	bhi.n	800afae <_strtod_l+0x436>
 800b07c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b080:	428b      	cmp	r3, r1
 800b082:	bf86      	itte	hi
 800b084:	f04f 3aff 	movhi.w	sl, #4294967295
 800b088:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800b110 <_strtod_l+0x598>
 800b08c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b090:	2300      	movs	r3, #0
 800b092:	9308      	str	r3, [sp, #32]
 800b094:	e076      	b.n	800b184 <_strtod_l+0x60c>
 800b096:	07e2      	lsls	r2, r4, #31
 800b098:	d504      	bpl.n	800b0a4 <_strtod_l+0x52c>
 800b09a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b09e:	f7f5 fa57 	bl	8000550 <__aeabi_dmul>
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	3601      	adds	r6, #1
 800b0a6:	1064      	asrs	r4, r4, #1
 800b0a8:	3708      	adds	r7, #8
 800b0aa:	e7d0      	b.n	800b04e <_strtod_l+0x4d6>
 800b0ac:	d0f0      	beq.n	800b090 <_strtod_l+0x518>
 800b0ae:	4264      	negs	r4, r4
 800b0b0:	f014 020f 	ands.w	r2, r4, #15
 800b0b4:	d00a      	beq.n	800b0cc <_strtod_l+0x554>
 800b0b6:	4b13      	ldr	r3, [pc, #76]	@ (800b104 <_strtod_l+0x58c>)
 800b0b8:	4650      	mov	r0, sl
 800b0ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0be:	4659      	mov	r1, fp
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 fb6e 	bl	80007a4 <__aeabi_ddiv>
 800b0c8:	4682      	mov	sl, r0
 800b0ca:	468b      	mov	fp, r1
 800b0cc:	1124      	asrs	r4, r4, #4
 800b0ce:	d0df      	beq.n	800b090 <_strtod_l+0x518>
 800b0d0:	2c1f      	cmp	r4, #31
 800b0d2:	dd1f      	ble.n	800b114 <_strtod_l+0x59c>
 800b0d4:	2400      	movs	r4, #0
 800b0d6:	46a0      	mov	r8, r4
 800b0d8:	46a1      	mov	r9, r4
 800b0da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0dc:	2322      	movs	r3, #34	@ 0x22
 800b0de:	9a05      	ldr	r2, [sp, #20]
 800b0e0:	f04f 0a00 	mov.w	sl, #0
 800b0e4:	f04f 0b00 	mov.w	fp, #0
 800b0e8:	6013      	str	r3, [r2, #0]
 800b0ea:	e76b      	b.n	800afc4 <_strtod_l+0x44c>
 800b0ec:	0800c9d5 	.word	0x0800c9d5
 800b0f0:	0800cca0 	.word	0x0800cca0
 800b0f4:	0800c9cd 	.word	0x0800c9cd
 800b0f8:	0800ca04 	.word	0x0800ca04
 800b0fc:	7ff00000 	.word	0x7ff00000
 800b100:	0800cb3d 	.word	0x0800cb3d
 800b104:	0800cbd8 	.word	0x0800cbd8
 800b108:	0800cbb0 	.word	0x0800cbb0
 800b10c:	7ca00000 	.word	0x7ca00000
 800b110:	7fefffff 	.word	0x7fefffff
 800b114:	f014 0310 	ands.w	r3, r4, #16
 800b118:	bf18      	it	ne
 800b11a:	236a      	movne	r3, #106	@ 0x6a
 800b11c:	4650      	mov	r0, sl
 800b11e:	9308      	str	r3, [sp, #32]
 800b120:	4659      	mov	r1, fp
 800b122:	2300      	movs	r3, #0
 800b124:	4e77      	ldr	r6, [pc, #476]	@ (800b304 <_strtod_l+0x78c>)
 800b126:	07e7      	lsls	r7, r4, #31
 800b128:	d504      	bpl.n	800b134 <_strtod_l+0x5bc>
 800b12a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b12e:	f7f5 fa0f 	bl	8000550 <__aeabi_dmul>
 800b132:	2301      	movs	r3, #1
 800b134:	1064      	asrs	r4, r4, #1
 800b136:	f106 0608 	add.w	r6, r6, #8
 800b13a:	d1f4      	bne.n	800b126 <_strtod_l+0x5ae>
 800b13c:	b10b      	cbz	r3, 800b142 <_strtod_l+0x5ca>
 800b13e:	4682      	mov	sl, r0
 800b140:	468b      	mov	fp, r1
 800b142:	9b08      	ldr	r3, [sp, #32]
 800b144:	b1b3      	cbz	r3, 800b174 <_strtod_l+0x5fc>
 800b146:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b14a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b14e:	2b00      	cmp	r3, #0
 800b150:	4659      	mov	r1, fp
 800b152:	dd0f      	ble.n	800b174 <_strtod_l+0x5fc>
 800b154:	2b1f      	cmp	r3, #31
 800b156:	dd58      	ble.n	800b20a <_strtod_l+0x692>
 800b158:	2b34      	cmp	r3, #52	@ 0x34
 800b15a:	bfd8      	it	le
 800b15c:	f04f 33ff 	movle.w	r3, #4294967295
 800b160:	f04f 0a00 	mov.w	sl, #0
 800b164:	bfcf      	iteee	gt
 800b166:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b16a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b16e:	4093      	lslle	r3, r2
 800b170:	ea03 0b01 	andle.w	fp, r3, r1
 800b174:	2200      	movs	r2, #0
 800b176:	2300      	movs	r3, #0
 800b178:	4650      	mov	r0, sl
 800b17a:	4659      	mov	r1, fp
 800b17c:	f7f5 fc50 	bl	8000a20 <__aeabi_dcmpeq>
 800b180:	2800      	cmp	r0, #0
 800b182:	d1a7      	bne.n	800b0d4 <_strtod_l+0x55c>
 800b184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b186:	464a      	mov	r2, r9
 800b188:	9300      	str	r3, [sp, #0]
 800b18a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b18c:	462b      	mov	r3, r5
 800b18e:	9805      	ldr	r0, [sp, #20]
 800b190:	f7ff f8d8 	bl	800a344 <__s2b>
 800b194:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b196:	2800      	cmp	r0, #0
 800b198:	f43f af09 	beq.w	800afae <_strtod_l+0x436>
 800b19c:	2400      	movs	r4, #0
 800b19e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1a2:	2a00      	cmp	r2, #0
 800b1a4:	eba3 0308 	sub.w	r3, r3, r8
 800b1a8:	bfa8      	it	ge
 800b1aa:	2300      	movge	r3, #0
 800b1ac:	46a0      	mov	r8, r4
 800b1ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800b1b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b1b4:	9316      	str	r3, [sp, #88]	@ 0x58
 800b1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b8:	9805      	ldr	r0, [sp, #20]
 800b1ba:	6859      	ldr	r1, [r3, #4]
 800b1bc:	f7ff f81a 	bl	800a1f4 <_Balloc>
 800b1c0:	4681      	mov	r9, r0
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	f43f aef7 	beq.w	800afb6 <_strtod_l+0x43e>
 800b1c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1ca:	300c      	adds	r0, #12
 800b1cc:	691a      	ldr	r2, [r3, #16]
 800b1ce:	f103 010c 	add.w	r1, r3, #12
 800b1d2:	3202      	adds	r2, #2
 800b1d4:	0092      	lsls	r2, r2, #2
 800b1d6:	f7fe f89e 	bl	8009316 <memcpy>
 800b1da:	ab1c      	add	r3, sp, #112	@ 0x70
 800b1dc:	9301      	str	r3, [sp, #4]
 800b1de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	4652      	mov	r2, sl
 800b1e4:	465b      	mov	r3, fp
 800b1e6:	9805      	ldr	r0, [sp, #20]
 800b1e8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b1ec:	f7ff fbd6 	bl	800a99c <__d2b>
 800b1f0:	901a      	str	r0, [sp, #104]	@ 0x68
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	f43f aedf 	beq.w	800afb6 <_strtod_l+0x43e>
 800b1f8:	2101      	movs	r1, #1
 800b1fa:	9805      	ldr	r0, [sp, #20]
 800b1fc:	f7ff f938 	bl	800a470 <__i2b>
 800b200:	4680      	mov	r8, r0
 800b202:	b948      	cbnz	r0, 800b218 <_strtod_l+0x6a0>
 800b204:	f04f 0800 	mov.w	r8, #0
 800b208:	e6d5      	b.n	800afb6 <_strtod_l+0x43e>
 800b20a:	f04f 32ff 	mov.w	r2, #4294967295
 800b20e:	fa02 f303 	lsl.w	r3, r2, r3
 800b212:	ea03 0a0a 	and.w	sl, r3, sl
 800b216:	e7ad      	b.n	800b174 <_strtod_l+0x5fc>
 800b218:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b21a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b21c:	2d00      	cmp	r5, #0
 800b21e:	bfab      	itete	ge
 800b220:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b222:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b224:	18ef      	addge	r7, r5, r3
 800b226:	1b5e      	sublt	r6, r3, r5
 800b228:	9b08      	ldr	r3, [sp, #32]
 800b22a:	bfa8      	it	ge
 800b22c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b22e:	eba5 0503 	sub.w	r5, r5, r3
 800b232:	4415      	add	r5, r2
 800b234:	4b34      	ldr	r3, [pc, #208]	@ (800b308 <_strtod_l+0x790>)
 800b236:	f105 35ff 	add.w	r5, r5, #4294967295
 800b23a:	bfb8      	it	lt
 800b23c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b23e:	429d      	cmp	r5, r3
 800b240:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b244:	da50      	bge.n	800b2e8 <_strtod_l+0x770>
 800b246:	1b5b      	subs	r3, r3, r5
 800b248:	2b1f      	cmp	r3, #31
 800b24a:	f04f 0101 	mov.w	r1, #1
 800b24e:	eba2 0203 	sub.w	r2, r2, r3
 800b252:	dc3d      	bgt.n	800b2d0 <_strtod_l+0x758>
 800b254:	fa01 f303 	lsl.w	r3, r1, r3
 800b258:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b25a:	2300      	movs	r3, #0
 800b25c:	9310      	str	r3, [sp, #64]	@ 0x40
 800b25e:	18bd      	adds	r5, r7, r2
 800b260:	9b08      	ldr	r3, [sp, #32]
 800b262:	42af      	cmp	r7, r5
 800b264:	4416      	add	r6, r2
 800b266:	441e      	add	r6, r3
 800b268:	463b      	mov	r3, r7
 800b26a:	bfa8      	it	ge
 800b26c:	462b      	movge	r3, r5
 800b26e:	42b3      	cmp	r3, r6
 800b270:	bfa8      	it	ge
 800b272:	4633      	movge	r3, r6
 800b274:	2b00      	cmp	r3, #0
 800b276:	bfc2      	ittt	gt
 800b278:	1aed      	subgt	r5, r5, r3
 800b27a:	1af6      	subgt	r6, r6, r3
 800b27c:	1aff      	subgt	r7, r7, r3
 800b27e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b280:	2b00      	cmp	r3, #0
 800b282:	dd16      	ble.n	800b2b2 <_strtod_l+0x73a>
 800b284:	4641      	mov	r1, r8
 800b286:	461a      	mov	r2, r3
 800b288:	9805      	ldr	r0, [sp, #20]
 800b28a:	f7ff f9a9 	bl	800a5e0 <__pow5mult>
 800b28e:	4680      	mov	r8, r0
 800b290:	2800      	cmp	r0, #0
 800b292:	d0b7      	beq.n	800b204 <_strtod_l+0x68c>
 800b294:	4601      	mov	r1, r0
 800b296:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b298:	9805      	ldr	r0, [sp, #20]
 800b29a:	f7ff f8ff 	bl	800a49c <__multiply>
 800b29e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	f43f ae88 	beq.w	800afb6 <_strtod_l+0x43e>
 800b2a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2a8:	9805      	ldr	r0, [sp, #20]
 800b2aa:	f7fe ffe3 	bl	800a274 <_Bfree>
 800b2ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2b2:	2d00      	cmp	r5, #0
 800b2b4:	dc1d      	bgt.n	800b2f2 <_strtod_l+0x77a>
 800b2b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	dd27      	ble.n	800b30c <_strtod_l+0x794>
 800b2bc:	4649      	mov	r1, r9
 800b2be:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b2c0:	9805      	ldr	r0, [sp, #20]
 800b2c2:	f7ff f98d 	bl	800a5e0 <__pow5mult>
 800b2c6:	4681      	mov	r9, r0
 800b2c8:	bb00      	cbnz	r0, 800b30c <_strtod_l+0x794>
 800b2ca:	f04f 0900 	mov.w	r9, #0
 800b2ce:	e672      	b.n	800afb6 <_strtod_l+0x43e>
 800b2d0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b2d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b2d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b2dc:	35e2      	adds	r5, #226	@ 0xe2
 800b2de:	fa01 f305 	lsl.w	r3, r1, r5
 800b2e2:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2e4:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b2e6:	e7ba      	b.n	800b25e <_strtod_l+0x6e6>
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2f0:	e7b5      	b.n	800b25e <_strtod_l+0x6e6>
 800b2f2:	462a      	mov	r2, r5
 800b2f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2f6:	9805      	ldr	r0, [sp, #20]
 800b2f8:	f7ff f9cc 	bl	800a694 <__lshift>
 800b2fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d1d9      	bne.n	800b2b6 <_strtod_l+0x73e>
 800b302:	e658      	b.n	800afb6 <_strtod_l+0x43e>
 800b304:	0800ccc8 	.word	0x0800ccc8
 800b308:	fffffc02 	.word	0xfffffc02
 800b30c:	2e00      	cmp	r6, #0
 800b30e:	dd07      	ble.n	800b320 <_strtod_l+0x7a8>
 800b310:	4649      	mov	r1, r9
 800b312:	4632      	mov	r2, r6
 800b314:	9805      	ldr	r0, [sp, #20]
 800b316:	f7ff f9bd 	bl	800a694 <__lshift>
 800b31a:	4681      	mov	r9, r0
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d0d4      	beq.n	800b2ca <_strtod_l+0x752>
 800b320:	2f00      	cmp	r7, #0
 800b322:	dd08      	ble.n	800b336 <_strtod_l+0x7be>
 800b324:	4641      	mov	r1, r8
 800b326:	463a      	mov	r2, r7
 800b328:	9805      	ldr	r0, [sp, #20]
 800b32a:	f7ff f9b3 	bl	800a694 <__lshift>
 800b32e:	4680      	mov	r8, r0
 800b330:	2800      	cmp	r0, #0
 800b332:	f43f ae40 	beq.w	800afb6 <_strtod_l+0x43e>
 800b336:	464a      	mov	r2, r9
 800b338:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b33a:	9805      	ldr	r0, [sp, #20]
 800b33c:	f7ff fa32 	bl	800a7a4 <__mdiff>
 800b340:	4604      	mov	r4, r0
 800b342:	2800      	cmp	r0, #0
 800b344:	f43f ae37 	beq.w	800afb6 <_strtod_l+0x43e>
 800b348:	68c3      	ldr	r3, [r0, #12]
 800b34a:	4641      	mov	r1, r8
 800b34c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b34e:	2300      	movs	r3, #0
 800b350:	60c3      	str	r3, [r0, #12]
 800b352:	f7ff fa0b 	bl	800a76c <__mcmp>
 800b356:	2800      	cmp	r0, #0
 800b358:	da3d      	bge.n	800b3d6 <_strtod_l+0x85e>
 800b35a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b35c:	ea53 030a 	orrs.w	r3, r3, sl
 800b360:	d163      	bne.n	800b42a <_strtod_l+0x8b2>
 800b362:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b366:	2b00      	cmp	r3, #0
 800b368:	d15f      	bne.n	800b42a <_strtod_l+0x8b2>
 800b36a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b36e:	0d1b      	lsrs	r3, r3, #20
 800b370:	051b      	lsls	r3, r3, #20
 800b372:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b376:	d958      	bls.n	800b42a <_strtod_l+0x8b2>
 800b378:	6963      	ldr	r3, [r4, #20]
 800b37a:	b913      	cbnz	r3, 800b382 <_strtod_l+0x80a>
 800b37c:	6923      	ldr	r3, [r4, #16]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	dd53      	ble.n	800b42a <_strtod_l+0x8b2>
 800b382:	4621      	mov	r1, r4
 800b384:	2201      	movs	r2, #1
 800b386:	9805      	ldr	r0, [sp, #20]
 800b388:	f7ff f984 	bl	800a694 <__lshift>
 800b38c:	4641      	mov	r1, r8
 800b38e:	4604      	mov	r4, r0
 800b390:	f7ff f9ec 	bl	800a76c <__mcmp>
 800b394:	2800      	cmp	r0, #0
 800b396:	dd48      	ble.n	800b42a <_strtod_l+0x8b2>
 800b398:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b39c:	9a08      	ldr	r2, [sp, #32]
 800b39e:	0d1b      	lsrs	r3, r3, #20
 800b3a0:	051b      	lsls	r3, r3, #20
 800b3a2:	2a00      	cmp	r2, #0
 800b3a4:	d062      	beq.n	800b46c <_strtod_l+0x8f4>
 800b3a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b3aa:	d85f      	bhi.n	800b46c <_strtod_l+0x8f4>
 800b3ac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b3b0:	f67f ae94 	bls.w	800b0dc <_strtod_l+0x564>
 800b3b4:	4650      	mov	r0, sl
 800b3b6:	4659      	mov	r1, fp
 800b3b8:	4ba3      	ldr	r3, [pc, #652]	@ (800b648 <_strtod_l+0xad0>)
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f7f5 f8c8 	bl	8000550 <__aeabi_dmul>
 800b3c0:	4ba2      	ldr	r3, [pc, #648]	@ (800b64c <_strtod_l+0xad4>)
 800b3c2:	4682      	mov	sl, r0
 800b3c4:	400b      	ands	r3, r1
 800b3c6:	468b      	mov	fp, r1
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f47f adff 	bne.w	800afcc <_strtod_l+0x454>
 800b3ce:	2322      	movs	r3, #34	@ 0x22
 800b3d0:	9a05      	ldr	r2, [sp, #20]
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	e5fa      	b.n	800afcc <_strtod_l+0x454>
 800b3d6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b3da:	d165      	bne.n	800b4a8 <_strtod_l+0x930>
 800b3dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b3de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b3e2:	b35a      	cbz	r2, 800b43c <_strtod_l+0x8c4>
 800b3e4:	4a9a      	ldr	r2, [pc, #616]	@ (800b650 <_strtod_l+0xad8>)
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	d12b      	bne.n	800b442 <_strtod_l+0x8ca>
 800b3ea:	9b08      	ldr	r3, [sp, #32]
 800b3ec:	4651      	mov	r1, sl
 800b3ee:	b303      	cbz	r3, 800b432 <_strtod_l+0x8ba>
 800b3f0:	465a      	mov	r2, fp
 800b3f2:	4b96      	ldr	r3, [pc, #600]	@ (800b64c <_strtod_l+0xad4>)
 800b3f4:	4013      	ands	r3, r2
 800b3f6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b3fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b3fe:	d81b      	bhi.n	800b438 <_strtod_l+0x8c0>
 800b400:	0d1b      	lsrs	r3, r3, #20
 800b402:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b406:	fa02 f303 	lsl.w	r3, r2, r3
 800b40a:	4299      	cmp	r1, r3
 800b40c:	d119      	bne.n	800b442 <_strtod_l+0x8ca>
 800b40e:	4b91      	ldr	r3, [pc, #580]	@ (800b654 <_strtod_l+0xadc>)
 800b410:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b412:	429a      	cmp	r2, r3
 800b414:	d102      	bne.n	800b41c <_strtod_l+0x8a4>
 800b416:	3101      	adds	r1, #1
 800b418:	f43f adcd 	beq.w	800afb6 <_strtod_l+0x43e>
 800b41c:	f04f 0a00 	mov.w	sl, #0
 800b420:	4b8a      	ldr	r3, [pc, #552]	@ (800b64c <_strtod_l+0xad4>)
 800b422:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b424:	401a      	ands	r2, r3
 800b426:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b42a:	9b08      	ldr	r3, [sp, #32]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1c1      	bne.n	800b3b4 <_strtod_l+0x83c>
 800b430:	e5cc      	b.n	800afcc <_strtod_l+0x454>
 800b432:	f04f 33ff 	mov.w	r3, #4294967295
 800b436:	e7e8      	b.n	800b40a <_strtod_l+0x892>
 800b438:	4613      	mov	r3, r2
 800b43a:	e7e6      	b.n	800b40a <_strtod_l+0x892>
 800b43c:	ea53 030a 	orrs.w	r3, r3, sl
 800b440:	d0aa      	beq.n	800b398 <_strtod_l+0x820>
 800b442:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b444:	b1db      	cbz	r3, 800b47e <_strtod_l+0x906>
 800b446:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b448:	4213      	tst	r3, r2
 800b44a:	d0ee      	beq.n	800b42a <_strtod_l+0x8b2>
 800b44c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b44e:	4650      	mov	r0, sl
 800b450:	4659      	mov	r1, fp
 800b452:	9a08      	ldr	r2, [sp, #32]
 800b454:	b1bb      	cbz	r3, 800b486 <_strtod_l+0x90e>
 800b456:	f7ff fb6d 	bl	800ab34 <sulp>
 800b45a:	4602      	mov	r2, r0
 800b45c:	460b      	mov	r3, r1
 800b45e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b462:	f7f4 febf 	bl	80001e4 <__adddf3>
 800b466:	4682      	mov	sl, r0
 800b468:	468b      	mov	fp, r1
 800b46a:	e7de      	b.n	800b42a <_strtod_l+0x8b2>
 800b46c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b470:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b474:	f04f 3aff 	mov.w	sl, #4294967295
 800b478:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b47c:	e7d5      	b.n	800b42a <_strtod_l+0x8b2>
 800b47e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b480:	ea13 0f0a 	tst.w	r3, sl
 800b484:	e7e1      	b.n	800b44a <_strtod_l+0x8d2>
 800b486:	f7ff fb55 	bl	800ab34 <sulp>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b492:	f7f4 fea5 	bl	80001e0 <__aeabi_dsub>
 800b496:	2200      	movs	r2, #0
 800b498:	2300      	movs	r3, #0
 800b49a:	4682      	mov	sl, r0
 800b49c:	468b      	mov	fp, r1
 800b49e:	f7f5 fabf 	bl	8000a20 <__aeabi_dcmpeq>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d0c1      	beq.n	800b42a <_strtod_l+0x8b2>
 800b4a6:	e619      	b.n	800b0dc <_strtod_l+0x564>
 800b4a8:	4641      	mov	r1, r8
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	f7ff face 	bl	800aa4c <__ratio>
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b4b6:	4606      	mov	r6, r0
 800b4b8:	460f      	mov	r7, r1
 800b4ba:	f7f5 fac5 	bl	8000a48 <__aeabi_dcmple>
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	d06d      	beq.n	800b59e <_strtod_l+0xa26>
 800b4c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d178      	bne.n	800b5ba <_strtod_l+0xa42>
 800b4c8:	f1ba 0f00 	cmp.w	sl, #0
 800b4cc:	d156      	bne.n	800b57c <_strtod_l+0xa04>
 800b4ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d158      	bne.n	800b58a <_strtod_l+0xa12>
 800b4d8:	2200      	movs	r2, #0
 800b4da:	4630      	mov	r0, r6
 800b4dc:	4639      	mov	r1, r7
 800b4de:	4b5e      	ldr	r3, [pc, #376]	@ (800b658 <_strtod_l+0xae0>)
 800b4e0:	f7f5 faa8 	bl	8000a34 <__aeabi_dcmplt>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	d157      	bne.n	800b598 <_strtod_l+0xa20>
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	4639      	mov	r1, r7
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	4b5b      	ldr	r3, [pc, #364]	@ (800b65c <_strtod_l+0xae4>)
 800b4f0:	f7f5 f82e 	bl	8000550 <__aeabi_dmul>
 800b4f4:	4606      	mov	r6, r0
 800b4f6:	460f      	mov	r7, r1
 800b4f8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b4fc:	9606      	str	r6, [sp, #24]
 800b4fe:	9307      	str	r3, [sp, #28]
 800b500:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b504:	4d51      	ldr	r5, [pc, #324]	@ (800b64c <_strtod_l+0xad4>)
 800b506:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b50a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b50c:	401d      	ands	r5, r3
 800b50e:	4b54      	ldr	r3, [pc, #336]	@ (800b660 <_strtod_l+0xae8>)
 800b510:	429d      	cmp	r5, r3
 800b512:	f040 80ab 	bne.w	800b66c <_strtod_l+0xaf4>
 800b516:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b518:	4650      	mov	r0, sl
 800b51a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b51e:	4659      	mov	r1, fp
 800b520:	f7ff f9d4 	bl	800a8cc <__ulp>
 800b524:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b528:	f7f5 f812 	bl	8000550 <__aeabi_dmul>
 800b52c:	4652      	mov	r2, sl
 800b52e:	465b      	mov	r3, fp
 800b530:	f7f4 fe58 	bl	80001e4 <__adddf3>
 800b534:	460b      	mov	r3, r1
 800b536:	4945      	ldr	r1, [pc, #276]	@ (800b64c <_strtod_l+0xad4>)
 800b538:	4a4a      	ldr	r2, [pc, #296]	@ (800b664 <_strtod_l+0xaec>)
 800b53a:	4019      	ands	r1, r3
 800b53c:	4291      	cmp	r1, r2
 800b53e:	4682      	mov	sl, r0
 800b540:	d942      	bls.n	800b5c8 <_strtod_l+0xa50>
 800b542:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b544:	4b43      	ldr	r3, [pc, #268]	@ (800b654 <_strtod_l+0xadc>)
 800b546:	429a      	cmp	r2, r3
 800b548:	d103      	bne.n	800b552 <_strtod_l+0x9da>
 800b54a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b54c:	3301      	adds	r3, #1
 800b54e:	f43f ad32 	beq.w	800afb6 <_strtod_l+0x43e>
 800b552:	f04f 3aff 	mov.w	sl, #4294967295
 800b556:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800b654 <_strtod_l+0xadc>
 800b55a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b55c:	9805      	ldr	r0, [sp, #20]
 800b55e:	f7fe fe89 	bl	800a274 <_Bfree>
 800b562:	4649      	mov	r1, r9
 800b564:	9805      	ldr	r0, [sp, #20]
 800b566:	f7fe fe85 	bl	800a274 <_Bfree>
 800b56a:	4641      	mov	r1, r8
 800b56c:	9805      	ldr	r0, [sp, #20]
 800b56e:	f7fe fe81 	bl	800a274 <_Bfree>
 800b572:	4621      	mov	r1, r4
 800b574:	9805      	ldr	r0, [sp, #20]
 800b576:	f7fe fe7d 	bl	800a274 <_Bfree>
 800b57a:	e61c      	b.n	800b1b6 <_strtod_l+0x63e>
 800b57c:	f1ba 0f01 	cmp.w	sl, #1
 800b580:	d103      	bne.n	800b58a <_strtod_l+0xa12>
 800b582:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b584:	2b00      	cmp	r3, #0
 800b586:	f43f ada9 	beq.w	800b0dc <_strtod_l+0x564>
 800b58a:	2200      	movs	r2, #0
 800b58c:	4b36      	ldr	r3, [pc, #216]	@ (800b668 <_strtod_l+0xaf0>)
 800b58e:	2600      	movs	r6, #0
 800b590:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b594:	4f30      	ldr	r7, [pc, #192]	@ (800b658 <_strtod_l+0xae0>)
 800b596:	e7b3      	b.n	800b500 <_strtod_l+0x988>
 800b598:	2600      	movs	r6, #0
 800b59a:	4f30      	ldr	r7, [pc, #192]	@ (800b65c <_strtod_l+0xae4>)
 800b59c:	e7ac      	b.n	800b4f8 <_strtod_l+0x980>
 800b59e:	4630      	mov	r0, r6
 800b5a0:	4639      	mov	r1, r7
 800b5a2:	4b2e      	ldr	r3, [pc, #184]	@ (800b65c <_strtod_l+0xae4>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	f7f4 ffd3 	bl	8000550 <__aeabi_dmul>
 800b5aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5ac:	4606      	mov	r6, r0
 800b5ae:	460f      	mov	r7, r1
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d0a1      	beq.n	800b4f8 <_strtod_l+0x980>
 800b5b4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b5b8:	e7a2      	b.n	800b500 <_strtod_l+0x988>
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	4b26      	ldr	r3, [pc, #152]	@ (800b658 <_strtod_l+0xae0>)
 800b5be:	4616      	mov	r6, r2
 800b5c0:	461f      	mov	r7, r3
 800b5c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b5c6:	e79b      	b.n	800b500 <_strtod_l+0x988>
 800b5c8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b5cc:	9b08      	ldr	r3, [sp, #32]
 800b5ce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1c1      	bne.n	800b55a <_strtod_l+0x9e2>
 800b5d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b5da:	0d1b      	lsrs	r3, r3, #20
 800b5dc:	051b      	lsls	r3, r3, #20
 800b5de:	429d      	cmp	r5, r3
 800b5e0:	d1bb      	bne.n	800b55a <_strtod_l+0x9e2>
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	4639      	mov	r1, r7
 800b5e6:	f7f5 fb63 	bl	8000cb0 <__aeabi_d2lz>
 800b5ea:	f7f4 ff83 	bl	80004f4 <__aeabi_l2d>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	4630      	mov	r0, r6
 800b5f4:	4639      	mov	r1, r7
 800b5f6:	f7f4 fdf3 	bl	80001e0 <__aeabi_dsub>
 800b5fa:	460b      	mov	r3, r1
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b602:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b606:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b608:	ea46 060a 	orr.w	r6, r6, sl
 800b60c:	431e      	orrs	r6, r3
 800b60e:	d06a      	beq.n	800b6e6 <_strtod_l+0xb6e>
 800b610:	a309      	add	r3, pc, #36	@ (adr r3, 800b638 <_strtod_l+0xac0>)
 800b612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b616:	f7f5 fa0d 	bl	8000a34 <__aeabi_dcmplt>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	f47f acd6 	bne.w	800afcc <_strtod_l+0x454>
 800b620:	a307      	add	r3, pc, #28	@ (adr r3, 800b640 <_strtod_l+0xac8>)
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b62a:	f7f5 fa21 	bl	8000a70 <__aeabi_dcmpgt>
 800b62e:	2800      	cmp	r0, #0
 800b630:	d093      	beq.n	800b55a <_strtod_l+0x9e2>
 800b632:	e4cb      	b.n	800afcc <_strtod_l+0x454>
 800b634:	f3af 8000 	nop.w
 800b638:	94a03595 	.word	0x94a03595
 800b63c:	3fdfffff 	.word	0x3fdfffff
 800b640:	35afe535 	.word	0x35afe535
 800b644:	3fe00000 	.word	0x3fe00000
 800b648:	39500000 	.word	0x39500000
 800b64c:	7ff00000 	.word	0x7ff00000
 800b650:	000fffff 	.word	0x000fffff
 800b654:	7fefffff 	.word	0x7fefffff
 800b658:	3ff00000 	.word	0x3ff00000
 800b65c:	3fe00000 	.word	0x3fe00000
 800b660:	7fe00000 	.word	0x7fe00000
 800b664:	7c9fffff 	.word	0x7c9fffff
 800b668:	bff00000 	.word	0xbff00000
 800b66c:	9b08      	ldr	r3, [sp, #32]
 800b66e:	b323      	cbz	r3, 800b6ba <_strtod_l+0xb42>
 800b670:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b674:	d821      	bhi.n	800b6ba <_strtod_l+0xb42>
 800b676:	a328      	add	r3, pc, #160	@ (adr r3, 800b718 <_strtod_l+0xba0>)
 800b678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67c:	4630      	mov	r0, r6
 800b67e:	4639      	mov	r1, r7
 800b680:	f7f5 f9e2 	bl	8000a48 <__aeabi_dcmple>
 800b684:	b1a0      	cbz	r0, 800b6b0 <_strtod_l+0xb38>
 800b686:	4639      	mov	r1, r7
 800b688:	4630      	mov	r0, r6
 800b68a:	f7f5 fa39 	bl	8000b00 <__aeabi_d2uiz>
 800b68e:	2801      	cmp	r0, #1
 800b690:	bf38      	it	cc
 800b692:	2001      	movcc	r0, #1
 800b694:	f7f4 fee2 	bl	800045c <__aeabi_ui2d>
 800b698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b69a:	4606      	mov	r6, r0
 800b69c:	460f      	mov	r7, r1
 800b69e:	b9fb      	cbnz	r3, 800b6e0 <_strtod_l+0xb68>
 800b6a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b6a4:	9014      	str	r0, [sp, #80]	@ 0x50
 800b6a6:	9315      	str	r3, [sp, #84]	@ 0x54
 800b6a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b6ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b6b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b6b6:	1b5b      	subs	r3, r3, r5
 800b6b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b6ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b6c2:	f7ff f903 	bl	800a8cc <__ulp>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	4650      	mov	r0, sl
 800b6cc:	4659      	mov	r1, fp
 800b6ce:	f7f4 ff3f 	bl	8000550 <__aeabi_dmul>
 800b6d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b6d6:	f7f4 fd85 	bl	80001e4 <__adddf3>
 800b6da:	4682      	mov	sl, r0
 800b6dc:	468b      	mov	fp, r1
 800b6de:	e775      	b.n	800b5cc <_strtod_l+0xa54>
 800b6e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b6e4:	e7e0      	b.n	800b6a8 <_strtod_l+0xb30>
 800b6e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b720 <_strtod_l+0xba8>)
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	f7f5 f9a2 	bl	8000a34 <__aeabi_dcmplt>
 800b6f0:	e79d      	b.n	800b62e <_strtod_l+0xab6>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b6fa:	6013      	str	r3, [r2, #0]
 800b6fc:	f7ff ba79 	b.w	800abf2 <_strtod_l+0x7a>
 800b700:	2a65      	cmp	r2, #101	@ 0x65
 800b702:	f43f ab72 	beq.w	800adea <_strtod_l+0x272>
 800b706:	2a45      	cmp	r2, #69	@ 0x45
 800b708:	f43f ab6f 	beq.w	800adea <_strtod_l+0x272>
 800b70c:	2301      	movs	r3, #1
 800b70e:	f7ff bbaa 	b.w	800ae66 <_strtod_l+0x2ee>
 800b712:	bf00      	nop
 800b714:	f3af 8000 	nop.w
 800b718:	ffc00000 	.word	0xffc00000
 800b71c:	41dfffff 	.word	0x41dfffff
 800b720:	94a03595 	.word	0x94a03595
 800b724:	3fcfffff 	.word	0x3fcfffff

0800b728 <_strtod_r>:
 800b728:	4b01      	ldr	r3, [pc, #4]	@ (800b730 <_strtod_r+0x8>)
 800b72a:	f7ff ba25 	b.w	800ab78 <_strtod_l>
 800b72e:	bf00      	nop
 800b730:	2000009c 	.word	0x2000009c

0800b734 <_strtol_l.isra.0>:
 800b734:	2b24      	cmp	r3, #36	@ 0x24
 800b736:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b73a:	4686      	mov	lr, r0
 800b73c:	4690      	mov	r8, r2
 800b73e:	d801      	bhi.n	800b744 <_strtol_l.isra.0+0x10>
 800b740:	2b01      	cmp	r3, #1
 800b742:	d106      	bne.n	800b752 <_strtol_l.isra.0+0x1e>
 800b744:	f7fd fdac 	bl	80092a0 <__errno>
 800b748:	2316      	movs	r3, #22
 800b74a:	6003      	str	r3, [r0, #0]
 800b74c:	2000      	movs	r0, #0
 800b74e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b752:	460d      	mov	r5, r1
 800b754:	4833      	ldr	r0, [pc, #204]	@ (800b824 <_strtol_l.isra.0+0xf0>)
 800b756:	462a      	mov	r2, r5
 800b758:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b75c:	5d06      	ldrb	r6, [r0, r4]
 800b75e:	f016 0608 	ands.w	r6, r6, #8
 800b762:	d1f8      	bne.n	800b756 <_strtol_l.isra.0+0x22>
 800b764:	2c2d      	cmp	r4, #45	@ 0x2d
 800b766:	d110      	bne.n	800b78a <_strtol_l.isra.0+0x56>
 800b768:	2601      	movs	r6, #1
 800b76a:	782c      	ldrb	r4, [r5, #0]
 800b76c:	1c95      	adds	r5, r2, #2
 800b76e:	f033 0210 	bics.w	r2, r3, #16
 800b772:	d115      	bne.n	800b7a0 <_strtol_l.isra.0+0x6c>
 800b774:	2c30      	cmp	r4, #48	@ 0x30
 800b776:	d10d      	bne.n	800b794 <_strtol_l.isra.0+0x60>
 800b778:	782a      	ldrb	r2, [r5, #0]
 800b77a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b77e:	2a58      	cmp	r2, #88	@ 0x58
 800b780:	d108      	bne.n	800b794 <_strtol_l.isra.0+0x60>
 800b782:	786c      	ldrb	r4, [r5, #1]
 800b784:	3502      	adds	r5, #2
 800b786:	2310      	movs	r3, #16
 800b788:	e00a      	b.n	800b7a0 <_strtol_l.isra.0+0x6c>
 800b78a:	2c2b      	cmp	r4, #43	@ 0x2b
 800b78c:	bf04      	itt	eq
 800b78e:	782c      	ldrbeq	r4, [r5, #0]
 800b790:	1c95      	addeq	r5, r2, #2
 800b792:	e7ec      	b.n	800b76e <_strtol_l.isra.0+0x3a>
 800b794:	2b00      	cmp	r3, #0
 800b796:	d1f6      	bne.n	800b786 <_strtol_l.isra.0+0x52>
 800b798:	2c30      	cmp	r4, #48	@ 0x30
 800b79a:	bf14      	ite	ne
 800b79c:	230a      	movne	r3, #10
 800b79e:	2308      	moveq	r3, #8
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b7a6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b7aa:	fbbc f9f3 	udiv	r9, ip, r3
 800b7ae:	4610      	mov	r0, r2
 800b7b0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b7b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b7b8:	2f09      	cmp	r7, #9
 800b7ba:	d80f      	bhi.n	800b7dc <_strtol_l.isra.0+0xa8>
 800b7bc:	463c      	mov	r4, r7
 800b7be:	42a3      	cmp	r3, r4
 800b7c0:	dd1b      	ble.n	800b7fa <_strtol_l.isra.0+0xc6>
 800b7c2:	1c57      	adds	r7, r2, #1
 800b7c4:	d007      	beq.n	800b7d6 <_strtol_l.isra.0+0xa2>
 800b7c6:	4581      	cmp	r9, r0
 800b7c8:	d314      	bcc.n	800b7f4 <_strtol_l.isra.0+0xc0>
 800b7ca:	d101      	bne.n	800b7d0 <_strtol_l.isra.0+0x9c>
 800b7cc:	45a2      	cmp	sl, r4
 800b7ce:	db11      	blt.n	800b7f4 <_strtol_l.isra.0+0xc0>
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	fb00 4003 	mla	r0, r0, r3, r4
 800b7d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b7da:	e7eb      	b.n	800b7b4 <_strtol_l.isra.0+0x80>
 800b7dc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b7e0:	2f19      	cmp	r7, #25
 800b7e2:	d801      	bhi.n	800b7e8 <_strtol_l.isra.0+0xb4>
 800b7e4:	3c37      	subs	r4, #55	@ 0x37
 800b7e6:	e7ea      	b.n	800b7be <_strtol_l.isra.0+0x8a>
 800b7e8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b7ec:	2f19      	cmp	r7, #25
 800b7ee:	d804      	bhi.n	800b7fa <_strtol_l.isra.0+0xc6>
 800b7f0:	3c57      	subs	r4, #87	@ 0x57
 800b7f2:	e7e4      	b.n	800b7be <_strtol_l.isra.0+0x8a>
 800b7f4:	f04f 32ff 	mov.w	r2, #4294967295
 800b7f8:	e7ed      	b.n	800b7d6 <_strtol_l.isra.0+0xa2>
 800b7fa:	1c53      	adds	r3, r2, #1
 800b7fc:	d108      	bne.n	800b810 <_strtol_l.isra.0+0xdc>
 800b7fe:	2322      	movs	r3, #34	@ 0x22
 800b800:	4660      	mov	r0, ip
 800b802:	f8ce 3000 	str.w	r3, [lr]
 800b806:	f1b8 0f00 	cmp.w	r8, #0
 800b80a:	d0a0      	beq.n	800b74e <_strtol_l.isra.0+0x1a>
 800b80c:	1e69      	subs	r1, r5, #1
 800b80e:	e006      	b.n	800b81e <_strtol_l.isra.0+0xea>
 800b810:	b106      	cbz	r6, 800b814 <_strtol_l.isra.0+0xe0>
 800b812:	4240      	negs	r0, r0
 800b814:	f1b8 0f00 	cmp.w	r8, #0
 800b818:	d099      	beq.n	800b74e <_strtol_l.isra.0+0x1a>
 800b81a:	2a00      	cmp	r2, #0
 800b81c:	d1f6      	bne.n	800b80c <_strtol_l.isra.0+0xd8>
 800b81e:	f8c8 1000 	str.w	r1, [r8]
 800b822:	e794      	b.n	800b74e <_strtol_l.isra.0+0x1a>
 800b824:	0800ccf1 	.word	0x0800ccf1

0800b828 <_strtol_r>:
 800b828:	f7ff bf84 	b.w	800b734 <_strtol_l.isra.0>

0800b82c <__ssputs_r>:
 800b82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b830:	461f      	mov	r7, r3
 800b832:	688e      	ldr	r6, [r1, #8]
 800b834:	4682      	mov	sl, r0
 800b836:	42be      	cmp	r6, r7
 800b838:	460c      	mov	r4, r1
 800b83a:	4690      	mov	r8, r2
 800b83c:	680b      	ldr	r3, [r1, #0]
 800b83e:	d82d      	bhi.n	800b89c <__ssputs_r+0x70>
 800b840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b844:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b848:	d026      	beq.n	800b898 <__ssputs_r+0x6c>
 800b84a:	6965      	ldr	r5, [r4, #20]
 800b84c:	6909      	ldr	r1, [r1, #16]
 800b84e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b852:	eba3 0901 	sub.w	r9, r3, r1
 800b856:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b85a:	1c7b      	adds	r3, r7, #1
 800b85c:	444b      	add	r3, r9
 800b85e:	106d      	asrs	r5, r5, #1
 800b860:	429d      	cmp	r5, r3
 800b862:	bf38      	it	cc
 800b864:	461d      	movcc	r5, r3
 800b866:	0553      	lsls	r3, r2, #21
 800b868:	d527      	bpl.n	800b8ba <__ssputs_r+0x8e>
 800b86a:	4629      	mov	r1, r5
 800b86c:	f7fe fc36 	bl	800a0dc <_malloc_r>
 800b870:	4606      	mov	r6, r0
 800b872:	b360      	cbz	r0, 800b8ce <__ssputs_r+0xa2>
 800b874:	464a      	mov	r2, r9
 800b876:	6921      	ldr	r1, [r4, #16]
 800b878:	f7fd fd4d 	bl	8009316 <memcpy>
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b886:	81a3      	strh	r3, [r4, #12]
 800b888:	6126      	str	r6, [r4, #16]
 800b88a:	444e      	add	r6, r9
 800b88c:	6026      	str	r6, [r4, #0]
 800b88e:	463e      	mov	r6, r7
 800b890:	6165      	str	r5, [r4, #20]
 800b892:	eba5 0509 	sub.w	r5, r5, r9
 800b896:	60a5      	str	r5, [r4, #8]
 800b898:	42be      	cmp	r6, r7
 800b89a:	d900      	bls.n	800b89e <__ssputs_r+0x72>
 800b89c:	463e      	mov	r6, r7
 800b89e:	4632      	mov	r2, r6
 800b8a0:	4641      	mov	r1, r8
 800b8a2:	6820      	ldr	r0, [r4, #0]
 800b8a4:	f000 f9c2 	bl	800bc2c <memmove>
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	68a3      	ldr	r3, [r4, #8]
 800b8ac:	1b9b      	subs	r3, r3, r6
 800b8ae:	60a3      	str	r3, [r4, #8]
 800b8b0:	6823      	ldr	r3, [r4, #0]
 800b8b2:	4433      	add	r3, r6
 800b8b4:	6023      	str	r3, [r4, #0]
 800b8b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ba:	462a      	mov	r2, r5
 800b8bc:	f000 fd75 	bl	800c3aa <_realloc_r>
 800b8c0:	4606      	mov	r6, r0
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d1e0      	bne.n	800b888 <__ssputs_r+0x5c>
 800b8c6:	4650      	mov	r0, sl
 800b8c8:	6921      	ldr	r1, [r4, #16]
 800b8ca:	f7fe fb95 	bl	8009ff8 <_free_r>
 800b8ce:	230c      	movs	r3, #12
 800b8d0:	f8ca 3000 	str.w	r3, [sl]
 800b8d4:	89a3      	ldrh	r3, [r4, #12]
 800b8d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b8da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8de:	81a3      	strh	r3, [r4, #12]
 800b8e0:	e7e9      	b.n	800b8b6 <__ssputs_r+0x8a>
	...

0800b8e4 <_svfiprintf_r>:
 800b8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e8:	4698      	mov	r8, r3
 800b8ea:	898b      	ldrh	r3, [r1, #12]
 800b8ec:	4607      	mov	r7, r0
 800b8ee:	061b      	lsls	r3, r3, #24
 800b8f0:	460d      	mov	r5, r1
 800b8f2:	4614      	mov	r4, r2
 800b8f4:	b09d      	sub	sp, #116	@ 0x74
 800b8f6:	d510      	bpl.n	800b91a <_svfiprintf_r+0x36>
 800b8f8:	690b      	ldr	r3, [r1, #16]
 800b8fa:	b973      	cbnz	r3, 800b91a <_svfiprintf_r+0x36>
 800b8fc:	2140      	movs	r1, #64	@ 0x40
 800b8fe:	f7fe fbed 	bl	800a0dc <_malloc_r>
 800b902:	6028      	str	r0, [r5, #0]
 800b904:	6128      	str	r0, [r5, #16]
 800b906:	b930      	cbnz	r0, 800b916 <_svfiprintf_r+0x32>
 800b908:	230c      	movs	r3, #12
 800b90a:	603b      	str	r3, [r7, #0]
 800b90c:	f04f 30ff 	mov.w	r0, #4294967295
 800b910:	b01d      	add	sp, #116	@ 0x74
 800b912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b916:	2340      	movs	r3, #64	@ 0x40
 800b918:	616b      	str	r3, [r5, #20]
 800b91a:	2300      	movs	r3, #0
 800b91c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b91e:	2320      	movs	r3, #32
 800b920:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b924:	2330      	movs	r3, #48	@ 0x30
 800b926:	f04f 0901 	mov.w	r9, #1
 800b92a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b92e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800bac8 <_svfiprintf_r+0x1e4>
 800b932:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b936:	4623      	mov	r3, r4
 800b938:	469a      	mov	sl, r3
 800b93a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b93e:	b10a      	cbz	r2, 800b944 <_svfiprintf_r+0x60>
 800b940:	2a25      	cmp	r2, #37	@ 0x25
 800b942:	d1f9      	bne.n	800b938 <_svfiprintf_r+0x54>
 800b944:	ebba 0b04 	subs.w	fp, sl, r4
 800b948:	d00b      	beq.n	800b962 <_svfiprintf_r+0x7e>
 800b94a:	465b      	mov	r3, fp
 800b94c:	4622      	mov	r2, r4
 800b94e:	4629      	mov	r1, r5
 800b950:	4638      	mov	r0, r7
 800b952:	f7ff ff6b 	bl	800b82c <__ssputs_r>
 800b956:	3001      	adds	r0, #1
 800b958:	f000 80a7 	beq.w	800baaa <_svfiprintf_r+0x1c6>
 800b95c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b95e:	445a      	add	r2, fp
 800b960:	9209      	str	r2, [sp, #36]	@ 0x24
 800b962:	f89a 3000 	ldrb.w	r3, [sl]
 800b966:	2b00      	cmp	r3, #0
 800b968:	f000 809f 	beq.w	800baaa <_svfiprintf_r+0x1c6>
 800b96c:	2300      	movs	r3, #0
 800b96e:	f04f 32ff 	mov.w	r2, #4294967295
 800b972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b976:	f10a 0a01 	add.w	sl, sl, #1
 800b97a:	9304      	str	r3, [sp, #16]
 800b97c:	9307      	str	r3, [sp, #28]
 800b97e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b982:	931a      	str	r3, [sp, #104]	@ 0x68
 800b984:	4654      	mov	r4, sl
 800b986:	2205      	movs	r2, #5
 800b988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b98c:	484e      	ldr	r0, [pc, #312]	@ (800bac8 <_svfiprintf_r+0x1e4>)
 800b98e:	f7fd fcb4 	bl	80092fa <memchr>
 800b992:	9a04      	ldr	r2, [sp, #16]
 800b994:	b9d8      	cbnz	r0, 800b9ce <_svfiprintf_r+0xea>
 800b996:	06d0      	lsls	r0, r2, #27
 800b998:	bf44      	itt	mi
 800b99a:	2320      	movmi	r3, #32
 800b99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9a0:	0711      	lsls	r1, r2, #28
 800b9a2:	bf44      	itt	mi
 800b9a4:	232b      	movmi	r3, #43	@ 0x2b
 800b9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b9ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9b0:	d015      	beq.n	800b9de <_svfiprintf_r+0xfa>
 800b9b2:	4654      	mov	r4, sl
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	f04f 0c0a 	mov.w	ip, #10
 800b9ba:	9a07      	ldr	r2, [sp, #28]
 800b9bc:	4621      	mov	r1, r4
 800b9be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9c2:	3b30      	subs	r3, #48	@ 0x30
 800b9c4:	2b09      	cmp	r3, #9
 800b9c6:	d94b      	bls.n	800ba60 <_svfiprintf_r+0x17c>
 800b9c8:	b1b0      	cbz	r0, 800b9f8 <_svfiprintf_r+0x114>
 800b9ca:	9207      	str	r2, [sp, #28]
 800b9cc:	e014      	b.n	800b9f8 <_svfiprintf_r+0x114>
 800b9ce:	eba0 0308 	sub.w	r3, r0, r8
 800b9d2:	fa09 f303 	lsl.w	r3, r9, r3
 800b9d6:	4313      	orrs	r3, r2
 800b9d8:	46a2      	mov	sl, r4
 800b9da:	9304      	str	r3, [sp, #16]
 800b9dc:	e7d2      	b.n	800b984 <_svfiprintf_r+0xa0>
 800b9de:	9b03      	ldr	r3, [sp, #12]
 800b9e0:	1d19      	adds	r1, r3, #4
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	9103      	str	r1, [sp, #12]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	bfbb      	ittet	lt
 800b9ea:	425b      	neglt	r3, r3
 800b9ec:	f042 0202 	orrlt.w	r2, r2, #2
 800b9f0:	9307      	strge	r3, [sp, #28]
 800b9f2:	9307      	strlt	r3, [sp, #28]
 800b9f4:	bfb8      	it	lt
 800b9f6:	9204      	strlt	r2, [sp, #16]
 800b9f8:	7823      	ldrb	r3, [r4, #0]
 800b9fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9fc:	d10a      	bne.n	800ba14 <_svfiprintf_r+0x130>
 800b9fe:	7863      	ldrb	r3, [r4, #1]
 800ba00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba02:	d132      	bne.n	800ba6a <_svfiprintf_r+0x186>
 800ba04:	9b03      	ldr	r3, [sp, #12]
 800ba06:	3402      	adds	r4, #2
 800ba08:	1d1a      	adds	r2, r3, #4
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	9203      	str	r2, [sp, #12]
 800ba0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba12:	9305      	str	r3, [sp, #20]
 800ba14:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800bacc <_svfiprintf_r+0x1e8>
 800ba18:	2203      	movs	r2, #3
 800ba1a:	4650      	mov	r0, sl
 800ba1c:	7821      	ldrb	r1, [r4, #0]
 800ba1e:	f7fd fc6c 	bl	80092fa <memchr>
 800ba22:	b138      	cbz	r0, 800ba34 <_svfiprintf_r+0x150>
 800ba24:	2240      	movs	r2, #64	@ 0x40
 800ba26:	9b04      	ldr	r3, [sp, #16]
 800ba28:	eba0 000a 	sub.w	r0, r0, sl
 800ba2c:	4082      	lsls	r2, r0
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	3401      	adds	r4, #1
 800ba32:	9304      	str	r3, [sp, #16]
 800ba34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba38:	2206      	movs	r2, #6
 800ba3a:	4825      	ldr	r0, [pc, #148]	@ (800bad0 <_svfiprintf_r+0x1ec>)
 800ba3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba40:	f7fd fc5b 	bl	80092fa <memchr>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d036      	beq.n	800bab6 <_svfiprintf_r+0x1d2>
 800ba48:	4b22      	ldr	r3, [pc, #136]	@ (800bad4 <_svfiprintf_r+0x1f0>)
 800ba4a:	bb1b      	cbnz	r3, 800ba94 <_svfiprintf_r+0x1b0>
 800ba4c:	9b03      	ldr	r3, [sp, #12]
 800ba4e:	3307      	adds	r3, #7
 800ba50:	f023 0307 	bic.w	r3, r3, #7
 800ba54:	3308      	adds	r3, #8
 800ba56:	9303      	str	r3, [sp, #12]
 800ba58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba5a:	4433      	add	r3, r6
 800ba5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba5e:	e76a      	b.n	800b936 <_svfiprintf_r+0x52>
 800ba60:	460c      	mov	r4, r1
 800ba62:	2001      	movs	r0, #1
 800ba64:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba68:	e7a8      	b.n	800b9bc <_svfiprintf_r+0xd8>
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	f04f 0c0a 	mov.w	ip, #10
 800ba70:	4619      	mov	r1, r3
 800ba72:	3401      	adds	r4, #1
 800ba74:	9305      	str	r3, [sp, #20]
 800ba76:	4620      	mov	r0, r4
 800ba78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba7c:	3a30      	subs	r2, #48	@ 0x30
 800ba7e:	2a09      	cmp	r2, #9
 800ba80:	d903      	bls.n	800ba8a <_svfiprintf_r+0x1a6>
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d0c6      	beq.n	800ba14 <_svfiprintf_r+0x130>
 800ba86:	9105      	str	r1, [sp, #20]
 800ba88:	e7c4      	b.n	800ba14 <_svfiprintf_r+0x130>
 800ba8a:	4604      	mov	r4, r0
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba92:	e7f0      	b.n	800ba76 <_svfiprintf_r+0x192>
 800ba94:	ab03      	add	r3, sp, #12
 800ba96:	9300      	str	r3, [sp, #0]
 800ba98:	462a      	mov	r2, r5
 800ba9a:	4638      	mov	r0, r7
 800ba9c:	4b0e      	ldr	r3, [pc, #56]	@ (800bad8 <_svfiprintf_r+0x1f4>)
 800ba9e:	a904      	add	r1, sp, #16
 800baa0:	f7fc fcbe 	bl	8008420 <_printf_float>
 800baa4:	1c42      	adds	r2, r0, #1
 800baa6:	4606      	mov	r6, r0
 800baa8:	d1d6      	bne.n	800ba58 <_svfiprintf_r+0x174>
 800baaa:	89ab      	ldrh	r3, [r5, #12]
 800baac:	065b      	lsls	r3, r3, #25
 800baae:	f53f af2d 	bmi.w	800b90c <_svfiprintf_r+0x28>
 800bab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bab4:	e72c      	b.n	800b910 <_svfiprintf_r+0x2c>
 800bab6:	ab03      	add	r3, sp, #12
 800bab8:	9300      	str	r3, [sp, #0]
 800baba:	462a      	mov	r2, r5
 800babc:	4638      	mov	r0, r7
 800babe:	4b06      	ldr	r3, [pc, #24]	@ (800bad8 <_svfiprintf_r+0x1f4>)
 800bac0:	a904      	add	r1, sp, #16
 800bac2:	f7fc ff4b 	bl	800895c <_printf_i>
 800bac6:	e7ed      	b.n	800baa4 <_svfiprintf_r+0x1c0>
 800bac8:	0800cae9 	.word	0x0800cae9
 800bacc:	0800caef 	.word	0x0800caef
 800bad0:	0800caf3 	.word	0x0800caf3
 800bad4:	08008421 	.word	0x08008421
 800bad8:	0800b82d 	.word	0x0800b82d

0800badc <__sflush_r>:
 800badc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bae2:	0716      	lsls	r6, r2, #28
 800bae4:	4605      	mov	r5, r0
 800bae6:	460c      	mov	r4, r1
 800bae8:	d454      	bmi.n	800bb94 <__sflush_r+0xb8>
 800baea:	684b      	ldr	r3, [r1, #4]
 800baec:	2b00      	cmp	r3, #0
 800baee:	dc02      	bgt.n	800baf6 <__sflush_r+0x1a>
 800baf0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	dd48      	ble.n	800bb88 <__sflush_r+0xac>
 800baf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800baf8:	2e00      	cmp	r6, #0
 800bafa:	d045      	beq.n	800bb88 <__sflush_r+0xac>
 800bafc:	2300      	movs	r3, #0
 800bafe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb02:	682f      	ldr	r7, [r5, #0]
 800bb04:	6a21      	ldr	r1, [r4, #32]
 800bb06:	602b      	str	r3, [r5, #0]
 800bb08:	d030      	beq.n	800bb6c <__sflush_r+0x90>
 800bb0a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb0c:	89a3      	ldrh	r3, [r4, #12]
 800bb0e:	0759      	lsls	r1, r3, #29
 800bb10:	d505      	bpl.n	800bb1e <__sflush_r+0x42>
 800bb12:	6863      	ldr	r3, [r4, #4]
 800bb14:	1ad2      	subs	r2, r2, r3
 800bb16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb18:	b10b      	cbz	r3, 800bb1e <__sflush_r+0x42>
 800bb1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb1c:	1ad2      	subs	r2, r2, r3
 800bb1e:	2300      	movs	r3, #0
 800bb20:	4628      	mov	r0, r5
 800bb22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb24:	6a21      	ldr	r1, [r4, #32]
 800bb26:	47b0      	blx	r6
 800bb28:	1c43      	adds	r3, r0, #1
 800bb2a:	89a3      	ldrh	r3, [r4, #12]
 800bb2c:	d106      	bne.n	800bb3c <__sflush_r+0x60>
 800bb2e:	6829      	ldr	r1, [r5, #0]
 800bb30:	291d      	cmp	r1, #29
 800bb32:	d82b      	bhi.n	800bb8c <__sflush_r+0xb0>
 800bb34:	4a28      	ldr	r2, [pc, #160]	@ (800bbd8 <__sflush_r+0xfc>)
 800bb36:	40ca      	lsrs	r2, r1
 800bb38:	07d6      	lsls	r6, r2, #31
 800bb3a:	d527      	bpl.n	800bb8c <__sflush_r+0xb0>
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	6062      	str	r2, [r4, #4]
 800bb40:	6922      	ldr	r2, [r4, #16]
 800bb42:	04d9      	lsls	r1, r3, #19
 800bb44:	6022      	str	r2, [r4, #0]
 800bb46:	d504      	bpl.n	800bb52 <__sflush_r+0x76>
 800bb48:	1c42      	adds	r2, r0, #1
 800bb4a:	d101      	bne.n	800bb50 <__sflush_r+0x74>
 800bb4c:	682b      	ldr	r3, [r5, #0]
 800bb4e:	b903      	cbnz	r3, 800bb52 <__sflush_r+0x76>
 800bb50:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb54:	602f      	str	r7, [r5, #0]
 800bb56:	b1b9      	cbz	r1, 800bb88 <__sflush_r+0xac>
 800bb58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb5c:	4299      	cmp	r1, r3
 800bb5e:	d002      	beq.n	800bb66 <__sflush_r+0x8a>
 800bb60:	4628      	mov	r0, r5
 800bb62:	f7fe fa49 	bl	8009ff8 <_free_r>
 800bb66:	2300      	movs	r3, #0
 800bb68:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb6a:	e00d      	b.n	800bb88 <__sflush_r+0xac>
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	4628      	mov	r0, r5
 800bb70:	47b0      	blx	r6
 800bb72:	4602      	mov	r2, r0
 800bb74:	1c50      	adds	r0, r2, #1
 800bb76:	d1c9      	bne.n	800bb0c <__sflush_r+0x30>
 800bb78:	682b      	ldr	r3, [r5, #0]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d0c6      	beq.n	800bb0c <__sflush_r+0x30>
 800bb7e:	2b1d      	cmp	r3, #29
 800bb80:	d001      	beq.n	800bb86 <__sflush_r+0xaa>
 800bb82:	2b16      	cmp	r3, #22
 800bb84:	d11d      	bne.n	800bbc2 <__sflush_r+0xe6>
 800bb86:	602f      	str	r7, [r5, #0]
 800bb88:	2000      	movs	r0, #0
 800bb8a:	e021      	b.n	800bbd0 <__sflush_r+0xf4>
 800bb8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb90:	b21b      	sxth	r3, r3
 800bb92:	e01a      	b.n	800bbca <__sflush_r+0xee>
 800bb94:	690f      	ldr	r7, [r1, #16]
 800bb96:	2f00      	cmp	r7, #0
 800bb98:	d0f6      	beq.n	800bb88 <__sflush_r+0xac>
 800bb9a:	0793      	lsls	r3, r2, #30
 800bb9c:	bf18      	it	ne
 800bb9e:	2300      	movne	r3, #0
 800bba0:	680e      	ldr	r6, [r1, #0]
 800bba2:	bf08      	it	eq
 800bba4:	694b      	ldreq	r3, [r1, #20]
 800bba6:	1bf6      	subs	r6, r6, r7
 800bba8:	600f      	str	r7, [r1, #0]
 800bbaa:	608b      	str	r3, [r1, #8]
 800bbac:	2e00      	cmp	r6, #0
 800bbae:	ddeb      	ble.n	800bb88 <__sflush_r+0xac>
 800bbb0:	4633      	mov	r3, r6
 800bbb2:	463a      	mov	r2, r7
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	6a21      	ldr	r1, [r4, #32]
 800bbb8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800bbbc:	47e0      	blx	ip
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	dc07      	bgt.n	800bbd2 <__sflush_r+0xf6>
 800bbc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbca:	f04f 30ff 	mov.w	r0, #4294967295
 800bbce:	81a3      	strh	r3, [r4, #12]
 800bbd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbd2:	4407      	add	r7, r0
 800bbd4:	1a36      	subs	r6, r6, r0
 800bbd6:	e7e9      	b.n	800bbac <__sflush_r+0xd0>
 800bbd8:	20400001 	.word	0x20400001

0800bbdc <_fflush_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	690b      	ldr	r3, [r1, #16]
 800bbe0:	4605      	mov	r5, r0
 800bbe2:	460c      	mov	r4, r1
 800bbe4:	b913      	cbnz	r3, 800bbec <_fflush_r+0x10>
 800bbe6:	2500      	movs	r5, #0
 800bbe8:	4628      	mov	r0, r5
 800bbea:	bd38      	pop	{r3, r4, r5, pc}
 800bbec:	b118      	cbz	r0, 800bbf6 <_fflush_r+0x1a>
 800bbee:	6a03      	ldr	r3, [r0, #32]
 800bbf0:	b90b      	cbnz	r3, 800bbf6 <_fflush_r+0x1a>
 800bbf2:	f7fd fa67 	bl	80090c4 <__sinit>
 800bbf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0f3      	beq.n	800bbe6 <_fflush_r+0xa>
 800bbfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc00:	07d0      	lsls	r0, r2, #31
 800bc02:	d404      	bmi.n	800bc0e <_fflush_r+0x32>
 800bc04:	0599      	lsls	r1, r3, #22
 800bc06:	d402      	bmi.n	800bc0e <_fflush_r+0x32>
 800bc08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc0a:	f7fd fb74 	bl	80092f6 <__retarget_lock_acquire_recursive>
 800bc0e:	4628      	mov	r0, r5
 800bc10:	4621      	mov	r1, r4
 800bc12:	f7ff ff63 	bl	800badc <__sflush_r>
 800bc16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc18:	4605      	mov	r5, r0
 800bc1a:	07da      	lsls	r2, r3, #31
 800bc1c:	d4e4      	bmi.n	800bbe8 <_fflush_r+0xc>
 800bc1e:	89a3      	ldrh	r3, [r4, #12]
 800bc20:	059b      	lsls	r3, r3, #22
 800bc22:	d4e1      	bmi.n	800bbe8 <_fflush_r+0xc>
 800bc24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc26:	f7fd fb67 	bl	80092f8 <__retarget_lock_release_recursive>
 800bc2a:	e7dd      	b.n	800bbe8 <_fflush_r+0xc>

0800bc2c <memmove>:
 800bc2c:	4288      	cmp	r0, r1
 800bc2e:	b510      	push	{r4, lr}
 800bc30:	eb01 0402 	add.w	r4, r1, r2
 800bc34:	d902      	bls.n	800bc3c <memmove+0x10>
 800bc36:	4284      	cmp	r4, r0
 800bc38:	4623      	mov	r3, r4
 800bc3a:	d807      	bhi.n	800bc4c <memmove+0x20>
 800bc3c:	1e43      	subs	r3, r0, #1
 800bc3e:	42a1      	cmp	r1, r4
 800bc40:	d008      	beq.n	800bc54 <memmove+0x28>
 800bc42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc4a:	e7f8      	b.n	800bc3e <memmove+0x12>
 800bc4c:	4601      	mov	r1, r0
 800bc4e:	4402      	add	r2, r0
 800bc50:	428a      	cmp	r2, r1
 800bc52:	d100      	bne.n	800bc56 <memmove+0x2a>
 800bc54:	bd10      	pop	{r4, pc}
 800bc56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc5e:	e7f7      	b.n	800bc50 <memmove+0x24>

0800bc60 <strncmp>:
 800bc60:	b510      	push	{r4, lr}
 800bc62:	b16a      	cbz	r2, 800bc80 <strncmp+0x20>
 800bc64:	3901      	subs	r1, #1
 800bc66:	1884      	adds	r4, r0, r2
 800bc68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d103      	bne.n	800bc7c <strncmp+0x1c>
 800bc74:	42a0      	cmp	r0, r4
 800bc76:	d001      	beq.n	800bc7c <strncmp+0x1c>
 800bc78:	2a00      	cmp	r2, #0
 800bc7a:	d1f5      	bne.n	800bc68 <strncmp+0x8>
 800bc7c:	1ad0      	subs	r0, r2, r3
 800bc7e:	bd10      	pop	{r4, pc}
 800bc80:	4610      	mov	r0, r2
 800bc82:	e7fc      	b.n	800bc7e <strncmp+0x1e>

0800bc84 <_sbrk_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	2300      	movs	r3, #0
 800bc88:	4d05      	ldr	r5, [pc, #20]	@ (800bca0 <_sbrk_r+0x1c>)
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	602b      	str	r3, [r5, #0]
 800bc90:	f7f7 facc 	bl	800322c <_sbrk>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_sbrk_r+0x1a>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_sbrk_r+0x1a>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	20000f58 	.word	0x20000f58

0800bca4 <nan>:
 800bca4:	2000      	movs	r0, #0
 800bca6:	4901      	ldr	r1, [pc, #4]	@ (800bcac <nan+0x8>)
 800bca8:	4770      	bx	lr
 800bcaa:	bf00      	nop
 800bcac:	7ff80000 	.word	0x7ff80000

0800bcb0 <__assert_func>:
 800bcb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcb2:	4614      	mov	r4, r2
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	4b09      	ldr	r3, [pc, #36]	@ (800bcdc <__assert_func+0x2c>)
 800bcb8:	4605      	mov	r5, r0
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	68d8      	ldr	r0, [r3, #12]
 800bcbe:	b14c      	cbz	r4, 800bcd4 <__assert_func+0x24>
 800bcc0:	4b07      	ldr	r3, [pc, #28]	@ (800bce0 <__assert_func+0x30>)
 800bcc2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcc6:	9100      	str	r1, [sp, #0]
 800bcc8:	462b      	mov	r3, r5
 800bcca:	4906      	ldr	r1, [pc, #24]	@ (800bce4 <__assert_func+0x34>)
 800bccc:	f000 fba8 	bl	800c420 <fiprintf>
 800bcd0:	f000 fbb8 	bl	800c444 <abort>
 800bcd4:	4b04      	ldr	r3, [pc, #16]	@ (800bce8 <__assert_func+0x38>)
 800bcd6:	461c      	mov	r4, r3
 800bcd8:	e7f3      	b.n	800bcc2 <__assert_func+0x12>
 800bcda:	bf00      	nop
 800bcdc:	2000004c 	.word	0x2000004c
 800bce0:	0800cb02 	.word	0x0800cb02
 800bce4:	0800cb0f 	.word	0x0800cb0f
 800bce8:	0800cb3d 	.word	0x0800cb3d

0800bcec <_calloc_r>:
 800bcec:	b570      	push	{r4, r5, r6, lr}
 800bcee:	fba1 5402 	umull	r5, r4, r1, r2
 800bcf2:	b934      	cbnz	r4, 800bd02 <_calloc_r+0x16>
 800bcf4:	4629      	mov	r1, r5
 800bcf6:	f7fe f9f1 	bl	800a0dc <_malloc_r>
 800bcfa:	4606      	mov	r6, r0
 800bcfc:	b928      	cbnz	r0, 800bd0a <_calloc_r+0x1e>
 800bcfe:	4630      	mov	r0, r6
 800bd00:	bd70      	pop	{r4, r5, r6, pc}
 800bd02:	220c      	movs	r2, #12
 800bd04:	2600      	movs	r6, #0
 800bd06:	6002      	str	r2, [r0, #0]
 800bd08:	e7f9      	b.n	800bcfe <_calloc_r+0x12>
 800bd0a:	462a      	mov	r2, r5
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	f7fd fa74 	bl	80091fa <memset>
 800bd12:	e7f4      	b.n	800bcfe <_calloc_r+0x12>

0800bd14 <rshift>:
 800bd14:	6903      	ldr	r3, [r0, #16]
 800bd16:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bd1e:	f100 0414 	add.w	r4, r0, #20
 800bd22:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bd26:	dd46      	ble.n	800bdb6 <rshift+0xa2>
 800bd28:	f011 011f 	ands.w	r1, r1, #31
 800bd2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bd30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bd34:	d10c      	bne.n	800bd50 <rshift+0x3c>
 800bd36:	4629      	mov	r1, r5
 800bd38:	f100 0710 	add.w	r7, r0, #16
 800bd3c:	42b1      	cmp	r1, r6
 800bd3e:	d335      	bcc.n	800bdac <rshift+0x98>
 800bd40:	1a9b      	subs	r3, r3, r2
 800bd42:	009b      	lsls	r3, r3, #2
 800bd44:	1eea      	subs	r2, r5, #3
 800bd46:	4296      	cmp	r6, r2
 800bd48:	bf38      	it	cc
 800bd4a:	2300      	movcc	r3, #0
 800bd4c:	4423      	add	r3, r4
 800bd4e:	e015      	b.n	800bd7c <rshift+0x68>
 800bd50:	46a1      	mov	r9, r4
 800bd52:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bd56:	f1c1 0820 	rsb	r8, r1, #32
 800bd5a:	40cf      	lsrs	r7, r1
 800bd5c:	f105 0e04 	add.w	lr, r5, #4
 800bd60:	4576      	cmp	r6, lr
 800bd62:	46f4      	mov	ip, lr
 800bd64:	d816      	bhi.n	800bd94 <rshift+0x80>
 800bd66:	1a9a      	subs	r2, r3, r2
 800bd68:	0092      	lsls	r2, r2, #2
 800bd6a:	3a04      	subs	r2, #4
 800bd6c:	3501      	adds	r5, #1
 800bd6e:	42ae      	cmp	r6, r5
 800bd70:	bf38      	it	cc
 800bd72:	2200      	movcc	r2, #0
 800bd74:	18a3      	adds	r3, r4, r2
 800bd76:	50a7      	str	r7, [r4, r2]
 800bd78:	b107      	cbz	r7, 800bd7c <rshift+0x68>
 800bd7a:	3304      	adds	r3, #4
 800bd7c:	42a3      	cmp	r3, r4
 800bd7e:	eba3 0204 	sub.w	r2, r3, r4
 800bd82:	bf08      	it	eq
 800bd84:	2300      	moveq	r3, #0
 800bd86:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bd8a:	6102      	str	r2, [r0, #16]
 800bd8c:	bf08      	it	eq
 800bd8e:	6143      	streq	r3, [r0, #20]
 800bd90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd94:	f8dc c000 	ldr.w	ip, [ip]
 800bd98:	fa0c fc08 	lsl.w	ip, ip, r8
 800bd9c:	ea4c 0707 	orr.w	r7, ip, r7
 800bda0:	f849 7b04 	str.w	r7, [r9], #4
 800bda4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bda8:	40cf      	lsrs	r7, r1
 800bdaa:	e7d9      	b.n	800bd60 <rshift+0x4c>
 800bdac:	f851 cb04 	ldr.w	ip, [r1], #4
 800bdb0:	f847 cf04 	str.w	ip, [r7, #4]!
 800bdb4:	e7c2      	b.n	800bd3c <rshift+0x28>
 800bdb6:	4623      	mov	r3, r4
 800bdb8:	e7e0      	b.n	800bd7c <rshift+0x68>

0800bdba <__hexdig_fun>:
 800bdba:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bdbe:	2b09      	cmp	r3, #9
 800bdc0:	d802      	bhi.n	800bdc8 <__hexdig_fun+0xe>
 800bdc2:	3820      	subs	r0, #32
 800bdc4:	b2c0      	uxtb	r0, r0
 800bdc6:	4770      	bx	lr
 800bdc8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bdcc:	2b05      	cmp	r3, #5
 800bdce:	d801      	bhi.n	800bdd4 <__hexdig_fun+0x1a>
 800bdd0:	3847      	subs	r0, #71	@ 0x47
 800bdd2:	e7f7      	b.n	800bdc4 <__hexdig_fun+0xa>
 800bdd4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bdd8:	2b05      	cmp	r3, #5
 800bdda:	d801      	bhi.n	800bde0 <__hexdig_fun+0x26>
 800bddc:	3827      	subs	r0, #39	@ 0x27
 800bdde:	e7f1      	b.n	800bdc4 <__hexdig_fun+0xa>
 800bde0:	2000      	movs	r0, #0
 800bde2:	4770      	bx	lr

0800bde4 <__gethex>:
 800bde4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde8:	468a      	mov	sl, r1
 800bdea:	4690      	mov	r8, r2
 800bdec:	b085      	sub	sp, #20
 800bdee:	9302      	str	r3, [sp, #8]
 800bdf0:	680b      	ldr	r3, [r1, #0]
 800bdf2:	9001      	str	r0, [sp, #4]
 800bdf4:	1c9c      	adds	r4, r3, #2
 800bdf6:	46a1      	mov	r9, r4
 800bdf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bdfc:	2830      	cmp	r0, #48	@ 0x30
 800bdfe:	d0fa      	beq.n	800bdf6 <__gethex+0x12>
 800be00:	eba9 0303 	sub.w	r3, r9, r3
 800be04:	f1a3 0b02 	sub.w	fp, r3, #2
 800be08:	f7ff ffd7 	bl	800bdba <__hexdig_fun>
 800be0c:	4605      	mov	r5, r0
 800be0e:	2800      	cmp	r0, #0
 800be10:	d168      	bne.n	800bee4 <__gethex+0x100>
 800be12:	2201      	movs	r2, #1
 800be14:	4648      	mov	r0, r9
 800be16:	499f      	ldr	r1, [pc, #636]	@ (800c094 <__gethex+0x2b0>)
 800be18:	f7ff ff22 	bl	800bc60 <strncmp>
 800be1c:	4607      	mov	r7, r0
 800be1e:	2800      	cmp	r0, #0
 800be20:	d167      	bne.n	800bef2 <__gethex+0x10e>
 800be22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800be26:	4626      	mov	r6, r4
 800be28:	f7ff ffc7 	bl	800bdba <__hexdig_fun>
 800be2c:	2800      	cmp	r0, #0
 800be2e:	d062      	beq.n	800bef6 <__gethex+0x112>
 800be30:	4623      	mov	r3, r4
 800be32:	7818      	ldrb	r0, [r3, #0]
 800be34:	4699      	mov	r9, r3
 800be36:	2830      	cmp	r0, #48	@ 0x30
 800be38:	f103 0301 	add.w	r3, r3, #1
 800be3c:	d0f9      	beq.n	800be32 <__gethex+0x4e>
 800be3e:	f7ff ffbc 	bl	800bdba <__hexdig_fun>
 800be42:	fab0 f580 	clz	r5, r0
 800be46:	f04f 0b01 	mov.w	fp, #1
 800be4a:	096d      	lsrs	r5, r5, #5
 800be4c:	464a      	mov	r2, r9
 800be4e:	4616      	mov	r6, r2
 800be50:	7830      	ldrb	r0, [r6, #0]
 800be52:	3201      	adds	r2, #1
 800be54:	f7ff ffb1 	bl	800bdba <__hexdig_fun>
 800be58:	2800      	cmp	r0, #0
 800be5a:	d1f8      	bne.n	800be4e <__gethex+0x6a>
 800be5c:	2201      	movs	r2, #1
 800be5e:	4630      	mov	r0, r6
 800be60:	498c      	ldr	r1, [pc, #560]	@ (800c094 <__gethex+0x2b0>)
 800be62:	f7ff fefd 	bl	800bc60 <strncmp>
 800be66:	2800      	cmp	r0, #0
 800be68:	d13f      	bne.n	800beea <__gethex+0x106>
 800be6a:	b944      	cbnz	r4, 800be7e <__gethex+0x9a>
 800be6c:	1c74      	adds	r4, r6, #1
 800be6e:	4622      	mov	r2, r4
 800be70:	4616      	mov	r6, r2
 800be72:	7830      	ldrb	r0, [r6, #0]
 800be74:	3201      	adds	r2, #1
 800be76:	f7ff ffa0 	bl	800bdba <__hexdig_fun>
 800be7a:	2800      	cmp	r0, #0
 800be7c:	d1f8      	bne.n	800be70 <__gethex+0x8c>
 800be7e:	1ba4      	subs	r4, r4, r6
 800be80:	00a7      	lsls	r7, r4, #2
 800be82:	7833      	ldrb	r3, [r6, #0]
 800be84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800be88:	2b50      	cmp	r3, #80	@ 0x50
 800be8a:	d13e      	bne.n	800bf0a <__gethex+0x126>
 800be8c:	7873      	ldrb	r3, [r6, #1]
 800be8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800be90:	d033      	beq.n	800befa <__gethex+0x116>
 800be92:	2b2d      	cmp	r3, #45	@ 0x2d
 800be94:	d034      	beq.n	800bf00 <__gethex+0x11c>
 800be96:	2400      	movs	r4, #0
 800be98:	1c71      	adds	r1, r6, #1
 800be9a:	7808      	ldrb	r0, [r1, #0]
 800be9c:	f7ff ff8d 	bl	800bdba <__hexdig_fun>
 800bea0:	1e43      	subs	r3, r0, #1
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	2b18      	cmp	r3, #24
 800bea6:	d830      	bhi.n	800bf0a <__gethex+0x126>
 800bea8:	f1a0 0210 	sub.w	r2, r0, #16
 800beac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800beb0:	f7ff ff83 	bl	800bdba <__hexdig_fun>
 800beb4:	f100 3cff 	add.w	ip, r0, #4294967295
 800beb8:	fa5f fc8c 	uxtb.w	ip, ip
 800bebc:	f1bc 0f18 	cmp.w	ip, #24
 800bec0:	f04f 030a 	mov.w	r3, #10
 800bec4:	d91e      	bls.n	800bf04 <__gethex+0x120>
 800bec6:	b104      	cbz	r4, 800beca <__gethex+0xe6>
 800bec8:	4252      	negs	r2, r2
 800beca:	4417      	add	r7, r2
 800becc:	f8ca 1000 	str.w	r1, [sl]
 800bed0:	b1ed      	cbz	r5, 800bf0e <__gethex+0x12a>
 800bed2:	f1bb 0f00 	cmp.w	fp, #0
 800bed6:	bf0c      	ite	eq
 800bed8:	2506      	moveq	r5, #6
 800beda:	2500      	movne	r5, #0
 800bedc:	4628      	mov	r0, r5
 800bede:	b005      	add	sp, #20
 800bee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee4:	2500      	movs	r5, #0
 800bee6:	462c      	mov	r4, r5
 800bee8:	e7b0      	b.n	800be4c <__gethex+0x68>
 800beea:	2c00      	cmp	r4, #0
 800beec:	d1c7      	bne.n	800be7e <__gethex+0x9a>
 800beee:	4627      	mov	r7, r4
 800bef0:	e7c7      	b.n	800be82 <__gethex+0x9e>
 800bef2:	464e      	mov	r6, r9
 800bef4:	462f      	mov	r7, r5
 800bef6:	2501      	movs	r5, #1
 800bef8:	e7c3      	b.n	800be82 <__gethex+0x9e>
 800befa:	2400      	movs	r4, #0
 800befc:	1cb1      	adds	r1, r6, #2
 800befe:	e7cc      	b.n	800be9a <__gethex+0xb6>
 800bf00:	2401      	movs	r4, #1
 800bf02:	e7fb      	b.n	800befc <__gethex+0x118>
 800bf04:	fb03 0002 	mla	r0, r3, r2, r0
 800bf08:	e7ce      	b.n	800bea8 <__gethex+0xc4>
 800bf0a:	4631      	mov	r1, r6
 800bf0c:	e7de      	b.n	800becc <__gethex+0xe8>
 800bf0e:	4629      	mov	r1, r5
 800bf10:	eba6 0309 	sub.w	r3, r6, r9
 800bf14:	3b01      	subs	r3, #1
 800bf16:	2b07      	cmp	r3, #7
 800bf18:	dc0a      	bgt.n	800bf30 <__gethex+0x14c>
 800bf1a:	9801      	ldr	r0, [sp, #4]
 800bf1c:	f7fe f96a 	bl	800a1f4 <_Balloc>
 800bf20:	4604      	mov	r4, r0
 800bf22:	b940      	cbnz	r0, 800bf36 <__gethex+0x152>
 800bf24:	4602      	mov	r2, r0
 800bf26:	21e4      	movs	r1, #228	@ 0xe4
 800bf28:	4b5b      	ldr	r3, [pc, #364]	@ (800c098 <__gethex+0x2b4>)
 800bf2a:	485c      	ldr	r0, [pc, #368]	@ (800c09c <__gethex+0x2b8>)
 800bf2c:	f7ff fec0 	bl	800bcb0 <__assert_func>
 800bf30:	3101      	adds	r1, #1
 800bf32:	105b      	asrs	r3, r3, #1
 800bf34:	e7ef      	b.n	800bf16 <__gethex+0x132>
 800bf36:	2300      	movs	r3, #0
 800bf38:	f100 0a14 	add.w	sl, r0, #20
 800bf3c:	4655      	mov	r5, sl
 800bf3e:	469b      	mov	fp, r3
 800bf40:	45b1      	cmp	r9, r6
 800bf42:	d337      	bcc.n	800bfb4 <__gethex+0x1d0>
 800bf44:	f845 bb04 	str.w	fp, [r5], #4
 800bf48:	eba5 050a 	sub.w	r5, r5, sl
 800bf4c:	10ad      	asrs	r5, r5, #2
 800bf4e:	6125      	str	r5, [r4, #16]
 800bf50:	4658      	mov	r0, fp
 800bf52:	f7fe fa41 	bl	800a3d8 <__hi0bits>
 800bf56:	016d      	lsls	r5, r5, #5
 800bf58:	f8d8 6000 	ldr.w	r6, [r8]
 800bf5c:	1a2d      	subs	r5, r5, r0
 800bf5e:	42b5      	cmp	r5, r6
 800bf60:	dd54      	ble.n	800c00c <__gethex+0x228>
 800bf62:	1bad      	subs	r5, r5, r6
 800bf64:	4629      	mov	r1, r5
 800bf66:	4620      	mov	r0, r4
 800bf68:	f7fe fdc3 	bl	800aaf2 <__any_on>
 800bf6c:	4681      	mov	r9, r0
 800bf6e:	b178      	cbz	r0, 800bf90 <__gethex+0x1ac>
 800bf70:	f04f 0901 	mov.w	r9, #1
 800bf74:	1e6b      	subs	r3, r5, #1
 800bf76:	1159      	asrs	r1, r3, #5
 800bf78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bf7c:	f003 021f 	and.w	r2, r3, #31
 800bf80:	fa09 f202 	lsl.w	r2, r9, r2
 800bf84:	420a      	tst	r2, r1
 800bf86:	d003      	beq.n	800bf90 <__gethex+0x1ac>
 800bf88:	454b      	cmp	r3, r9
 800bf8a:	dc36      	bgt.n	800bffa <__gethex+0x216>
 800bf8c:	f04f 0902 	mov.w	r9, #2
 800bf90:	4629      	mov	r1, r5
 800bf92:	4620      	mov	r0, r4
 800bf94:	f7ff febe 	bl	800bd14 <rshift>
 800bf98:	442f      	add	r7, r5
 800bf9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf9e:	42bb      	cmp	r3, r7
 800bfa0:	da42      	bge.n	800c028 <__gethex+0x244>
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	9801      	ldr	r0, [sp, #4]
 800bfa6:	f7fe f965 	bl	800a274 <_Bfree>
 800bfaa:	2300      	movs	r3, #0
 800bfac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfae:	25a3      	movs	r5, #163	@ 0xa3
 800bfb0:	6013      	str	r3, [r2, #0]
 800bfb2:	e793      	b.n	800bedc <__gethex+0xf8>
 800bfb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bfb8:	2a2e      	cmp	r2, #46	@ 0x2e
 800bfba:	d012      	beq.n	800bfe2 <__gethex+0x1fe>
 800bfbc:	2b20      	cmp	r3, #32
 800bfbe:	d104      	bne.n	800bfca <__gethex+0x1e6>
 800bfc0:	f845 bb04 	str.w	fp, [r5], #4
 800bfc4:	f04f 0b00 	mov.w	fp, #0
 800bfc8:	465b      	mov	r3, fp
 800bfca:	7830      	ldrb	r0, [r6, #0]
 800bfcc:	9303      	str	r3, [sp, #12]
 800bfce:	f7ff fef4 	bl	800bdba <__hexdig_fun>
 800bfd2:	9b03      	ldr	r3, [sp, #12]
 800bfd4:	f000 000f 	and.w	r0, r0, #15
 800bfd8:	4098      	lsls	r0, r3
 800bfda:	ea4b 0b00 	orr.w	fp, fp, r0
 800bfde:	3304      	adds	r3, #4
 800bfe0:	e7ae      	b.n	800bf40 <__gethex+0x15c>
 800bfe2:	45b1      	cmp	r9, r6
 800bfe4:	d8ea      	bhi.n	800bfbc <__gethex+0x1d8>
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	4630      	mov	r0, r6
 800bfea:	492a      	ldr	r1, [pc, #168]	@ (800c094 <__gethex+0x2b0>)
 800bfec:	9303      	str	r3, [sp, #12]
 800bfee:	f7ff fe37 	bl	800bc60 <strncmp>
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d1e1      	bne.n	800bfbc <__gethex+0x1d8>
 800bff8:	e7a2      	b.n	800bf40 <__gethex+0x15c>
 800bffa:	4620      	mov	r0, r4
 800bffc:	1ea9      	subs	r1, r5, #2
 800bffe:	f7fe fd78 	bl	800aaf2 <__any_on>
 800c002:	2800      	cmp	r0, #0
 800c004:	d0c2      	beq.n	800bf8c <__gethex+0x1a8>
 800c006:	f04f 0903 	mov.w	r9, #3
 800c00a:	e7c1      	b.n	800bf90 <__gethex+0x1ac>
 800c00c:	da09      	bge.n	800c022 <__gethex+0x23e>
 800c00e:	1b75      	subs	r5, r6, r5
 800c010:	4621      	mov	r1, r4
 800c012:	462a      	mov	r2, r5
 800c014:	9801      	ldr	r0, [sp, #4]
 800c016:	f7fe fb3d 	bl	800a694 <__lshift>
 800c01a:	4604      	mov	r4, r0
 800c01c:	1b7f      	subs	r7, r7, r5
 800c01e:	f100 0a14 	add.w	sl, r0, #20
 800c022:	f04f 0900 	mov.w	r9, #0
 800c026:	e7b8      	b.n	800bf9a <__gethex+0x1b6>
 800c028:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c02c:	42bd      	cmp	r5, r7
 800c02e:	dd6f      	ble.n	800c110 <__gethex+0x32c>
 800c030:	1bed      	subs	r5, r5, r7
 800c032:	42ae      	cmp	r6, r5
 800c034:	dc34      	bgt.n	800c0a0 <__gethex+0x2bc>
 800c036:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c03a:	2b02      	cmp	r3, #2
 800c03c:	d022      	beq.n	800c084 <__gethex+0x2a0>
 800c03e:	2b03      	cmp	r3, #3
 800c040:	d024      	beq.n	800c08c <__gethex+0x2a8>
 800c042:	2b01      	cmp	r3, #1
 800c044:	d115      	bne.n	800c072 <__gethex+0x28e>
 800c046:	42ae      	cmp	r6, r5
 800c048:	d113      	bne.n	800c072 <__gethex+0x28e>
 800c04a:	2e01      	cmp	r6, #1
 800c04c:	d10b      	bne.n	800c066 <__gethex+0x282>
 800c04e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c052:	9a02      	ldr	r2, [sp, #8]
 800c054:	2562      	movs	r5, #98	@ 0x62
 800c056:	6013      	str	r3, [r2, #0]
 800c058:	2301      	movs	r3, #1
 800c05a:	6123      	str	r3, [r4, #16]
 800c05c:	f8ca 3000 	str.w	r3, [sl]
 800c060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c062:	601c      	str	r4, [r3, #0]
 800c064:	e73a      	b.n	800bedc <__gethex+0xf8>
 800c066:	4620      	mov	r0, r4
 800c068:	1e71      	subs	r1, r6, #1
 800c06a:	f7fe fd42 	bl	800aaf2 <__any_on>
 800c06e:	2800      	cmp	r0, #0
 800c070:	d1ed      	bne.n	800c04e <__gethex+0x26a>
 800c072:	4621      	mov	r1, r4
 800c074:	9801      	ldr	r0, [sp, #4]
 800c076:	f7fe f8fd 	bl	800a274 <_Bfree>
 800c07a:	2300      	movs	r3, #0
 800c07c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c07e:	2550      	movs	r5, #80	@ 0x50
 800c080:	6013      	str	r3, [r2, #0]
 800c082:	e72b      	b.n	800bedc <__gethex+0xf8>
 800c084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c086:	2b00      	cmp	r3, #0
 800c088:	d1f3      	bne.n	800c072 <__gethex+0x28e>
 800c08a:	e7e0      	b.n	800c04e <__gethex+0x26a>
 800c08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1dd      	bne.n	800c04e <__gethex+0x26a>
 800c092:	e7ee      	b.n	800c072 <__gethex+0x28e>
 800c094:	0800cae7 	.word	0x0800cae7
 800c098:	0800ca7d 	.word	0x0800ca7d
 800c09c:	0800cb3e 	.word	0x0800cb3e
 800c0a0:	1e6f      	subs	r7, r5, #1
 800c0a2:	f1b9 0f00 	cmp.w	r9, #0
 800c0a6:	d130      	bne.n	800c10a <__gethex+0x326>
 800c0a8:	b127      	cbz	r7, 800c0b4 <__gethex+0x2d0>
 800c0aa:	4639      	mov	r1, r7
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	f7fe fd20 	bl	800aaf2 <__any_on>
 800c0b2:	4681      	mov	r9, r0
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	1b76      	subs	r6, r6, r5
 800c0ba:	2502      	movs	r5, #2
 800c0bc:	117a      	asrs	r2, r7, #5
 800c0be:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c0c2:	f007 071f 	and.w	r7, r7, #31
 800c0c6:	40bb      	lsls	r3, r7
 800c0c8:	4213      	tst	r3, r2
 800c0ca:	4620      	mov	r0, r4
 800c0cc:	bf18      	it	ne
 800c0ce:	f049 0902 	orrne.w	r9, r9, #2
 800c0d2:	f7ff fe1f 	bl	800bd14 <rshift>
 800c0d6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c0da:	f1b9 0f00 	cmp.w	r9, #0
 800c0de:	d047      	beq.n	800c170 <__gethex+0x38c>
 800c0e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0e4:	2b02      	cmp	r3, #2
 800c0e6:	d015      	beq.n	800c114 <__gethex+0x330>
 800c0e8:	2b03      	cmp	r3, #3
 800c0ea:	d017      	beq.n	800c11c <__gethex+0x338>
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	d109      	bne.n	800c104 <__gethex+0x320>
 800c0f0:	f019 0f02 	tst.w	r9, #2
 800c0f4:	d006      	beq.n	800c104 <__gethex+0x320>
 800c0f6:	f8da 3000 	ldr.w	r3, [sl]
 800c0fa:	ea49 0903 	orr.w	r9, r9, r3
 800c0fe:	f019 0f01 	tst.w	r9, #1
 800c102:	d10e      	bne.n	800c122 <__gethex+0x33e>
 800c104:	f045 0510 	orr.w	r5, r5, #16
 800c108:	e032      	b.n	800c170 <__gethex+0x38c>
 800c10a:	f04f 0901 	mov.w	r9, #1
 800c10e:	e7d1      	b.n	800c0b4 <__gethex+0x2d0>
 800c110:	2501      	movs	r5, #1
 800c112:	e7e2      	b.n	800c0da <__gethex+0x2f6>
 800c114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c116:	f1c3 0301 	rsb	r3, r3, #1
 800c11a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d0f0      	beq.n	800c104 <__gethex+0x320>
 800c122:	f04f 0c00 	mov.w	ip, #0
 800c126:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c12a:	f104 0314 	add.w	r3, r4, #20
 800c12e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c132:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c136:	4618      	mov	r0, r3
 800c138:	f853 2b04 	ldr.w	r2, [r3], #4
 800c13c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c140:	d01b      	beq.n	800c17a <__gethex+0x396>
 800c142:	3201      	adds	r2, #1
 800c144:	6002      	str	r2, [r0, #0]
 800c146:	2d02      	cmp	r5, #2
 800c148:	f104 0314 	add.w	r3, r4, #20
 800c14c:	d13c      	bne.n	800c1c8 <__gethex+0x3e4>
 800c14e:	f8d8 2000 	ldr.w	r2, [r8]
 800c152:	3a01      	subs	r2, #1
 800c154:	42b2      	cmp	r2, r6
 800c156:	d109      	bne.n	800c16c <__gethex+0x388>
 800c158:	2201      	movs	r2, #1
 800c15a:	1171      	asrs	r1, r6, #5
 800c15c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c160:	f006 061f 	and.w	r6, r6, #31
 800c164:	fa02 f606 	lsl.w	r6, r2, r6
 800c168:	421e      	tst	r6, r3
 800c16a:	d13a      	bne.n	800c1e2 <__gethex+0x3fe>
 800c16c:	f045 0520 	orr.w	r5, r5, #32
 800c170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c172:	601c      	str	r4, [r3, #0]
 800c174:	9b02      	ldr	r3, [sp, #8]
 800c176:	601f      	str	r7, [r3, #0]
 800c178:	e6b0      	b.n	800bedc <__gethex+0xf8>
 800c17a:	4299      	cmp	r1, r3
 800c17c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c180:	d8d9      	bhi.n	800c136 <__gethex+0x352>
 800c182:	68a3      	ldr	r3, [r4, #8]
 800c184:	459b      	cmp	fp, r3
 800c186:	db17      	blt.n	800c1b8 <__gethex+0x3d4>
 800c188:	6861      	ldr	r1, [r4, #4]
 800c18a:	9801      	ldr	r0, [sp, #4]
 800c18c:	3101      	adds	r1, #1
 800c18e:	f7fe f831 	bl	800a1f4 <_Balloc>
 800c192:	4681      	mov	r9, r0
 800c194:	b918      	cbnz	r0, 800c19e <__gethex+0x3ba>
 800c196:	4602      	mov	r2, r0
 800c198:	2184      	movs	r1, #132	@ 0x84
 800c19a:	4b19      	ldr	r3, [pc, #100]	@ (800c200 <__gethex+0x41c>)
 800c19c:	e6c5      	b.n	800bf2a <__gethex+0x146>
 800c19e:	6922      	ldr	r2, [r4, #16]
 800c1a0:	f104 010c 	add.w	r1, r4, #12
 800c1a4:	3202      	adds	r2, #2
 800c1a6:	0092      	lsls	r2, r2, #2
 800c1a8:	300c      	adds	r0, #12
 800c1aa:	f7fd f8b4 	bl	8009316 <memcpy>
 800c1ae:	4621      	mov	r1, r4
 800c1b0:	9801      	ldr	r0, [sp, #4]
 800c1b2:	f7fe f85f 	bl	800a274 <_Bfree>
 800c1b6:	464c      	mov	r4, r9
 800c1b8:	6923      	ldr	r3, [r4, #16]
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	6122      	str	r2, [r4, #16]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c1c4:	615a      	str	r2, [r3, #20]
 800c1c6:	e7be      	b.n	800c146 <__gethex+0x362>
 800c1c8:	6922      	ldr	r2, [r4, #16]
 800c1ca:	455a      	cmp	r2, fp
 800c1cc:	dd0b      	ble.n	800c1e6 <__gethex+0x402>
 800c1ce:	2101      	movs	r1, #1
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	f7ff fd9f 	bl	800bd14 <rshift>
 800c1d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c1da:	3701      	adds	r7, #1
 800c1dc:	42bb      	cmp	r3, r7
 800c1de:	f6ff aee0 	blt.w	800bfa2 <__gethex+0x1be>
 800c1e2:	2501      	movs	r5, #1
 800c1e4:	e7c2      	b.n	800c16c <__gethex+0x388>
 800c1e6:	f016 061f 	ands.w	r6, r6, #31
 800c1ea:	d0fa      	beq.n	800c1e2 <__gethex+0x3fe>
 800c1ec:	4453      	add	r3, sl
 800c1ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c1f2:	f7fe f8f1 	bl	800a3d8 <__hi0bits>
 800c1f6:	f1c6 0620 	rsb	r6, r6, #32
 800c1fa:	42b0      	cmp	r0, r6
 800c1fc:	dbe7      	blt.n	800c1ce <__gethex+0x3ea>
 800c1fe:	e7f0      	b.n	800c1e2 <__gethex+0x3fe>
 800c200:	0800ca7d 	.word	0x0800ca7d

0800c204 <L_shift>:
 800c204:	f1c2 0208 	rsb	r2, r2, #8
 800c208:	0092      	lsls	r2, r2, #2
 800c20a:	b570      	push	{r4, r5, r6, lr}
 800c20c:	f1c2 0620 	rsb	r6, r2, #32
 800c210:	6843      	ldr	r3, [r0, #4]
 800c212:	6804      	ldr	r4, [r0, #0]
 800c214:	fa03 f506 	lsl.w	r5, r3, r6
 800c218:	432c      	orrs	r4, r5
 800c21a:	40d3      	lsrs	r3, r2
 800c21c:	6004      	str	r4, [r0, #0]
 800c21e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c222:	4288      	cmp	r0, r1
 800c224:	d3f4      	bcc.n	800c210 <L_shift+0xc>
 800c226:	bd70      	pop	{r4, r5, r6, pc}

0800c228 <__match>:
 800c228:	b530      	push	{r4, r5, lr}
 800c22a:	6803      	ldr	r3, [r0, #0]
 800c22c:	3301      	adds	r3, #1
 800c22e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c232:	b914      	cbnz	r4, 800c23a <__match+0x12>
 800c234:	6003      	str	r3, [r0, #0]
 800c236:	2001      	movs	r0, #1
 800c238:	bd30      	pop	{r4, r5, pc}
 800c23a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c23e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c242:	2d19      	cmp	r5, #25
 800c244:	bf98      	it	ls
 800c246:	3220      	addls	r2, #32
 800c248:	42a2      	cmp	r2, r4
 800c24a:	d0f0      	beq.n	800c22e <__match+0x6>
 800c24c:	2000      	movs	r0, #0
 800c24e:	e7f3      	b.n	800c238 <__match+0x10>

0800c250 <__hexnan>:
 800c250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c254:	2500      	movs	r5, #0
 800c256:	680b      	ldr	r3, [r1, #0]
 800c258:	4682      	mov	sl, r0
 800c25a:	115e      	asrs	r6, r3, #5
 800c25c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c260:	f013 031f 	ands.w	r3, r3, #31
 800c264:	bf18      	it	ne
 800c266:	3604      	addne	r6, #4
 800c268:	1f37      	subs	r7, r6, #4
 800c26a:	4690      	mov	r8, r2
 800c26c:	46b9      	mov	r9, r7
 800c26e:	463c      	mov	r4, r7
 800c270:	46ab      	mov	fp, r5
 800c272:	b087      	sub	sp, #28
 800c274:	6801      	ldr	r1, [r0, #0]
 800c276:	9301      	str	r3, [sp, #4]
 800c278:	f846 5c04 	str.w	r5, [r6, #-4]
 800c27c:	9502      	str	r5, [sp, #8]
 800c27e:	784a      	ldrb	r2, [r1, #1]
 800c280:	1c4b      	adds	r3, r1, #1
 800c282:	9303      	str	r3, [sp, #12]
 800c284:	b342      	cbz	r2, 800c2d8 <__hexnan+0x88>
 800c286:	4610      	mov	r0, r2
 800c288:	9105      	str	r1, [sp, #20]
 800c28a:	9204      	str	r2, [sp, #16]
 800c28c:	f7ff fd95 	bl	800bdba <__hexdig_fun>
 800c290:	2800      	cmp	r0, #0
 800c292:	d151      	bne.n	800c338 <__hexnan+0xe8>
 800c294:	9a04      	ldr	r2, [sp, #16]
 800c296:	9905      	ldr	r1, [sp, #20]
 800c298:	2a20      	cmp	r2, #32
 800c29a:	d818      	bhi.n	800c2ce <__hexnan+0x7e>
 800c29c:	9b02      	ldr	r3, [sp, #8]
 800c29e:	459b      	cmp	fp, r3
 800c2a0:	dd13      	ble.n	800c2ca <__hexnan+0x7a>
 800c2a2:	454c      	cmp	r4, r9
 800c2a4:	d206      	bcs.n	800c2b4 <__hexnan+0x64>
 800c2a6:	2d07      	cmp	r5, #7
 800c2a8:	dc04      	bgt.n	800c2b4 <__hexnan+0x64>
 800c2aa:	462a      	mov	r2, r5
 800c2ac:	4649      	mov	r1, r9
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f7ff ffa8 	bl	800c204 <L_shift>
 800c2b4:	4544      	cmp	r4, r8
 800c2b6:	d952      	bls.n	800c35e <__hexnan+0x10e>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	f1a4 0904 	sub.w	r9, r4, #4
 800c2be:	f844 3c04 	str.w	r3, [r4, #-4]
 800c2c2:	461d      	mov	r5, r3
 800c2c4:	464c      	mov	r4, r9
 800c2c6:	f8cd b008 	str.w	fp, [sp, #8]
 800c2ca:	9903      	ldr	r1, [sp, #12]
 800c2cc:	e7d7      	b.n	800c27e <__hexnan+0x2e>
 800c2ce:	2a29      	cmp	r2, #41	@ 0x29
 800c2d0:	d157      	bne.n	800c382 <__hexnan+0x132>
 800c2d2:	3102      	adds	r1, #2
 800c2d4:	f8ca 1000 	str.w	r1, [sl]
 800c2d8:	f1bb 0f00 	cmp.w	fp, #0
 800c2dc:	d051      	beq.n	800c382 <__hexnan+0x132>
 800c2de:	454c      	cmp	r4, r9
 800c2e0:	d206      	bcs.n	800c2f0 <__hexnan+0xa0>
 800c2e2:	2d07      	cmp	r5, #7
 800c2e4:	dc04      	bgt.n	800c2f0 <__hexnan+0xa0>
 800c2e6:	462a      	mov	r2, r5
 800c2e8:	4649      	mov	r1, r9
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f7ff ff8a 	bl	800c204 <L_shift>
 800c2f0:	4544      	cmp	r4, r8
 800c2f2:	d936      	bls.n	800c362 <__hexnan+0x112>
 800c2f4:	4623      	mov	r3, r4
 800c2f6:	f1a8 0204 	sub.w	r2, r8, #4
 800c2fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800c2fe:	429f      	cmp	r7, r3
 800c300:	f842 1f04 	str.w	r1, [r2, #4]!
 800c304:	d2f9      	bcs.n	800c2fa <__hexnan+0xaa>
 800c306:	1b3b      	subs	r3, r7, r4
 800c308:	f023 0303 	bic.w	r3, r3, #3
 800c30c:	3304      	adds	r3, #4
 800c30e:	3401      	adds	r4, #1
 800c310:	3e03      	subs	r6, #3
 800c312:	42b4      	cmp	r4, r6
 800c314:	bf88      	it	hi
 800c316:	2304      	movhi	r3, #4
 800c318:	2200      	movs	r2, #0
 800c31a:	4443      	add	r3, r8
 800c31c:	f843 2b04 	str.w	r2, [r3], #4
 800c320:	429f      	cmp	r7, r3
 800c322:	d2fb      	bcs.n	800c31c <__hexnan+0xcc>
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	b91b      	cbnz	r3, 800c330 <__hexnan+0xe0>
 800c328:	4547      	cmp	r7, r8
 800c32a:	d128      	bne.n	800c37e <__hexnan+0x12e>
 800c32c:	2301      	movs	r3, #1
 800c32e:	603b      	str	r3, [r7, #0]
 800c330:	2005      	movs	r0, #5
 800c332:	b007      	add	sp, #28
 800c334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c338:	3501      	adds	r5, #1
 800c33a:	2d08      	cmp	r5, #8
 800c33c:	f10b 0b01 	add.w	fp, fp, #1
 800c340:	dd06      	ble.n	800c350 <__hexnan+0x100>
 800c342:	4544      	cmp	r4, r8
 800c344:	d9c1      	bls.n	800c2ca <__hexnan+0x7a>
 800c346:	2300      	movs	r3, #0
 800c348:	2501      	movs	r5, #1
 800c34a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c34e:	3c04      	subs	r4, #4
 800c350:	6822      	ldr	r2, [r4, #0]
 800c352:	f000 000f 	and.w	r0, r0, #15
 800c356:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c35a:	6020      	str	r0, [r4, #0]
 800c35c:	e7b5      	b.n	800c2ca <__hexnan+0x7a>
 800c35e:	2508      	movs	r5, #8
 800c360:	e7b3      	b.n	800c2ca <__hexnan+0x7a>
 800c362:	9b01      	ldr	r3, [sp, #4]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d0dd      	beq.n	800c324 <__hexnan+0xd4>
 800c368:	f04f 32ff 	mov.w	r2, #4294967295
 800c36c:	f1c3 0320 	rsb	r3, r3, #32
 800c370:	40da      	lsrs	r2, r3
 800c372:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c376:	4013      	ands	r3, r2
 800c378:	f846 3c04 	str.w	r3, [r6, #-4]
 800c37c:	e7d2      	b.n	800c324 <__hexnan+0xd4>
 800c37e:	3f04      	subs	r7, #4
 800c380:	e7d0      	b.n	800c324 <__hexnan+0xd4>
 800c382:	2004      	movs	r0, #4
 800c384:	e7d5      	b.n	800c332 <__hexnan+0xe2>

0800c386 <__ascii_mbtowc>:
 800c386:	b082      	sub	sp, #8
 800c388:	b901      	cbnz	r1, 800c38c <__ascii_mbtowc+0x6>
 800c38a:	a901      	add	r1, sp, #4
 800c38c:	b142      	cbz	r2, 800c3a0 <__ascii_mbtowc+0x1a>
 800c38e:	b14b      	cbz	r3, 800c3a4 <__ascii_mbtowc+0x1e>
 800c390:	7813      	ldrb	r3, [r2, #0]
 800c392:	600b      	str	r3, [r1, #0]
 800c394:	7812      	ldrb	r2, [r2, #0]
 800c396:	1e10      	subs	r0, r2, #0
 800c398:	bf18      	it	ne
 800c39a:	2001      	movne	r0, #1
 800c39c:	b002      	add	sp, #8
 800c39e:	4770      	bx	lr
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	e7fb      	b.n	800c39c <__ascii_mbtowc+0x16>
 800c3a4:	f06f 0001 	mvn.w	r0, #1
 800c3a8:	e7f8      	b.n	800c39c <__ascii_mbtowc+0x16>

0800c3aa <_realloc_r>:
 800c3aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ae:	4607      	mov	r7, r0
 800c3b0:	4614      	mov	r4, r2
 800c3b2:	460d      	mov	r5, r1
 800c3b4:	b921      	cbnz	r1, 800c3c0 <_realloc_r+0x16>
 800c3b6:	4611      	mov	r1, r2
 800c3b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3bc:	f7fd be8e 	b.w	800a0dc <_malloc_r>
 800c3c0:	b92a      	cbnz	r2, 800c3ce <_realloc_r+0x24>
 800c3c2:	f7fd fe19 	bl	8009ff8 <_free_r>
 800c3c6:	4625      	mov	r5, r4
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3ce:	f000 f840 	bl	800c452 <_malloc_usable_size_r>
 800c3d2:	4284      	cmp	r4, r0
 800c3d4:	4606      	mov	r6, r0
 800c3d6:	d802      	bhi.n	800c3de <_realloc_r+0x34>
 800c3d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c3dc:	d8f4      	bhi.n	800c3c8 <_realloc_r+0x1e>
 800c3de:	4621      	mov	r1, r4
 800c3e0:	4638      	mov	r0, r7
 800c3e2:	f7fd fe7b 	bl	800a0dc <_malloc_r>
 800c3e6:	4680      	mov	r8, r0
 800c3e8:	b908      	cbnz	r0, 800c3ee <_realloc_r+0x44>
 800c3ea:	4645      	mov	r5, r8
 800c3ec:	e7ec      	b.n	800c3c8 <_realloc_r+0x1e>
 800c3ee:	42b4      	cmp	r4, r6
 800c3f0:	4622      	mov	r2, r4
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	bf28      	it	cs
 800c3f6:	4632      	movcs	r2, r6
 800c3f8:	f7fc ff8d 	bl	8009316 <memcpy>
 800c3fc:	4629      	mov	r1, r5
 800c3fe:	4638      	mov	r0, r7
 800c400:	f7fd fdfa 	bl	8009ff8 <_free_r>
 800c404:	e7f1      	b.n	800c3ea <_realloc_r+0x40>

0800c406 <__ascii_wctomb>:
 800c406:	4603      	mov	r3, r0
 800c408:	4608      	mov	r0, r1
 800c40a:	b141      	cbz	r1, 800c41e <__ascii_wctomb+0x18>
 800c40c:	2aff      	cmp	r2, #255	@ 0xff
 800c40e:	d904      	bls.n	800c41a <__ascii_wctomb+0x14>
 800c410:	228a      	movs	r2, #138	@ 0x8a
 800c412:	f04f 30ff 	mov.w	r0, #4294967295
 800c416:	601a      	str	r2, [r3, #0]
 800c418:	4770      	bx	lr
 800c41a:	2001      	movs	r0, #1
 800c41c:	700a      	strb	r2, [r1, #0]
 800c41e:	4770      	bx	lr

0800c420 <fiprintf>:
 800c420:	b40e      	push	{r1, r2, r3}
 800c422:	b503      	push	{r0, r1, lr}
 800c424:	4601      	mov	r1, r0
 800c426:	ab03      	add	r3, sp, #12
 800c428:	4805      	ldr	r0, [pc, #20]	@ (800c440 <fiprintf+0x20>)
 800c42a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c42e:	6800      	ldr	r0, [r0, #0]
 800c430:	9301      	str	r3, [sp, #4]
 800c432:	f000 f83d 	bl	800c4b0 <_vfiprintf_r>
 800c436:	b002      	add	sp, #8
 800c438:	f85d eb04 	ldr.w	lr, [sp], #4
 800c43c:	b003      	add	sp, #12
 800c43e:	4770      	bx	lr
 800c440:	2000004c 	.word	0x2000004c

0800c444 <abort>:
 800c444:	2006      	movs	r0, #6
 800c446:	b508      	push	{r3, lr}
 800c448:	f000 fa06 	bl	800c858 <raise>
 800c44c:	2001      	movs	r0, #1
 800c44e:	f7f6 fe78 	bl	8003142 <_exit>

0800c452 <_malloc_usable_size_r>:
 800c452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c456:	1f18      	subs	r0, r3, #4
 800c458:	2b00      	cmp	r3, #0
 800c45a:	bfbc      	itt	lt
 800c45c:	580b      	ldrlt	r3, [r1, r0]
 800c45e:	18c0      	addlt	r0, r0, r3
 800c460:	4770      	bx	lr

0800c462 <__sfputc_r>:
 800c462:	6893      	ldr	r3, [r2, #8]
 800c464:	b410      	push	{r4}
 800c466:	3b01      	subs	r3, #1
 800c468:	2b00      	cmp	r3, #0
 800c46a:	6093      	str	r3, [r2, #8]
 800c46c:	da07      	bge.n	800c47e <__sfputc_r+0x1c>
 800c46e:	6994      	ldr	r4, [r2, #24]
 800c470:	42a3      	cmp	r3, r4
 800c472:	db01      	blt.n	800c478 <__sfputc_r+0x16>
 800c474:	290a      	cmp	r1, #10
 800c476:	d102      	bne.n	800c47e <__sfputc_r+0x1c>
 800c478:	bc10      	pop	{r4}
 800c47a:	f000 b931 	b.w	800c6e0 <__swbuf_r>
 800c47e:	6813      	ldr	r3, [r2, #0]
 800c480:	1c58      	adds	r0, r3, #1
 800c482:	6010      	str	r0, [r2, #0]
 800c484:	7019      	strb	r1, [r3, #0]
 800c486:	4608      	mov	r0, r1
 800c488:	bc10      	pop	{r4}
 800c48a:	4770      	bx	lr

0800c48c <__sfputs_r>:
 800c48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c48e:	4606      	mov	r6, r0
 800c490:	460f      	mov	r7, r1
 800c492:	4614      	mov	r4, r2
 800c494:	18d5      	adds	r5, r2, r3
 800c496:	42ac      	cmp	r4, r5
 800c498:	d101      	bne.n	800c49e <__sfputs_r+0x12>
 800c49a:	2000      	movs	r0, #0
 800c49c:	e007      	b.n	800c4ae <__sfputs_r+0x22>
 800c49e:	463a      	mov	r2, r7
 800c4a0:	4630      	mov	r0, r6
 800c4a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4a6:	f7ff ffdc 	bl	800c462 <__sfputc_r>
 800c4aa:	1c43      	adds	r3, r0, #1
 800c4ac:	d1f3      	bne.n	800c496 <__sfputs_r+0xa>
 800c4ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c4b0 <_vfiprintf_r>:
 800c4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b4:	460d      	mov	r5, r1
 800c4b6:	4614      	mov	r4, r2
 800c4b8:	4698      	mov	r8, r3
 800c4ba:	4606      	mov	r6, r0
 800c4bc:	b09d      	sub	sp, #116	@ 0x74
 800c4be:	b118      	cbz	r0, 800c4c8 <_vfiprintf_r+0x18>
 800c4c0:	6a03      	ldr	r3, [r0, #32]
 800c4c2:	b90b      	cbnz	r3, 800c4c8 <_vfiprintf_r+0x18>
 800c4c4:	f7fc fdfe 	bl	80090c4 <__sinit>
 800c4c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4ca:	07d9      	lsls	r1, r3, #31
 800c4cc:	d405      	bmi.n	800c4da <_vfiprintf_r+0x2a>
 800c4ce:	89ab      	ldrh	r3, [r5, #12]
 800c4d0:	059a      	lsls	r2, r3, #22
 800c4d2:	d402      	bmi.n	800c4da <_vfiprintf_r+0x2a>
 800c4d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4d6:	f7fc ff0e 	bl	80092f6 <__retarget_lock_acquire_recursive>
 800c4da:	89ab      	ldrh	r3, [r5, #12]
 800c4dc:	071b      	lsls	r3, r3, #28
 800c4de:	d501      	bpl.n	800c4e4 <_vfiprintf_r+0x34>
 800c4e0:	692b      	ldr	r3, [r5, #16]
 800c4e2:	b99b      	cbnz	r3, 800c50c <_vfiprintf_r+0x5c>
 800c4e4:	4629      	mov	r1, r5
 800c4e6:	4630      	mov	r0, r6
 800c4e8:	f000 f938 	bl	800c75c <__swsetup_r>
 800c4ec:	b170      	cbz	r0, 800c50c <_vfiprintf_r+0x5c>
 800c4ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4f0:	07dc      	lsls	r4, r3, #31
 800c4f2:	d504      	bpl.n	800c4fe <_vfiprintf_r+0x4e>
 800c4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f8:	b01d      	add	sp, #116	@ 0x74
 800c4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fe:	89ab      	ldrh	r3, [r5, #12]
 800c500:	0598      	lsls	r0, r3, #22
 800c502:	d4f7      	bmi.n	800c4f4 <_vfiprintf_r+0x44>
 800c504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c506:	f7fc fef7 	bl	80092f8 <__retarget_lock_release_recursive>
 800c50a:	e7f3      	b.n	800c4f4 <_vfiprintf_r+0x44>
 800c50c:	2300      	movs	r3, #0
 800c50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c510:	2320      	movs	r3, #32
 800c512:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c516:	2330      	movs	r3, #48	@ 0x30
 800c518:	f04f 0901 	mov.w	r9, #1
 800c51c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c520:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c6cc <_vfiprintf_r+0x21c>
 800c524:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c528:	4623      	mov	r3, r4
 800c52a:	469a      	mov	sl, r3
 800c52c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c530:	b10a      	cbz	r2, 800c536 <_vfiprintf_r+0x86>
 800c532:	2a25      	cmp	r2, #37	@ 0x25
 800c534:	d1f9      	bne.n	800c52a <_vfiprintf_r+0x7a>
 800c536:	ebba 0b04 	subs.w	fp, sl, r4
 800c53a:	d00b      	beq.n	800c554 <_vfiprintf_r+0xa4>
 800c53c:	465b      	mov	r3, fp
 800c53e:	4622      	mov	r2, r4
 800c540:	4629      	mov	r1, r5
 800c542:	4630      	mov	r0, r6
 800c544:	f7ff ffa2 	bl	800c48c <__sfputs_r>
 800c548:	3001      	adds	r0, #1
 800c54a:	f000 80a7 	beq.w	800c69c <_vfiprintf_r+0x1ec>
 800c54e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c550:	445a      	add	r2, fp
 800c552:	9209      	str	r2, [sp, #36]	@ 0x24
 800c554:	f89a 3000 	ldrb.w	r3, [sl]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f000 809f 	beq.w	800c69c <_vfiprintf_r+0x1ec>
 800c55e:	2300      	movs	r3, #0
 800c560:	f04f 32ff 	mov.w	r2, #4294967295
 800c564:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c568:	f10a 0a01 	add.w	sl, sl, #1
 800c56c:	9304      	str	r3, [sp, #16]
 800c56e:	9307      	str	r3, [sp, #28]
 800c570:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c574:	931a      	str	r3, [sp, #104]	@ 0x68
 800c576:	4654      	mov	r4, sl
 800c578:	2205      	movs	r2, #5
 800c57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c57e:	4853      	ldr	r0, [pc, #332]	@ (800c6cc <_vfiprintf_r+0x21c>)
 800c580:	f7fc febb 	bl	80092fa <memchr>
 800c584:	9a04      	ldr	r2, [sp, #16]
 800c586:	b9d8      	cbnz	r0, 800c5c0 <_vfiprintf_r+0x110>
 800c588:	06d1      	lsls	r1, r2, #27
 800c58a:	bf44      	itt	mi
 800c58c:	2320      	movmi	r3, #32
 800c58e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c592:	0713      	lsls	r3, r2, #28
 800c594:	bf44      	itt	mi
 800c596:	232b      	movmi	r3, #43	@ 0x2b
 800c598:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c59c:	f89a 3000 	ldrb.w	r3, [sl]
 800c5a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5a2:	d015      	beq.n	800c5d0 <_vfiprintf_r+0x120>
 800c5a4:	4654      	mov	r4, sl
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	f04f 0c0a 	mov.w	ip, #10
 800c5ac:	9a07      	ldr	r2, [sp, #28]
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5b4:	3b30      	subs	r3, #48	@ 0x30
 800c5b6:	2b09      	cmp	r3, #9
 800c5b8:	d94b      	bls.n	800c652 <_vfiprintf_r+0x1a2>
 800c5ba:	b1b0      	cbz	r0, 800c5ea <_vfiprintf_r+0x13a>
 800c5bc:	9207      	str	r2, [sp, #28]
 800c5be:	e014      	b.n	800c5ea <_vfiprintf_r+0x13a>
 800c5c0:	eba0 0308 	sub.w	r3, r0, r8
 800c5c4:	fa09 f303 	lsl.w	r3, r9, r3
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	46a2      	mov	sl, r4
 800c5cc:	9304      	str	r3, [sp, #16]
 800c5ce:	e7d2      	b.n	800c576 <_vfiprintf_r+0xc6>
 800c5d0:	9b03      	ldr	r3, [sp, #12]
 800c5d2:	1d19      	adds	r1, r3, #4
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	9103      	str	r1, [sp, #12]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	bfbb      	ittet	lt
 800c5dc:	425b      	neglt	r3, r3
 800c5de:	f042 0202 	orrlt.w	r2, r2, #2
 800c5e2:	9307      	strge	r3, [sp, #28]
 800c5e4:	9307      	strlt	r3, [sp, #28]
 800c5e6:	bfb8      	it	lt
 800c5e8:	9204      	strlt	r2, [sp, #16]
 800c5ea:	7823      	ldrb	r3, [r4, #0]
 800c5ec:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5ee:	d10a      	bne.n	800c606 <_vfiprintf_r+0x156>
 800c5f0:	7863      	ldrb	r3, [r4, #1]
 800c5f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5f4:	d132      	bne.n	800c65c <_vfiprintf_r+0x1ac>
 800c5f6:	9b03      	ldr	r3, [sp, #12]
 800c5f8:	3402      	adds	r4, #2
 800c5fa:	1d1a      	adds	r2, r3, #4
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	9203      	str	r2, [sp, #12]
 800c600:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c604:	9305      	str	r3, [sp, #20]
 800c606:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c6d0 <_vfiprintf_r+0x220>
 800c60a:	2203      	movs	r2, #3
 800c60c:	4650      	mov	r0, sl
 800c60e:	7821      	ldrb	r1, [r4, #0]
 800c610:	f7fc fe73 	bl	80092fa <memchr>
 800c614:	b138      	cbz	r0, 800c626 <_vfiprintf_r+0x176>
 800c616:	2240      	movs	r2, #64	@ 0x40
 800c618:	9b04      	ldr	r3, [sp, #16]
 800c61a:	eba0 000a 	sub.w	r0, r0, sl
 800c61e:	4082      	lsls	r2, r0
 800c620:	4313      	orrs	r3, r2
 800c622:	3401      	adds	r4, #1
 800c624:	9304      	str	r3, [sp, #16]
 800c626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c62a:	2206      	movs	r2, #6
 800c62c:	4829      	ldr	r0, [pc, #164]	@ (800c6d4 <_vfiprintf_r+0x224>)
 800c62e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c632:	f7fc fe62 	bl	80092fa <memchr>
 800c636:	2800      	cmp	r0, #0
 800c638:	d03f      	beq.n	800c6ba <_vfiprintf_r+0x20a>
 800c63a:	4b27      	ldr	r3, [pc, #156]	@ (800c6d8 <_vfiprintf_r+0x228>)
 800c63c:	bb1b      	cbnz	r3, 800c686 <_vfiprintf_r+0x1d6>
 800c63e:	9b03      	ldr	r3, [sp, #12]
 800c640:	3307      	adds	r3, #7
 800c642:	f023 0307 	bic.w	r3, r3, #7
 800c646:	3308      	adds	r3, #8
 800c648:	9303      	str	r3, [sp, #12]
 800c64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c64c:	443b      	add	r3, r7
 800c64e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c650:	e76a      	b.n	800c528 <_vfiprintf_r+0x78>
 800c652:	460c      	mov	r4, r1
 800c654:	2001      	movs	r0, #1
 800c656:	fb0c 3202 	mla	r2, ip, r2, r3
 800c65a:	e7a8      	b.n	800c5ae <_vfiprintf_r+0xfe>
 800c65c:	2300      	movs	r3, #0
 800c65e:	f04f 0c0a 	mov.w	ip, #10
 800c662:	4619      	mov	r1, r3
 800c664:	3401      	adds	r4, #1
 800c666:	9305      	str	r3, [sp, #20]
 800c668:	4620      	mov	r0, r4
 800c66a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c66e:	3a30      	subs	r2, #48	@ 0x30
 800c670:	2a09      	cmp	r2, #9
 800c672:	d903      	bls.n	800c67c <_vfiprintf_r+0x1cc>
 800c674:	2b00      	cmp	r3, #0
 800c676:	d0c6      	beq.n	800c606 <_vfiprintf_r+0x156>
 800c678:	9105      	str	r1, [sp, #20]
 800c67a:	e7c4      	b.n	800c606 <_vfiprintf_r+0x156>
 800c67c:	4604      	mov	r4, r0
 800c67e:	2301      	movs	r3, #1
 800c680:	fb0c 2101 	mla	r1, ip, r1, r2
 800c684:	e7f0      	b.n	800c668 <_vfiprintf_r+0x1b8>
 800c686:	ab03      	add	r3, sp, #12
 800c688:	9300      	str	r3, [sp, #0]
 800c68a:	462a      	mov	r2, r5
 800c68c:	4630      	mov	r0, r6
 800c68e:	4b13      	ldr	r3, [pc, #76]	@ (800c6dc <_vfiprintf_r+0x22c>)
 800c690:	a904      	add	r1, sp, #16
 800c692:	f7fb fec5 	bl	8008420 <_printf_float>
 800c696:	4607      	mov	r7, r0
 800c698:	1c78      	adds	r0, r7, #1
 800c69a:	d1d6      	bne.n	800c64a <_vfiprintf_r+0x19a>
 800c69c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c69e:	07d9      	lsls	r1, r3, #31
 800c6a0:	d405      	bmi.n	800c6ae <_vfiprintf_r+0x1fe>
 800c6a2:	89ab      	ldrh	r3, [r5, #12]
 800c6a4:	059a      	lsls	r2, r3, #22
 800c6a6:	d402      	bmi.n	800c6ae <_vfiprintf_r+0x1fe>
 800c6a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6aa:	f7fc fe25 	bl	80092f8 <__retarget_lock_release_recursive>
 800c6ae:	89ab      	ldrh	r3, [r5, #12]
 800c6b0:	065b      	lsls	r3, r3, #25
 800c6b2:	f53f af1f 	bmi.w	800c4f4 <_vfiprintf_r+0x44>
 800c6b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6b8:	e71e      	b.n	800c4f8 <_vfiprintf_r+0x48>
 800c6ba:	ab03      	add	r3, sp, #12
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	462a      	mov	r2, r5
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	4b06      	ldr	r3, [pc, #24]	@ (800c6dc <_vfiprintf_r+0x22c>)
 800c6c4:	a904      	add	r1, sp, #16
 800c6c6:	f7fc f949 	bl	800895c <_printf_i>
 800c6ca:	e7e4      	b.n	800c696 <_vfiprintf_r+0x1e6>
 800c6cc:	0800cae9 	.word	0x0800cae9
 800c6d0:	0800caef 	.word	0x0800caef
 800c6d4:	0800caf3 	.word	0x0800caf3
 800c6d8:	08008421 	.word	0x08008421
 800c6dc:	0800c48d 	.word	0x0800c48d

0800c6e0 <__swbuf_r>:
 800c6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e2:	460e      	mov	r6, r1
 800c6e4:	4614      	mov	r4, r2
 800c6e6:	4605      	mov	r5, r0
 800c6e8:	b118      	cbz	r0, 800c6f2 <__swbuf_r+0x12>
 800c6ea:	6a03      	ldr	r3, [r0, #32]
 800c6ec:	b90b      	cbnz	r3, 800c6f2 <__swbuf_r+0x12>
 800c6ee:	f7fc fce9 	bl	80090c4 <__sinit>
 800c6f2:	69a3      	ldr	r3, [r4, #24]
 800c6f4:	60a3      	str	r3, [r4, #8]
 800c6f6:	89a3      	ldrh	r3, [r4, #12]
 800c6f8:	071a      	lsls	r2, r3, #28
 800c6fa:	d501      	bpl.n	800c700 <__swbuf_r+0x20>
 800c6fc:	6923      	ldr	r3, [r4, #16]
 800c6fe:	b943      	cbnz	r3, 800c712 <__swbuf_r+0x32>
 800c700:	4621      	mov	r1, r4
 800c702:	4628      	mov	r0, r5
 800c704:	f000 f82a 	bl	800c75c <__swsetup_r>
 800c708:	b118      	cbz	r0, 800c712 <__swbuf_r+0x32>
 800c70a:	f04f 37ff 	mov.w	r7, #4294967295
 800c70e:	4638      	mov	r0, r7
 800c710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c712:	6823      	ldr	r3, [r4, #0]
 800c714:	6922      	ldr	r2, [r4, #16]
 800c716:	b2f6      	uxtb	r6, r6
 800c718:	1a98      	subs	r0, r3, r2
 800c71a:	6963      	ldr	r3, [r4, #20]
 800c71c:	4637      	mov	r7, r6
 800c71e:	4283      	cmp	r3, r0
 800c720:	dc05      	bgt.n	800c72e <__swbuf_r+0x4e>
 800c722:	4621      	mov	r1, r4
 800c724:	4628      	mov	r0, r5
 800c726:	f7ff fa59 	bl	800bbdc <_fflush_r>
 800c72a:	2800      	cmp	r0, #0
 800c72c:	d1ed      	bne.n	800c70a <__swbuf_r+0x2a>
 800c72e:	68a3      	ldr	r3, [r4, #8]
 800c730:	3b01      	subs	r3, #1
 800c732:	60a3      	str	r3, [r4, #8]
 800c734:	6823      	ldr	r3, [r4, #0]
 800c736:	1c5a      	adds	r2, r3, #1
 800c738:	6022      	str	r2, [r4, #0]
 800c73a:	701e      	strb	r6, [r3, #0]
 800c73c:	6962      	ldr	r2, [r4, #20]
 800c73e:	1c43      	adds	r3, r0, #1
 800c740:	429a      	cmp	r2, r3
 800c742:	d004      	beq.n	800c74e <__swbuf_r+0x6e>
 800c744:	89a3      	ldrh	r3, [r4, #12]
 800c746:	07db      	lsls	r3, r3, #31
 800c748:	d5e1      	bpl.n	800c70e <__swbuf_r+0x2e>
 800c74a:	2e0a      	cmp	r6, #10
 800c74c:	d1df      	bne.n	800c70e <__swbuf_r+0x2e>
 800c74e:	4621      	mov	r1, r4
 800c750:	4628      	mov	r0, r5
 800c752:	f7ff fa43 	bl	800bbdc <_fflush_r>
 800c756:	2800      	cmp	r0, #0
 800c758:	d0d9      	beq.n	800c70e <__swbuf_r+0x2e>
 800c75a:	e7d6      	b.n	800c70a <__swbuf_r+0x2a>

0800c75c <__swsetup_r>:
 800c75c:	b538      	push	{r3, r4, r5, lr}
 800c75e:	4b29      	ldr	r3, [pc, #164]	@ (800c804 <__swsetup_r+0xa8>)
 800c760:	4605      	mov	r5, r0
 800c762:	6818      	ldr	r0, [r3, #0]
 800c764:	460c      	mov	r4, r1
 800c766:	b118      	cbz	r0, 800c770 <__swsetup_r+0x14>
 800c768:	6a03      	ldr	r3, [r0, #32]
 800c76a:	b90b      	cbnz	r3, 800c770 <__swsetup_r+0x14>
 800c76c:	f7fc fcaa 	bl	80090c4 <__sinit>
 800c770:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c774:	0719      	lsls	r1, r3, #28
 800c776:	d422      	bmi.n	800c7be <__swsetup_r+0x62>
 800c778:	06da      	lsls	r2, r3, #27
 800c77a:	d407      	bmi.n	800c78c <__swsetup_r+0x30>
 800c77c:	2209      	movs	r2, #9
 800c77e:	602a      	str	r2, [r5, #0]
 800c780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c784:	f04f 30ff 	mov.w	r0, #4294967295
 800c788:	81a3      	strh	r3, [r4, #12]
 800c78a:	e033      	b.n	800c7f4 <__swsetup_r+0x98>
 800c78c:	0758      	lsls	r0, r3, #29
 800c78e:	d512      	bpl.n	800c7b6 <__swsetup_r+0x5a>
 800c790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c792:	b141      	cbz	r1, 800c7a6 <__swsetup_r+0x4a>
 800c794:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c798:	4299      	cmp	r1, r3
 800c79a:	d002      	beq.n	800c7a2 <__swsetup_r+0x46>
 800c79c:	4628      	mov	r0, r5
 800c79e:	f7fd fc2b 	bl	8009ff8 <_free_r>
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c7a6:	89a3      	ldrh	r3, [r4, #12]
 800c7a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c7ac:	81a3      	strh	r3, [r4, #12]
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	6063      	str	r3, [r4, #4]
 800c7b2:	6923      	ldr	r3, [r4, #16]
 800c7b4:	6023      	str	r3, [r4, #0]
 800c7b6:	89a3      	ldrh	r3, [r4, #12]
 800c7b8:	f043 0308 	orr.w	r3, r3, #8
 800c7bc:	81a3      	strh	r3, [r4, #12]
 800c7be:	6923      	ldr	r3, [r4, #16]
 800c7c0:	b94b      	cbnz	r3, 800c7d6 <__swsetup_r+0x7a>
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c7c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7cc:	d003      	beq.n	800c7d6 <__swsetup_r+0x7a>
 800c7ce:	4621      	mov	r1, r4
 800c7d0:	4628      	mov	r0, r5
 800c7d2:	f000 f882 	bl	800c8da <__smakebuf_r>
 800c7d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7da:	f013 0201 	ands.w	r2, r3, #1
 800c7de:	d00a      	beq.n	800c7f6 <__swsetup_r+0x9a>
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	60a2      	str	r2, [r4, #8]
 800c7e4:	6962      	ldr	r2, [r4, #20]
 800c7e6:	4252      	negs	r2, r2
 800c7e8:	61a2      	str	r2, [r4, #24]
 800c7ea:	6922      	ldr	r2, [r4, #16]
 800c7ec:	b942      	cbnz	r2, 800c800 <__swsetup_r+0xa4>
 800c7ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c7f2:	d1c5      	bne.n	800c780 <__swsetup_r+0x24>
 800c7f4:	bd38      	pop	{r3, r4, r5, pc}
 800c7f6:	0799      	lsls	r1, r3, #30
 800c7f8:	bf58      	it	pl
 800c7fa:	6962      	ldrpl	r2, [r4, #20]
 800c7fc:	60a2      	str	r2, [r4, #8]
 800c7fe:	e7f4      	b.n	800c7ea <__swsetup_r+0x8e>
 800c800:	2000      	movs	r0, #0
 800c802:	e7f7      	b.n	800c7f4 <__swsetup_r+0x98>
 800c804:	2000004c 	.word	0x2000004c

0800c808 <_raise_r>:
 800c808:	291f      	cmp	r1, #31
 800c80a:	b538      	push	{r3, r4, r5, lr}
 800c80c:	4605      	mov	r5, r0
 800c80e:	460c      	mov	r4, r1
 800c810:	d904      	bls.n	800c81c <_raise_r+0x14>
 800c812:	2316      	movs	r3, #22
 800c814:	6003      	str	r3, [r0, #0]
 800c816:	f04f 30ff 	mov.w	r0, #4294967295
 800c81a:	bd38      	pop	{r3, r4, r5, pc}
 800c81c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c81e:	b112      	cbz	r2, 800c826 <_raise_r+0x1e>
 800c820:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c824:	b94b      	cbnz	r3, 800c83a <_raise_r+0x32>
 800c826:	4628      	mov	r0, r5
 800c828:	f000 f830 	bl	800c88c <_getpid_r>
 800c82c:	4622      	mov	r2, r4
 800c82e:	4601      	mov	r1, r0
 800c830:	4628      	mov	r0, r5
 800c832:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c836:	f000 b817 	b.w	800c868 <_kill_r>
 800c83a:	2b01      	cmp	r3, #1
 800c83c:	d00a      	beq.n	800c854 <_raise_r+0x4c>
 800c83e:	1c59      	adds	r1, r3, #1
 800c840:	d103      	bne.n	800c84a <_raise_r+0x42>
 800c842:	2316      	movs	r3, #22
 800c844:	6003      	str	r3, [r0, #0]
 800c846:	2001      	movs	r0, #1
 800c848:	e7e7      	b.n	800c81a <_raise_r+0x12>
 800c84a:	2100      	movs	r1, #0
 800c84c:	4620      	mov	r0, r4
 800c84e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c852:	4798      	blx	r3
 800c854:	2000      	movs	r0, #0
 800c856:	e7e0      	b.n	800c81a <_raise_r+0x12>

0800c858 <raise>:
 800c858:	4b02      	ldr	r3, [pc, #8]	@ (800c864 <raise+0xc>)
 800c85a:	4601      	mov	r1, r0
 800c85c:	6818      	ldr	r0, [r3, #0]
 800c85e:	f7ff bfd3 	b.w	800c808 <_raise_r>
 800c862:	bf00      	nop
 800c864:	2000004c 	.word	0x2000004c

0800c868 <_kill_r>:
 800c868:	b538      	push	{r3, r4, r5, lr}
 800c86a:	2300      	movs	r3, #0
 800c86c:	4d06      	ldr	r5, [pc, #24]	@ (800c888 <_kill_r+0x20>)
 800c86e:	4604      	mov	r4, r0
 800c870:	4608      	mov	r0, r1
 800c872:	4611      	mov	r1, r2
 800c874:	602b      	str	r3, [r5, #0]
 800c876:	f7f6 fc54 	bl	8003122 <_kill>
 800c87a:	1c43      	adds	r3, r0, #1
 800c87c:	d102      	bne.n	800c884 <_kill_r+0x1c>
 800c87e:	682b      	ldr	r3, [r5, #0]
 800c880:	b103      	cbz	r3, 800c884 <_kill_r+0x1c>
 800c882:	6023      	str	r3, [r4, #0]
 800c884:	bd38      	pop	{r3, r4, r5, pc}
 800c886:	bf00      	nop
 800c888:	20000f58 	.word	0x20000f58

0800c88c <_getpid_r>:
 800c88c:	f7f6 bc42 	b.w	8003114 <_getpid>

0800c890 <__swhatbuf_r>:
 800c890:	b570      	push	{r4, r5, r6, lr}
 800c892:	460c      	mov	r4, r1
 800c894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c898:	4615      	mov	r5, r2
 800c89a:	2900      	cmp	r1, #0
 800c89c:	461e      	mov	r6, r3
 800c89e:	b096      	sub	sp, #88	@ 0x58
 800c8a0:	da0c      	bge.n	800c8bc <__swhatbuf_r+0x2c>
 800c8a2:	89a3      	ldrh	r3, [r4, #12]
 800c8a4:	2100      	movs	r1, #0
 800c8a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c8aa:	bf14      	ite	ne
 800c8ac:	2340      	movne	r3, #64	@ 0x40
 800c8ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	6031      	str	r1, [r6, #0]
 800c8b6:	602b      	str	r3, [r5, #0]
 800c8b8:	b016      	add	sp, #88	@ 0x58
 800c8ba:	bd70      	pop	{r4, r5, r6, pc}
 800c8bc:	466a      	mov	r2, sp
 800c8be:	f000 f849 	bl	800c954 <_fstat_r>
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	dbed      	blt.n	800c8a2 <__swhatbuf_r+0x12>
 800c8c6:	9901      	ldr	r1, [sp, #4]
 800c8c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c8cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c8d0:	4259      	negs	r1, r3
 800c8d2:	4159      	adcs	r1, r3
 800c8d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8d8:	e7eb      	b.n	800c8b2 <__swhatbuf_r+0x22>

0800c8da <__smakebuf_r>:
 800c8da:	898b      	ldrh	r3, [r1, #12]
 800c8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8de:	079d      	lsls	r5, r3, #30
 800c8e0:	4606      	mov	r6, r0
 800c8e2:	460c      	mov	r4, r1
 800c8e4:	d507      	bpl.n	800c8f6 <__smakebuf_r+0x1c>
 800c8e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c8ea:	6023      	str	r3, [r4, #0]
 800c8ec:	6123      	str	r3, [r4, #16]
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	6163      	str	r3, [r4, #20]
 800c8f2:	b003      	add	sp, #12
 800c8f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8f6:	466a      	mov	r2, sp
 800c8f8:	ab01      	add	r3, sp, #4
 800c8fa:	f7ff ffc9 	bl	800c890 <__swhatbuf_r>
 800c8fe:	9f00      	ldr	r7, [sp, #0]
 800c900:	4605      	mov	r5, r0
 800c902:	4639      	mov	r1, r7
 800c904:	4630      	mov	r0, r6
 800c906:	f7fd fbe9 	bl	800a0dc <_malloc_r>
 800c90a:	b948      	cbnz	r0, 800c920 <__smakebuf_r+0x46>
 800c90c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c910:	059a      	lsls	r2, r3, #22
 800c912:	d4ee      	bmi.n	800c8f2 <__smakebuf_r+0x18>
 800c914:	f023 0303 	bic.w	r3, r3, #3
 800c918:	f043 0302 	orr.w	r3, r3, #2
 800c91c:	81a3      	strh	r3, [r4, #12]
 800c91e:	e7e2      	b.n	800c8e6 <__smakebuf_r+0xc>
 800c920:	89a3      	ldrh	r3, [r4, #12]
 800c922:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c92a:	81a3      	strh	r3, [r4, #12]
 800c92c:	9b01      	ldr	r3, [sp, #4]
 800c92e:	6020      	str	r0, [r4, #0]
 800c930:	b15b      	cbz	r3, 800c94a <__smakebuf_r+0x70>
 800c932:	4630      	mov	r0, r6
 800c934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c938:	f000 f81e 	bl	800c978 <_isatty_r>
 800c93c:	b128      	cbz	r0, 800c94a <__smakebuf_r+0x70>
 800c93e:	89a3      	ldrh	r3, [r4, #12]
 800c940:	f023 0303 	bic.w	r3, r3, #3
 800c944:	f043 0301 	orr.w	r3, r3, #1
 800c948:	81a3      	strh	r3, [r4, #12]
 800c94a:	89a3      	ldrh	r3, [r4, #12]
 800c94c:	431d      	orrs	r5, r3
 800c94e:	81a5      	strh	r5, [r4, #12]
 800c950:	e7cf      	b.n	800c8f2 <__smakebuf_r+0x18>
	...

0800c954 <_fstat_r>:
 800c954:	b538      	push	{r3, r4, r5, lr}
 800c956:	2300      	movs	r3, #0
 800c958:	4d06      	ldr	r5, [pc, #24]	@ (800c974 <_fstat_r+0x20>)
 800c95a:	4604      	mov	r4, r0
 800c95c:	4608      	mov	r0, r1
 800c95e:	4611      	mov	r1, r2
 800c960:	602b      	str	r3, [r5, #0]
 800c962:	f7f6 fc3d 	bl	80031e0 <_fstat>
 800c966:	1c43      	adds	r3, r0, #1
 800c968:	d102      	bne.n	800c970 <_fstat_r+0x1c>
 800c96a:	682b      	ldr	r3, [r5, #0]
 800c96c:	b103      	cbz	r3, 800c970 <_fstat_r+0x1c>
 800c96e:	6023      	str	r3, [r4, #0]
 800c970:	bd38      	pop	{r3, r4, r5, pc}
 800c972:	bf00      	nop
 800c974:	20000f58 	.word	0x20000f58

0800c978 <_isatty_r>:
 800c978:	b538      	push	{r3, r4, r5, lr}
 800c97a:	2300      	movs	r3, #0
 800c97c:	4d05      	ldr	r5, [pc, #20]	@ (800c994 <_isatty_r+0x1c>)
 800c97e:	4604      	mov	r4, r0
 800c980:	4608      	mov	r0, r1
 800c982:	602b      	str	r3, [r5, #0]
 800c984:	f7f6 fc3b 	bl	80031fe <_isatty>
 800c988:	1c43      	adds	r3, r0, #1
 800c98a:	d102      	bne.n	800c992 <_isatty_r+0x1a>
 800c98c:	682b      	ldr	r3, [r5, #0]
 800c98e:	b103      	cbz	r3, 800c992 <_isatty_r+0x1a>
 800c990:	6023      	str	r3, [r4, #0]
 800c992:	bd38      	pop	{r3, r4, r5, pc}
 800c994:	20000f58 	.word	0x20000f58

0800c998 <_init>:
 800c998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99a:	bf00      	nop
 800c99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c99e:	bc08      	pop	{r3}
 800c9a0:	469e      	mov	lr, r3
 800c9a2:	4770      	bx	lr

0800c9a4 <_fini>:
 800c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9a6:	bf00      	nop
 800c9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9aa:	bc08      	pop	{r3}
 800c9ac:	469e      	mov	lr, r3
 800c9ae:	4770      	bx	lr
