

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>pyVHDLModel.IEEE &mdash; pyVHDLModel 0.33.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=55b73dce" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../_static/sphinx-design.min.css?v=95c83b7e" />
      <link rel="stylesheet" type="text/css" href="../_static/sphinx-reports.089ed2e62f89368aa21ac7591d90c12a.css?v=83177741" />
      <link rel="stylesheet" type="text/css" href="../_static/css/override.css?v=e6c450a4" />

  
    <link rel="shortcut icon" href="../_static/favicon.svg"/>
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=3595839c"></script>
      <script src="../_static/doctools.js?v=9bcbadda"></script>
      <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../_static/copybutton.js?v=f281be69"></script>
      <script src="../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="pyVHDLModel.Instantiation" href="pyVHDLModel.Instantiation.html" />
    <link rel="prev" title="pyVHDLModel.Expression" href="pyVHDLModel.Expression.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html">
            
              <img src="../_static/logo.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference external" href="https://edaa-org.github.io/">Used as a layer of EDA² ➚</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../GettingStarted.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Installation.html">Installation/Updates</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Dependency.html">Dependency</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Main Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../LanguageModel/index.html">VHDL Language Model</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Analyze/index.html">Analyze</a></li>
<li class="toctree-l1"><a class="reference internal" href="../DataStructure/index.html">Data Structures</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">References and Reports</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="pyVHDLModel.html">Python Class Reference</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Association.html">pyVHDLModel.Association</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Base.html">pyVHDLModel.Base</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Common.html">pyVHDLModel.Common</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Concurrent.html">pyVHDLModel.Concurrent</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Declaration.html">pyVHDLModel.Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.DesignUnit.html">pyVHDLModel.DesignUnit</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Exception.html">pyVHDLModel.Exception</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Expression.html">pyVHDLModel.Expression</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">pyVHDLModel.IEEE</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee"><code class="docutils literal notranslate"><span class="pre">Ieee</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.__init__"><code class="docutils literal notranslate"><span class="pre">Ieee.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Ieee.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Architectures"><code class="docutils literal notranslate"><span class="pre">Ieee.Architectures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Configurations"><code class="docutils literal notranslate"><span class="pre">Ieee.Configurations</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Contexts"><code class="docutils literal notranslate"><span class="pre">Ieee.Contexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Ieee.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Entities"><code class="docutils literal notranslate"><span class="pre">Ieee.Entities</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Identifier"><code class="docutils literal notranslate"><span class="pre">Ieee.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexArchitectures"><code class="docutils literal notranslate"><span class="pre">Ieee.IndexArchitectures()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexEntities"><code class="docutils literal notranslate"><span class="pre">Ieee.IndexEntities()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackageBodies"><code class="docutils literal notranslate"><span class="pre">Ieee.IndexPackageBodies()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackages"><code class="docutils literal notranslate"><span class="pre">Ieee.IndexPackages()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IterateDesignUnits"><code class="docutils literal notranslate"><span class="pre">Ieee.IterateDesignUnits()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.LinkArchitectures"><code class="docutils literal notranslate"><span class="pre">Ieee.LinkArchitectures()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.LinkPackageBodies"><code class="docutils literal notranslate"><span class="pre">Ieee.LinkPackageBodies()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Ieee.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.PackageBodies"><code class="docutils literal notranslate"><span class="pre">Ieee.PackageBodies</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Packages"><code class="docutils literal notranslate"><span class="pre">Ieee.Packages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.Parent"><code class="docutils literal notranslate"><span class="pre">Ieee.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.__annotate_func__"><code class="docutils literal notranslate"><span class="pre">Ieee.__annotate_func__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.__repr__"><code class="docutils literal notranslate"><span class="pre">Ieee.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.__str__"><code class="docutils literal notranslate"><span class="pre">Ieee.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Ieee._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._architectures"><code class="docutils literal notranslate"><span class="pre">Ieee._architectures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._configurations"><code class="docutils literal notranslate"><span class="pre">Ieee._configurations</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._contexts"><code class="docutils literal notranslate"><span class="pre">Ieee._contexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Ieee._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._entities"><code class="docutils literal notranslate"><span class="pre">Ieee._entities</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._identifier"><code class="docutils literal notranslate"><span class="pre">Ieee._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Ieee._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._packageBodies"><code class="docutils literal notranslate"><span class="pre">Ieee._packageBodies</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._packages"><code class="docutils literal notranslate"><span class="pre">Ieee._packages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._parent"><code class="docutils literal notranslate"><span class="pre">Ieee._parent</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real"><code class="docutils literal notranslate"><span class="pre">Math_Real</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Math_Real.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.ContextItems"><code class="docutils literal notranslate"><span class="pre">Math_Real.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.Documentation"><code class="docutils literal notranslate"><span class="pre">Math_Real.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.Identifier"><code class="docutils literal notranslate"><span class="pre">Math_Real.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Real.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Real.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.Parent"><code class="docutils literal notranslate"><span class="pre">Math_Real.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.__init__"><code class="docutils literal notranslate"><span class="pre">Math_Real.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.__repr__"><code class="docutils literal notranslate"><span class="pre">Math_Real.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real.__str__"><code class="docutils literal notranslate"><span class="pre">Math_Real.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Math_Real._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._components"><code class="docutils literal notranslate"><span class="pre">Math_Real._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._constants"><code class="docutils literal notranslate"><span class="pre">Math_Real._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._contextItems"><code class="docutils literal notranslate"><span class="pre">Math_Real._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._contextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._declaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Real._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._document"><code class="docutils literal notranslate"><span class="pre">Math_Real._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._documentation"><code class="docutils literal notranslate"><span class="pre">Math_Real._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._files"><code class="docutils literal notranslate"><span class="pre">Math_Real._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._functions"><code class="docutils literal notranslate"><span class="pre">Math_Real._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._identifier"><code class="docutils literal notranslate"><span class="pre">Math_Real._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Real._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._packageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._parent"><code class="docutils literal notranslate"><span class="pre">Math_Real._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._procedures"><code class="docutils literal notranslate"><span class="pre">Math_Real._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Math_Real._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Math_Real._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Math_Real._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Math_Real._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._signals"><code class="docutils literal notranslate"><span class="pre">Math_Real._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._subtypes"><code class="docutils literal notranslate"><span class="pre">Math_Real._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._types"><code class="docutils literal notranslate"><span class="pre">Math_Real._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._components"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._constants"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._document"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._files"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._functions"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._parent"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._signals"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._types"><code class="docutils literal notranslate"><span class="pre">Math_Real_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex"><code class="docutils literal notranslate"><span class="pre">Math_Complex</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.__init__"><code class="docutils literal notranslate"><span class="pre">Math_Complex.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Math_Complex.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.ContextItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.Documentation"><code class="docutils literal notranslate"><span class="pre">Math_Complex.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.Identifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.Parent"><code class="docutils literal notranslate"><span class="pre">Math_Complex.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.__repr__"><code class="docutils literal notranslate"><span class="pre">Math_Complex.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex.__str__"><code class="docutils literal notranslate"><span class="pre">Math_Complex.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Math_Complex._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._components"><code class="docutils literal notranslate"><span class="pre">Math_Complex._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._constants"><code class="docutils literal notranslate"><span class="pre">Math_Complex._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._contextItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._contextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._declaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._document"><code class="docutils literal notranslate"><span class="pre">Math_Complex._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._documentation"><code class="docutils literal notranslate"><span class="pre">Math_Complex._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._files"><code class="docutils literal notranslate"><span class="pre">Math_Complex._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._functions"><code class="docutils literal notranslate"><span class="pre">Math_Complex._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._identifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._packageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._parent"><code class="docutils literal notranslate"><span class="pre">Math_Complex._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._procedures"><code class="docutils literal notranslate"><span class="pre">Math_Complex._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Math_Complex._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Math_Complex._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Math_Complex._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Math_Complex._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._signals"><code class="docutils literal notranslate"><span class="pre">Math_Complex._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._subtypes"><code class="docutils literal notranslate"><span class="pre">Math_Complex._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._types"><code class="docutils literal notranslate"><span class="pre">Math_Complex._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._components"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._constants"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._document"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._files"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._functions"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._parent"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._signals"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._types"><code class="docutils literal notranslate"><span class="pre">Math_Complex_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_1164_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO._types</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_TextIO.__init__()</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std"><code class="docutils literal notranslate"><span class="pre">Numeric_Std</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Std._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._components"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._constants"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._document"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._files"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._functions"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._parent"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._signals"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._types"><code class="docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.ContextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__init__"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__repr__"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__str__"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._components"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._constants"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._declaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._document"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._files"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._functions"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._packageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._procedures"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._signals"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._subtypes"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._types"><code class="docutils literal notranslate"><span class="pre">Fixed_Float_Types._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__init__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__repr__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__str__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._components"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._constants"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._declaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._document"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._files"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._functions"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._packageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._procedures"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._signals"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._subtypes"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._types"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._components"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._constants"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._document"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._files"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._functions"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._signals"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._types"><code class="docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.__init__"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.ContextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.Documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.Identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.Parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.__repr__"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg.__str__"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._components"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._constants"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._declaredItems"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._document"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._documentation"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._files"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._functions"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._identifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._packageReferences"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._parent"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._procedures"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._signals"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._subtypes"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._types"><code class="docutils literal notranslate"><span class="pre">Fixed_Pkg._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__init__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.ContextItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Documentation"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Identifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Parent"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__repr__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__str__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._components"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._constants"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._declaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._document"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._documentation"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._files"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._functions"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._identifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._packageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._parent"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._procedures"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._signals"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._subtypes"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._types"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._components"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._constants"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._document"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._files"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._functions"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._parent"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._signals"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._types"><code class="docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg"><code class="docutils literal notranslate"><span class="pre">Float_Pkg</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.__init__"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.ContextItems"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.Documentation"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.Identifier"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.Parent"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.__repr__"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg.__str__"><code class="docutils literal notranslate"><span class="pre">Float_Pkg.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._components"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._constants"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._contextItems"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._contextReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._declaredItems"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._document"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._documentation"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._files"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._functions"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._identifier"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._packageReferences"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._parent"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._procedures"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._signals"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._subtypes"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._types"><code class="docutils literal notranslate"><span class="pre">Float_Pkg._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.__init__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Signed._types</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.AllowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.AllowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.ContextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.ContextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.DependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.DependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.Documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.HierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.HierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.Identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.IndexDeclaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.IndexDeclaredItems()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.LibraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.LibraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.NormalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.NormalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.PackageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.PackageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.Parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__repr__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.__repr__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__str__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.__str__()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._allowBlackbox"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._allowBlackbox</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._components"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._components</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._constants"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._constants</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._contextItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._contextReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._declaredItems"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._declaredItems</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._dependencyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._dependencyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._document"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._document</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._documentation"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._documentation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._files"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._files</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._functions"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._functions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._hierarchyVertex"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._hierarchyVertex</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._identifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._identifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._libraryReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._libraryReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._normalizedIdentifier"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._normalizedIdentifier</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._packageReferences"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._packageReferences</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._parent"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._parent</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._procedures"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._procedures</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedContexts"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._referencedContexts</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedLibraries"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._referencedLibraries</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedPackages"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._referencedPackages</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._sharedVariables"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._sharedVariables</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._signals"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._subtypes"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._subtypes</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._types"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned._types</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__init__"><code class="docutils literal notranslate"><span class="pre">Std_Logic_Unsigned.__init__()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Instantiation.html">pyVHDLModel.Instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Interface.html">pyVHDLModel.Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Name.html">pyVHDLModel.Name</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Namespace.html">pyVHDLModel.Namespace</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Object.html">pyVHDLModel.Object</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.PSLModel.html">pyVHDLModel.PSLModel</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Predefined.html">pyVHDLModel.Predefined</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Regions.html">pyVHDLModel.Regions</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.STD.html">pyVHDLModel.STD</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Sequential.html">pyVHDLModel.Sequential</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Subprogram.html">pyVHDLModel.Subprogram</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Symbol.html">pyVHDLModel.Symbol</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.Type.html">pyVHDLModel.Type</a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.VHDLVersion"><code class="docutils literal notranslate"><span class="pre">VHDLVersion</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.IEEEFlavor"><code class="docutils literal notranslate"><span class="pre">IEEEFlavor</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.ObjectClass"><code class="docutils literal notranslate"><span class="pre">ObjectClass</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.DesignUnitKind"><code class="docutils literal notranslate"><span class="pre">DesignUnitKind</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.DependencyGraphVertexKind"><code class="docutils literal notranslate"><span class="pre">DependencyGraphVertexKind</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.DependencyGraphEdgeKind"><code class="docutils literal notranslate"><span class="pre">DependencyGraphEdgeKind</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.ObjectGraphVertexKind"><code class="docutils literal notranslate"><span class="pre">ObjectGraphVertexKind</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.ObjectGraphEdgeKind"><code class="docutils literal notranslate"><span class="pre">ObjectGraphEdgeKind</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design"><code class="docutils literal notranslate"><span class="pre">Design</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library"><code class="docutils literal notranslate"><span class="pre">Library</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Document"><code class="docutils literal notranslate"><span class="pre">Document</span></code></a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../unittests/index.html">Unittest Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../coverage/index.html">Code Coverage Details</a></li>
<li class="toctree-l1"><a class="reference internal" href="../CodeCoverage.html">Code Coverage Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../DocCoverage.html">Doc. Coverage Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../typing/index.html">Static Type Check Report ➚</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ChangeLog/index.html">ChangeLog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../License.html">Apache License 2.0</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Doc-License.html">Creative Commons Attribution 4.0 International</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../genindex.html">Index</a></li>
<li class="toctree-l1"><a class="reference internal" href="../py-modindex.html">Python Module Index</a></li>
<li class="toctree-l1"><a class="reference internal" href="../TODO.html">TODOs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">pyVHDLModel</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="pyVHDLModel.html">pyVHDLModel</a></li>
      <li class="breadcrumb-item active">pyVHDLModel.IEEE</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/pyVHDLModel/pyVHDLModel.IEEE.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <style type="text/css">
  span.bolditalic {font-weight: bold; font-style: italic; }
  span.underline {text-decoration: underline; }
  span.strike {text-decoration: line-through; }
  span.xlarge {font-size: x-large; }
  span.colorred {color: #CC0000; }
  span.colorgreen {color: #009933; }
  span.colorblue {color: #0066FF; }
  span.colorpurple {color: #9900CC; }
</style><section id="module-pyVHDLModel.IEEE">
<span id="pyvhdlmodel-ieee"></span><h1>pyVHDLModel.IEEE<a class="headerlink" href="#module-pyVHDLModel.IEEE" title="Link to this heading"></a></h1>
<p>This module contains library and package declarations for VHDL library <code class="docutils literal notranslate"><span class="pre">IEEE</span></code>.</p>
<p><strong>Classes</strong></p>
<ul class="simple">
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee" title="pyVHDLModel.IEEE.Ieee"><code class="xref py py-class docutils literal notranslate"><span class="pre">Ieee</span></code></a>:
Predefined VHDL library <code class="docutils literal notranslate"><span class="pre">ieee</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real" title="pyVHDLModel.IEEE.Math_Real"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Real</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.math_real</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body" title="pyVHDLModel.IEEE.Math_Real_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Real_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.math_real</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex" title="pyVHDLModel.IEEE.Math_Complex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Complex</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.math_complex</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body" title="pyVHDLModel.IEEE.Math_Complex_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Complex_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.math_complex</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164" title="pyVHDLModel.IEEE.Std_Logic_1164"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_1164</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_1164</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body" title="pyVHDLModel.IEEE.Std_Logic_1164_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_1164_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_1164</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO" title="pyVHDLModel.IEEE.Std_Logic_TextIO"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_TextIO</span></code></a>:
Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_textio</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit" title="pyVHDLModel.IEEE.Numeric_Bit"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body" title="pyVHDLModel.IEEE.Numeric_Bit_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit_unsigned</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit_unsigned</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std" title="pyVHDLModel.IEEE.Numeric_Std"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body" title="pyVHDLModel.IEEE.Numeric_Std_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std_unsigned</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std_unsigned</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types" title="pyVHDLModel.IEEE.Fixed_Float_Types"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Float_Types</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_float_types</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_generic_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_generic_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg" title="pyVHDLModel.IEEE.Fixed_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Pkg</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg" title="pyVHDLModel.IEEE.Float_Generic_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Float_Generic_Pkg</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.float_generic_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Float_Generic_Pkg_Body</span></code></a>:
Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.float_generic_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg" title="pyVHDLModel.IEEE.Float_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Float_Pkg</span></code></a>:
Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.float_pkg</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith" title="pyVHDLModel.IEEE.Std_Logic_Arith"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Arith</span></code></a>:
Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_arith</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Arith_Body</span></code></a>:
Predefined package body of Mentor Graphics package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_arith</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc" title="pyVHDLModel.IEEE.Std_Logic_Misc"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Misc</span></code></a>:
Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_misc</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Misc_Body</span></code></a>:
Predefined package body of Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_misc</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed" title="pyVHDLModel.IEEE.Std_Logic_Signed"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Signed</span></code></a>:
Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_signed</span></code>.</p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned" title="pyVHDLModel.IEEE.Std_Logic_Unsigned"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_Unsigned</span></code></a>:
Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_unsigned</span></code>.</p></li>
</ul>
<hr class="docutils" />
<p><strong>Classes</strong></p>
<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Ieee</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">flavor</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Ieee"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee" title="Link to this definition"></a></dt>
<dd><p>Predefined VHDL library <code class="docutils literal notranslate"><span class="pre">ieee</span></code>.</p>
<p>The following predefined packages are in this library:</p>
<ul class="simple">
<li><p>Math</p>
<ul>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real" title="pyVHDLModel.IEEE.Math_Real"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Real</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex" title="pyVHDLModel.IEEE.Math_Complex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Math_Complex</span></code></a></p></li>
</ul>
</li>
<li><p>Std_logic</p>
<ul>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164" title="pyVHDLModel.IEEE.Std_Logic_1164"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_1164</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO" title="pyVHDLModel.IEEE.Std_Logic_TextIO"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_Logic_TextIO</span></code></a></p></li>
</ul>
</li>
<li><p>Numeric</p>
<ul>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit" title="pyVHDLModel.IEEE.Numeric_Bit"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Bit_Unsigned</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std" title="pyVHDLModel.IEEE.Numeric_Std"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned"><code class="xref py py-class docutils literal notranslate"><span class="pre">Numeric_Std_Unsigned</span></code></a></p></li>
</ul>
</li>
<li><p>Fixed/floating point</p>
<ul>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types" title="pyVHDLModel.IEEE.Fixed_Float_Types"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Float_Types</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Generic_Pkg</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg" title="pyVHDLModel.IEEE.Fixed_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Fixed_Pkg</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg" title="pyVHDLModel.IEEE.Float_Generic_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Float_Generic_Pkg</span></code></a></p></li>
<li><p><a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg" title="pyVHDLModel.IEEE.Float_Pkg"><code class="xref py py-class docutils literal notranslate"><span class="pre">Float_Pkg</span></code></a></p></li>
</ul>
</li>
<li><p>Mentor Graphics packages</p>
<ul>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_arith</span></code></p></li>
</ul>
</li>
<li><p>Synopsys packages</p>
<ul>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_arith</span></code></p></li>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_misc</span></code></p></li>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_signed</span></code></p></li>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_textio</span></code></p></li>
<li><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Std_logic_unsigned</span></code></p></li>
</ul>
</li>
</ul>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt>Other predefined libraries:</dt><dd><ul class="simple">
<li><p>Library <a class="reference internal" href="pyVHDLModel.STD.html#pyVHDLModel.STD.Std" title="pyVHDLModel.STD.Std"><code class="xref py py-class docutils literal notranslate"><span class="pre">Std</span></code></a></p></li>
</ul>
</dd>
</dl>
</div>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-24c74995128c4f49c96e5f3e27b9616289e09e3d.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Ieee</p></object></div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>flavor</strong> (<a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.IEEEFlavor" title="pyVHDLModel.IEEEFlavor"><em>IEEEFlavor</em></a><em> | </em><em>None</em>)</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">flavor</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Ieee.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a VHDL library.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL library.</p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (design) of this VHDL library.</p></li>
<li><p><strong>flavor</strong> (<a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.IEEEFlavor" title="pyVHDLModel.IEEEFlavor"><em>IEEEFlavor</em></a><em> | </em><em>None</em>)</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._allowBlackbox" title="pyVHDLModel.IEEE.Ieee._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Architectures">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Architectures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Architecture" title="pyVHDLModel.DesignUnit.Architecture"><span class="pre">Architecture</span></a><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Architectures" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all architectures declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Configurations">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Configurations</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Configuration" title="pyVHDLModel.DesignUnit.Configuration"><span class="pre">Configuration</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Configurations" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all configuration declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Contexts">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Contexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Context" title="pyVHDLModel.DesignUnit.Context"><span class="pre">Context</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Contexts" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all context declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._dependencyVertex" title="pyVHDLModel.IEEE.Ieee._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this library by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Entities">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Entities</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Entity" title="pyVHDLModel.DesignUnit.Entity"><span class="pre">Entity</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Entities" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all entity declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.IndexArchitectures">
<span class="sig-name descname"><span class="pre">IndexArchitectures</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.IndexArchitectures" title="Link to this definition"></a></dt>
<dd><p>Index declared items in all architectures.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all architectures:</p>
<ul class="simple">
<li><p>Index all declared items. <br />
→ <a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Architecture.IndexDeclaredItems" title="pyVHDLModel.DesignUnit.Architecture.IndexDeclaredItems"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Architecture.IndexDeclaredItems()</span></code></a></p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackages" title="pyVHDLModel.IEEE.Ieee.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackages()</span></code></a></dt><dd><p>Index all declared items in a package.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackageBodies" title="pyVHDLModel.IEEE.Ieee.IndexPackageBodies"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackageBodies()</span></code></a></dt><dd><p>Index all declared items in a package body.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexEntities" title="pyVHDLModel.IEEE.Ieee.IndexEntities"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexEntities()</span></code></a></dt><dd><p>Index all declared items in an entity.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.IndexEntities">
<span class="sig-name descname"><span class="pre">IndexEntities</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.IndexEntities" title="Link to this definition"></a></dt>
<dd><p>Index declared items in all entities.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all entities:</p>
<ul class="simple">
<li><p>Index all declared items. <br />
→ <a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Entity.IndexDeclaredItems" title="pyVHDLModel.DesignUnit.Entity.IndexDeclaredItems"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Entity.IndexDeclaredItems()</span></code></a></p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackages" title="pyVHDLModel.IEEE.Ieee.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackages()</span></code></a></dt><dd><p>Index all declared items in a package.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackageBodies" title="pyVHDLModel.IEEE.Ieee.IndexPackageBodies"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackageBodies()</span></code></a></dt><dd><p>Index all declared items in a package body.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexArchitectures" title="pyVHDLModel.IEEE.Ieee.IndexArchitectures"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexArchitectures()</span></code></a></dt><dd><p>Index all declared items in an architecture.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.IndexPackageBodies">
<span class="sig-name descname"><span class="pre">IndexPackageBodies</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.IndexPackageBodies" title="Link to this definition"></a></dt>
<dd><p>Index declared items in all package bodies.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all package bodies:</p>
<ul class="simple">
<li><p>Index all declared items. <br />
→ <a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.PackageBody.IndexDeclaredItems" title="pyVHDLModel.DesignUnit.PackageBody.IndexDeclaredItems"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.PackageBody.IndexDeclaredItems()</span></code></a></p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackages" title="pyVHDLModel.IEEE.Ieee.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackages()</span></code></a></dt><dd><p>Index all declared items in a package.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexEntities" title="pyVHDLModel.IEEE.Ieee.IndexEntities"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexEntities()</span></code></a></dt><dd><p>Index all declared items in an entity.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexArchitectures" title="pyVHDLModel.IEEE.Ieee.IndexArchitectures"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexArchitectures()</span></code></a></dt><dd><p>Index all declared items in an architecture.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.IndexPackages">
<span class="sig-name descname"><span class="pre">IndexPackages</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.IndexPackages" title="Link to this definition"></a></dt>
<dd><p>Index declared items in all packages.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all packages:</p>
<ul class="simple">
<li><p>Index all declared items. <br />
→ <a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Package.IndexDeclaredItems" title="pyVHDLModel.DesignUnit.Package.IndexDeclaredItems"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Package.IndexDeclaredItems()</span></code></a></p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexPackageBodies" title="pyVHDLModel.IEEE.Ieee.IndexPackageBodies"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexPackageBodies()</span></code></a></dt><dd><p>Index all declared items in a package body.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexEntities" title="pyVHDLModel.IEEE.Ieee.IndexEntities"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexEntities()</span></code></a></dt><dd><p>Index all declared items in an entity.</p>
</dd>
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.IndexArchitectures" title="pyVHDLModel.IEEE.Ieee.IndexArchitectures"><code class="xref py py-meth docutils literal notranslate"><span class="pre">IndexArchitectures()</span></code></a></dt><dd><p>Index all declared items in an architecture.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.IterateDesignUnits">
<span class="sig-name descname"><span class="pre">IterateDesignUnits</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">filter=&lt;DesignUnitKind.All:</span> <span class="pre">63&gt;</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.IterateDesignUnits" title="Link to this definition"></a></dt>
<dd><p>Iterate all design units in the library.</p>
<p>A union of <code class="xref py py-class docutils literal notranslate"><span class="pre">DesignUnitKind</span></code> values can be given to filter the returned result for suitable design units.</p>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all contexts in that library.</p></li>
<li><p>Iterate all packages in that library.</p></li>
<li><p>Iterate all package bodies in that library.</p></li>
<li><p>Iterate all entities in that library.</p></li>
<li><p>Iterate all architectures in that library.</p></li>
<li><p>Iterate all configurations in that library.</p></li>
</ol>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>filter</strong> (<span class="sphinx_autodoc_typehints-type"><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.DesignUnitKind" title="pyVHDLModel.DesignUnitKind"><code class="xref py py-class docutils literal notranslate"><span class="pre">DesignUnitKind</span></code></a></span>) – An enumeration with possibly multiple flags to filter the returned design units.</p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Generator" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">Generator</span></code></a>[<a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.DesignUnit" title="pyVHDLModel.DesignUnit.DesignUnit"><code class="xref py py-class docutils literal notranslate"><span class="pre">DesignUnit</span></code></a>, <a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a>, <a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a>]</span></p>
</dd>
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>A generator to iterate all matched design units in the library.</p>
</dd>
</dl>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IterateDesignUnits" title="pyVHDLModel.Design.IterateDesignUnits"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IterateDesignUnits()</span></code></a></dt><dd><p>Iterate all design units in the design.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Document.IterateDesignUnits" title="pyVHDLModel.Document.IterateDesignUnits"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Document.IterateDesignUnits()</span></code></a></dt><dd><p>Iterate all design units in the document.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.LinkArchitectures">
<span class="sig-name descname"><span class="pre">LinkArchitectures</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.LinkArchitectures" title="Link to this definition"></a></dt>
<dd><p>Link all architectures to corresponding entities.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic">
<li><p>Iterate all architecture groups (grouped per entity symbol’s name).</p>
<ul class="simple">
<li><p>Check if entity symbol’s name exists as an entity in this library.</p></li>
</ul>
<ol class="arabic simple">
<li><p>For each architecture in the same architecture group:</p>
<ul class="simple">
<li><p>Add architecture to entities architecture dictionary <code class="xref py py-attr docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Entity._architectures</span></code>.</p></li>
<li><p>Assign found entity to architecture’s entity symbol <code class="xref py py-attr docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Architecture._entity</span></code></p></li>
<li><p>Set parent namespace of architecture’s namespace to the entitie’s namespace.</p></li>
<li><p>Add an edge in the dependency graph from the architecture’s corresponding dependency vertex to the entity’s corresponding dependency vertex.</p></li>
</ul>
</li>
</ol>
</li>
</ol>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><a class="reference internal" href="pyVHDLModel.Exception.html#pyVHDLModel.Exception.VHDLModelException" title="pyVHDLModel.Exception.VHDLModelException"><strong>VHDLModelException</strong></a> – If entity name doesn’t exist.</p></li>
<li><p><a class="reference internal" href="pyVHDLModel.Exception.html#pyVHDLModel.Exception.VHDLModelException" title="pyVHDLModel.Exception.VHDLModelException"><strong>VHDLModelException</strong></a> – If architecture name already exists for entity.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.LinkPackageBodies" title="pyVHDLModel.IEEE.Ieee.LinkPackageBodies"><code class="xref py py-meth docutils literal notranslate"><span class="pre">LinkPackageBodies()</span></code></a></dt><dd><p>Link all package bodies to corresponding packages.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.LinkPackageBodies">
<span class="sig-name descname"><span class="pre">LinkPackageBodies</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.LinkPackageBodies" title="Link to this definition"></a></dt>
<dd><p>Link all package bodies to corresponding packages.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all package bodies.</p>
<ul class="simple">
<li><p>Check if package body symbol’s name exists as a package in this library.</p></li>
<li><p>Add package body to package <code class="xref py py-attr docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.Package._packageBody</span></code>.</p></li>
<li><p>Assign found package to package body’s package symbol <code class="xref py py-attr docutils literal notranslate"><span class="pre">pyVHDLModel.DesignUnit.PackageBody._package</span></code></p></li>
<li><p>Set parent namespace of package body’s namespace to the package’s namespace.</p></li>
<li><p>Add an edge in the dependency graph from the package body’s corresponding dependency vertex to the package’s corresponding dependency vertex.</p></li>
</ul>
</li>
</ol>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference internal" href="pyVHDLModel.Exception.html#pyVHDLModel.Exception.VHDLModelException" title="pyVHDLModel.Exception.VHDLModelException"><strong>VHDLModelException</strong></a> – If package name doesn’t exist.</p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="#pyVHDLModel.IEEE.Ieee.LinkArchitectures" title="pyVHDLModel.IEEE.Ieee.LinkArchitectures"><code class="xref py py-meth docutils literal notranslate"><span class="pre">LinkArchitectures()</span></code></a></dt><dd><p>Link all architectures to corresponding entities.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.PackageBodies">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageBodies</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.PackageBody" title="pyVHDLModel.DesignUnit.PackageBody"><span class="pre">PackageBody</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.PackageBodies" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all package body declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Packages">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Packages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.14)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Package" title="pyVHDLModel.DesignUnit.Package"><span class="pre">Package</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Packages" title="Link to this definition"></a></dt>
<dd><p>Returns a list of all package declarations declared in this library.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Ieee._parent" title="pyVHDLModel.IEEE.Ieee._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.__annotate_func__">
<span class="sig-name descname"><span class="pre">__annotate_func__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.__annotate_func__" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.__repr__" title="Link to this definition"></a></dt>
<dd><p>Formats a representation of the library.</p>
<p><strong>Format:</strong> <code class="docutils literal notranslate"><span class="pre">Library:</span> <span class="pre">'my_library'</span></code></p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>String representation of the library.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee.__str__" title="Link to this definition"></a></dt>
<dd><p>Formats a representation of the library.</p>
<p><strong>Format:</strong> <code class="docutils literal notranslate"><span class="pre">Library:</span> <span class="pre">'my_library'</span></code></p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>String representation of the library.</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._architectures">
<span class="sig-name descname"><span class="pre">_architectures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Architecture]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._architectures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all architectures defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._configurations">
<span class="sig-name descname"><span class="pre">_configurations</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Configuration]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._configurations" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all configurations defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._contexts">
<span class="sig-name descname"><span class="pre">_contexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Context]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._contexts" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all contexts defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">Union['Library',</span> <span class="pre">DesignUnit],</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the library. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._entities">
<span class="sig-name descname"><span class="pre">_entities</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Entity]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._entities" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all entities defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._packageBodies">
<span class="sig-name descname"><span class="pre">_packageBodies</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">PackageBody]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._packageBodies" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all package bodies defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._packages">
<span class="sig-name descname"><span class="pre">_packages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Package]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._packages" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all packages defined in a library.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Ieee._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Ieee._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Math_Real</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Real"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.math_real</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-400e5da98dcea7f6a0fb4c0121e1a4d2467d49c0.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Math_Real</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._allowBlackbox" title="pyVHDLModel.IEEE.Math_Real._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._contextItems" title="pyVHDLModel.IEEE.Math_Real._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._contextReferences" title="pyVHDLModel.IEEE.Math_Real._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._dependencyVertex" title="pyVHDLModel.IEEE.Math_Real._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._hierarchyVertex" title="pyVHDLModel.IEEE.Math_Real._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._types" title="pyVHDLModel.IEEE.Math_Real._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._subtypes" title="pyVHDLModel.IEEE.Math_Real._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._functions" title="pyVHDLModel.IEEE.Math_Real._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._procedures" title="pyVHDLModel.IEEE.Math_Real._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._constants" title="pyVHDLModel.IEEE.Math_Real._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._signals" title="pyVHDLModel.IEEE.Math_Real._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._sharedVariables" title="pyVHDLModel.IEEE.Math_Real._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._files" title="pyVHDLModel.IEEE.Math_Real._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._libraryReferences" title="pyVHDLModel.IEEE.Math_Real._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._packageReferences" title="pyVHDLModel.IEEE.Math_Real._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real._parent" title="pyVHDLModel.IEEE.Math_Real._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Math_Real_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Real_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.math_real</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-897a2304a6bd6c6e445fc3ed11408345427203d6.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Math_Real_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._contextItems" title="pyVHDLModel.IEEE.Math_Real_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._contextReferences" title="pyVHDLModel.IEEE.Math_Real_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._dependencyVertex" title="pyVHDLModel.IEEE.Math_Real_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Math_Real_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._types" title="pyVHDLModel.IEEE.Math_Real_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._subtypes" title="pyVHDLModel.IEEE.Math_Real_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._functions" title="pyVHDLModel.IEEE.Math_Real_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._procedures" title="pyVHDLModel.IEEE.Math_Real_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._constants" title="pyVHDLModel.IEEE.Math_Real_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._signals" title="pyVHDLModel.IEEE.Math_Real_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._sharedVariables" title="pyVHDLModel.IEEE.Math_Real_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._files" title="pyVHDLModel.IEEE.Math_Real_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._libraryReferences" title="pyVHDLModel.IEEE.Math_Real_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._packageReferences" title="pyVHDLModel.IEEE.Math_Real_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Real_Body._parent" title="pyVHDLModel.IEEE.Math_Real_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Real_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Real_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Math_Complex</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Complex"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.math_complex</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-639e6a8c11a5dc119d422ccf14b8957fd710adc2.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Math_Complex</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Complex.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._allowBlackbox" title="pyVHDLModel.IEEE.Math_Complex._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._contextItems" title="pyVHDLModel.IEEE.Math_Complex._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._contextReferences" title="pyVHDLModel.IEEE.Math_Complex._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._dependencyVertex" title="pyVHDLModel.IEEE.Math_Complex._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._hierarchyVertex" title="pyVHDLModel.IEEE.Math_Complex._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._types" title="pyVHDLModel.IEEE.Math_Complex._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._subtypes" title="pyVHDLModel.IEEE.Math_Complex._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._functions" title="pyVHDLModel.IEEE.Math_Complex._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._procedures" title="pyVHDLModel.IEEE.Math_Complex._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._constants" title="pyVHDLModel.IEEE.Math_Complex._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._signals" title="pyVHDLModel.IEEE.Math_Complex._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._sharedVariables" title="pyVHDLModel.IEEE.Math_Complex._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._files" title="pyVHDLModel.IEEE.Math_Complex._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._libraryReferences" title="pyVHDLModel.IEEE.Math_Complex._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._packageReferences" title="pyVHDLModel.IEEE.Math_Complex._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex._parent" title="pyVHDLModel.IEEE.Math_Complex._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Math_Complex_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Complex_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.math_complex</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-fe6cbeacc281ed83561546512ccc0efae0dd1dc2.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Math_Complex_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Math_Complex_Body.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextItems" title="pyVHDLModel.IEEE.Math_Complex_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextReferences" title="pyVHDLModel.IEEE.Math_Complex_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._dependencyVertex" title="pyVHDLModel.IEEE.Math_Complex_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Math_Complex_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._types" title="pyVHDLModel.IEEE.Math_Complex_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._subtypes" title="pyVHDLModel.IEEE.Math_Complex_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._functions" title="pyVHDLModel.IEEE.Math_Complex_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._procedures" title="pyVHDLModel.IEEE.Math_Complex_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._constants" title="pyVHDLModel.IEEE.Math_Complex_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._signals" title="pyVHDLModel.IEEE.Math_Complex_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._sharedVariables" title="pyVHDLModel.IEEE.Math_Complex_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._files" title="pyVHDLModel.IEEE.Math_Complex_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._libraryReferences" title="pyVHDLModel.IEEE.Math_Complex_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._packageReferences" title="pyVHDLModel.IEEE.Math_Complex_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Math_Complex_Body._parent" title="pyVHDLModel.IEEE.Math_Complex_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Math_Complex_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Math_Complex_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_1164</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_1164"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_1164</span></code>.</p>
<p>Predefined types:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">std_ulogic</span></code>, <code class="docutils literal notranslate"><span class="pre">std_ulogic_vector</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">std_logic</span></code>, <code class="docutils literal notranslate"><span class="pre">std_logic_vector</span></code></p></li>
</ul>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-a2f9e685ff5f99d3340ce3efb532ae872e5b6b36.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_1164</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_1164.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_1164._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextItems" title="pyVHDLModel.IEEE.Std_Logic_1164._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_1164._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_1164._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_1164._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._types" title="pyVHDLModel.IEEE.Std_Logic_1164._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._subtypes" title="pyVHDLModel.IEEE.Std_Logic_1164._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._functions" title="pyVHDLModel.IEEE.Std_Logic_1164._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._procedures" title="pyVHDLModel.IEEE.Std_Logic_1164._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._constants" title="pyVHDLModel.IEEE.Std_Logic_1164._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._signals" title="pyVHDLModel.IEEE.Std_Logic_1164._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_1164._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._files" title="pyVHDLModel.IEEE.Std_Logic_1164._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_1164._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_1164._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164._parent" title="pyVHDLModel.IEEE.Std_Logic_1164._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_1164_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_1164_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_1164</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-dd45c82f9310a0160fb9f995b5930170a61a566f.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_1164_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextItems" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._types" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._subtypes" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._functions" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._procedures" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._constants" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._signals" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._files" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._parent" title="pyVHDLModel.IEEE.Std_Logic_1164_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_1164_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_1164_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_TextIO</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_TextIO"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO" title="Link to this definition"></a></dt>
<dd><p>Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_textio</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-5d0cda4a73824f3ff8da21ac334265c77828d477.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_TextIO</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_TextIO._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextItems" title="pyVHDLModel.IEEE.Std_Logic_TextIO._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_TextIO._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_TextIO._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_TextIO._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._types" title="pyVHDLModel.IEEE.Std_Logic_TextIO._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._subtypes" title="pyVHDLModel.IEEE.Std_Logic_TextIO._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._functions" title="pyVHDLModel.IEEE.Std_Logic_TextIO._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._procedures" title="pyVHDLModel.IEEE.Std_Logic_TextIO._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._constants" title="pyVHDLModel.IEEE.Std_Logic_TextIO._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._signals" title="pyVHDLModel.IEEE.Std_Logic_TextIO._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_TextIO._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._files" title="pyVHDLModel.IEEE.Std_Logic_TextIO._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_TextIO._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_TextIO._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._parent" title="pyVHDLModel.IEEE.Std_Logic_TextIO._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_TextIO.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_TextIO.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_TextIO.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Bit</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-b8895ae2c0d7cf837c41617d630b01e4d22bd255.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Bit</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._allowBlackbox" title="pyVHDLModel.IEEE.Numeric_Bit._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._contextItems" title="pyVHDLModel.IEEE.Numeric_Bit._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._contextReferences" title="pyVHDLModel.IEEE.Numeric_Bit._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Bit._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Bit._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._types" title="pyVHDLModel.IEEE.Numeric_Bit._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._subtypes" title="pyVHDLModel.IEEE.Numeric_Bit._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._functions" title="pyVHDLModel.IEEE.Numeric_Bit._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._procedures" title="pyVHDLModel.IEEE.Numeric_Bit._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._constants" title="pyVHDLModel.IEEE.Numeric_Bit._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._signals" title="pyVHDLModel.IEEE.Numeric_Bit._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Bit._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._files" title="pyVHDLModel.IEEE.Numeric_Bit._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Bit._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._packageReferences" title="pyVHDLModel.IEEE.Numeric_Bit._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit._parent" title="pyVHDLModel.IEEE.Numeric_Bit._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Bit_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-c7656ca292838717fb5c9029f509f92f664b630c.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Bit_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextItems" title="pyVHDLModel.IEEE.Numeric_Bit_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._types" title="pyVHDLModel.IEEE.Numeric_Bit_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._subtypes" title="pyVHDLModel.IEEE.Numeric_Bit_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._functions" title="pyVHDLModel.IEEE.Numeric_Bit_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._procedures" title="pyVHDLModel.IEEE.Numeric_Bit_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._constants" title="pyVHDLModel.IEEE.Numeric_Bit_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._signals" title="pyVHDLModel.IEEE.Numeric_Bit_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Bit_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._files" title="pyVHDLModel.IEEE.Numeric_Bit_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._packageReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._parent" title="pyVHDLModel.IEEE.Numeric_Bit_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Bit_Unsigned</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit_Unsigned"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit_unsigned</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-871c356e0196e04ebc4ae2a78efb84c0bff9de5d.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Bit_Unsigned</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._allowBlackbox" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextItems" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._types" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._subtypes" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._functions" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._procedures" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._constants" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._signals" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._files" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._packageReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._parent" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Bit_Unsigned_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit_Unsigned_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_bit_unsigned</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-b0a2bef838836487a5b4487cc8186425791663e3.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Bit_Unsigned_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Bit_Unsigned_Body.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextItems" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._types" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._subtypes" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._functions" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._procedures" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._constants" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._signals" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._files" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._packageReferences" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._parent" title="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Bit_Unsigned_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Std</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std</span></code>.</p>
<p>Predefined types:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">unresolved_unsigned</span></code>, <code class="docutils literal notranslate"><span class="pre">unsigned</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">unresolved_signed</span></code>, <code class="docutils literal notranslate"><span class="pre">signed</span></code></p></li>
</ul>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-7ceec13af67ab5d6c600d809aa739ac2ca52c874.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Std</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._allowBlackbox" title="pyVHDLModel.IEEE.Numeric_Std._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._contextItems" title="pyVHDLModel.IEEE.Numeric_Std._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._contextReferences" title="pyVHDLModel.IEEE.Numeric_Std._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Std._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Std._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._types" title="pyVHDLModel.IEEE.Numeric_Std._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._subtypes" title="pyVHDLModel.IEEE.Numeric_Std._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._functions" title="pyVHDLModel.IEEE.Numeric_Std._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._procedures" title="pyVHDLModel.IEEE.Numeric_Std._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._constants" title="pyVHDLModel.IEEE.Numeric_Std._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._signals" title="pyVHDLModel.IEEE.Numeric_Std._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Std._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._files" title="pyVHDLModel.IEEE.Numeric_Std._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Std._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._packageReferences" title="pyVHDLModel.IEEE.Numeric_Std._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std._parent" title="pyVHDLModel.IEEE.Numeric_Std._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Std_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-e4415af6851685df2ad76aa77665e86acc898d09.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Std_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextItems" title="pyVHDLModel.IEEE.Numeric_Std_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextReferences" title="pyVHDLModel.IEEE.Numeric_Std_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._types" title="pyVHDLModel.IEEE.Numeric_Std_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._subtypes" title="pyVHDLModel.IEEE.Numeric_Std_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._functions" title="pyVHDLModel.IEEE.Numeric_Std_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._procedures" title="pyVHDLModel.IEEE.Numeric_Std_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._constants" title="pyVHDLModel.IEEE.Numeric_Std_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._signals" title="pyVHDLModel.IEEE.Numeric_Std_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Std_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._files" title="pyVHDLModel.IEEE.Numeric_Std_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Std_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._packageReferences" title="pyVHDLModel.IEEE.Numeric_Std_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Body._parent" title="pyVHDLModel.IEEE.Numeric_Std_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Std_Unsigned</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std_Unsigned"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std_unsigned</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-e65944aed81d0d1897a213dd36499ea9ce10d2f1.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Std_Unsigned</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std_Unsigned.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._allowBlackbox" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextItems" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._types" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._subtypes" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._functions" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._procedures" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._constants" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._signals" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._files" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._packageReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._parent" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Numeric_Std_Unsigned_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std_Unsigned_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.numeric_std_unsigned</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-b69bf347749ae28a09979874312dc9093140f67e.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Numeric_Std_Unsigned_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Numeric_Std_Unsigned_Body.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextItems" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._dependencyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._types" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._subtypes" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._functions" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._procedures" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._constants" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._signals" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._sharedVariables" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._files" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._libraryReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._packageReferences" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._parent" title="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Numeric_Std_Unsigned_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Fixed_Float_Types</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Float_Types"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_float_types</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-632b575c38c75ce0427f4b7ccb38bf16993138be.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Fixed_Float_Types</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._allowBlackbox" title="pyVHDLModel.IEEE.Fixed_Float_Types._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextItems" title="pyVHDLModel.IEEE.Fixed_Float_Types._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextReferences" title="pyVHDLModel.IEEE.Fixed_Float_Types._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._dependencyVertex" title="pyVHDLModel.IEEE.Fixed_Float_Types._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._hierarchyVertex" title="pyVHDLModel.IEEE.Fixed_Float_Types._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._types" title="pyVHDLModel.IEEE.Fixed_Float_Types._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._subtypes" title="pyVHDLModel.IEEE.Fixed_Float_Types._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._functions" title="pyVHDLModel.IEEE.Fixed_Float_Types._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._procedures" title="pyVHDLModel.IEEE.Fixed_Float_Types._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._constants" title="pyVHDLModel.IEEE.Fixed_Float_Types._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._signals" title="pyVHDLModel.IEEE.Fixed_Float_Types._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._sharedVariables" title="pyVHDLModel.IEEE.Fixed_Float_Types._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._files" title="pyVHDLModel.IEEE.Fixed_Float_Types._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._libraryReferences" title="pyVHDLModel.IEEE.Fixed_Float_Types._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._packageReferences" title="pyVHDLModel.IEEE.Fixed_Float_Types._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Float_Types._parent" title="pyVHDLModel.IEEE.Fixed_Float_Types._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Float_Types._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Float_Types._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Fixed_Generic_Pkg</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Generic_Pkg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_generic_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-38d2e526ee897279bccb7c70ba771d341d1df640.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Fixed_Generic_Pkg</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Generic_Pkg.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._allowBlackbox" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextItems" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._dependencyVertex" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._hierarchyVertex" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._types" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._subtypes" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._functions" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._procedures" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._constants" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._signals" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._sharedVariables" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._files" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._libraryReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._packageReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._parent" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Fixed_Generic_Pkg_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Generic_Pkg_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_generic_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-1358a9535f81432725cfcc43d966d034e07371aa.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Fixed_Generic_Pkg_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Generic_Pkg_Body.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextItems" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._dependencyVertex" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._types" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._subtypes" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._functions" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._procedures" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._constants" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._signals" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._sharedVariables" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._files" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._libraryReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._packageReferences" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._parent" title="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Generic_Pkg_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Fixed_Pkg</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Pkg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.fixed_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-837bb3f31ca28f6212e7aaa184e75f041e484b7c.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Fixed_Pkg</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Fixed_Pkg.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._allowBlackbox" title="pyVHDLModel.IEEE.Fixed_Pkg._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextItems" title="pyVHDLModel.IEEE.Fixed_Pkg._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextReferences" title="pyVHDLModel.IEEE.Fixed_Pkg._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._dependencyVertex" title="pyVHDLModel.IEEE.Fixed_Pkg._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._hierarchyVertex" title="pyVHDLModel.IEEE.Fixed_Pkg._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._types" title="pyVHDLModel.IEEE.Fixed_Pkg._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._subtypes" title="pyVHDLModel.IEEE.Fixed_Pkg._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._functions" title="pyVHDLModel.IEEE.Fixed_Pkg._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._procedures" title="pyVHDLModel.IEEE.Fixed_Pkg._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._constants" title="pyVHDLModel.IEEE.Fixed_Pkg._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._signals" title="pyVHDLModel.IEEE.Fixed_Pkg._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._sharedVariables" title="pyVHDLModel.IEEE.Fixed_Pkg._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._files" title="pyVHDLModel.IEEE.Fixed_Pkg._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._libraryReferences" title="pyVHDLModel.IEEE.Fixed_Pkg._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._packageReferences" title="pyVHDLModel.IEEE.Fixed_Pkg._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Fixed_Pkg._parent" title="pyVHDLModel.IEEE.Fixed_Pkg._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Fixed_Pkg._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Fixed_Pkg._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Float_Generic_Pkg</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Float_Generic_Pkg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.float_generic_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-7b452d2a1365dfaff9fd826c9c0c87430d202285.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Float_Generic_Pkg</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Float_Generic_Pkg.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._allowBlackbox" title="pyVHDLModel.IEEE.Float_Generic_Pkg._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextItems" title="pyVHDLModel.IEEE.Float_Generic_Pkg._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._dependencyVertex" title="pyVHDLModel.IEEE.Float_Generic_Pkg._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._hierarchyVertex" title="pyVHDLModel.IEEE.Float_Generic_Pkg._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._types" title="pyVHDLModel.IEEE.Float_Generic_Pkg._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._subtypes" title="pyVHDLModel.IEEE.Float_Generic_Pkg._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._functions" title="pyVHDLModel.IEEE.Float_Generic_Pkg._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._procedures" title="pyVHDLModel.IEEE.Float_Generic_Pkg._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._constants" title="pyVHDLModel.IEEE.Float_Generic_Pkg._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._signals" title="pyVHDLModel.IEEE.Float_Generic_Pkg._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._sharedVariables" title="pyVHDLModel.IEEE.Float_Generic_Pkg._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._files" title="pyVHDLModel.IEEE.Float_Generic_Pkg._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._libraryReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._packageReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._parent" title="pyVHDLModel.IEEE.Float_Generic_Pkg._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Float_Generic_Pkg_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Float_Generic_Pkg_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of package <code class="docutils literal notranslate"><span class="pre">ieee.float_generic_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-04ec2dbc5524311ed6974a96c65110cdd256b604.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Float_Generic_Pkg_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextItems" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._dependencyVertex" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._types" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._subtypes" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._functions" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._procedures" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._constants" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._signals" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._sharedVariables" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._files" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._libraryReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._packageReferences" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._parent" title="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Generic_Pkg_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Generic_Pkg_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Float_Pkg</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Float_Pkg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg" title="Link to this definition"></a></dt>
<dd><p>Predefined package <code class="docutils literal notranslate"><span class="pre">ieee.float_pkg</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-cca04014ccf24058f874f56bdb0e73e7db4f7587.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Float_Pkg</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Float_Pkg.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._allowBlackbox" title="pyVHDLModel.IEEE.Float_Pkg._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._contextItems" title="pyVHDLModel.IEEE.Float_Pkg._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._contextReferences" title="pyVHDLModel.IEEE.Float_Pkg._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._dependencyVertex" title="pyVHDLModel.IEEE.Float_Pkg._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._hierarchyVertex" title="pyVHDLModel.IEEE.Float_Pkg._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._types" title="pyVHDLModel.IEEE.Float_Pkg._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._subtypes" title="pyVHDLModel.IEEE.Float_Pkg._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._functions" title="pyVHDLModel.IEEE.Float_Pkg._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._procedures" title="pyVHDLModel.IEEE.Float_Pkg._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._constants" title="pyVHDLModel.IEEE.Float_Pkg._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._signals" title="pyVHDLModel.IEEE.Float_Pkg._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._sharedVariables" title="pyVHDLModel.IEEE.Float_Pkg._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._files" title="pyVHDLModel.IEEE.Float_Pkg._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._libraryReferences" title="pyVHDLModel.IEEE.Float_Pkg._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._packageReferences" title="pyVHDLModel.IEEE.Float_Pkg._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Float_Pkg._parent" title="pyVHDLModel.IEEE.Float_Pkg._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Float_Pkg._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Float_Pkg._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Arith</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Arith"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith" title="Link to this definition"></a></dt>
<dd><p>Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_arith</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-61b979f91302543bfffd90011c65278926247f1c.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Arith</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Arith.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_Arith._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Arith._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Arith._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Arith._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._types" title="pyVHDLModel.IEEE.Std_Logic_Arith._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Arith._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._functions" title="pyVHDLModel.IEEE.Std_Logic_Arith._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._procedures" title="pyVHDLModel.IEEE.Std_Logic_Arith._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._constants" title="pyVHDLModel.IEEE.Std_Logic_Arith._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._signals" title="pyVHDLModel.IEEE.Std_Logic_Arith._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Arith._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._files" title="pyVHDLModel.IEEE.Std_Logic_Arith._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith._parent" title="pyVHDLModel.IEEE.Std_Logic_Arith._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Arith_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Arith_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of Mentor Graphics package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_arith</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-467f39a9ecc6b0bd550a149f8c912710d1b9a561.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Arith_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._types" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._functions" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._procedures" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._constants" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._signals" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._files" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._parent" title="pyVHDLModel.IEEE.Std_Logic_Arith_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Arith_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Arith_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Misc</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Misc"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc" title="Link to this definition"></a></dt>
<dd><p>Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_misc</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-ca17e21833f97b7b59d33d658c7202dd7d8eb190.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Misc</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Misc.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_Misc._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Misc._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Misc._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Misc._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._types" title="pyVHDLModel.IEEE.Std_Logic_Misc._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Misc._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._functions" title="pyVHDLModel.IEEE.Std_Logic_Misc._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._procedures" title="pyVHDLModel.IEEE.Std_Logic_Misc._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._constants" title="pyVHDLModel.IEEE.Std_Logic_Misc._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._signals" title="pyVHDLModel.IEEE.Std_Logic_Misc._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Misc._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._files" title="pyVHDLModel.IEEE.Std_Logic_Misc._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc._parent" title="pyVHDLModel.IEEE.Std_Logic_Misc._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Misc_Body</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Misc_Body"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body" title="Link to this definition"></a></dt>
<dd><p>Predefined package body of Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_misc</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-d146d45f3c28d97a7fad30770e4e570a4f270fc4.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Misc_Body</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._types" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._functions" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._procedures" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._constants" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._signals" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._files" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._parent" title="pyVHDLModel.IEEE.Std_Logic_Misc_Body._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__init__" title="Link to this definition"></a></dt>
<dd><p>Initializes a design unit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Identifier (name) of the design unit.</p></li>
<li><p><strong>contextItems</strong> – A sequence of library, use or context clauses.</p></li>
<li><p><strong>documentation</strong> – Associated documentation of the design unit.</p></li>
<li><p><strong>parent</strong> – Reference to the logical parent in the model hierarchy.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Any]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Misc_Body._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Misc_Body._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Signed</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Signed"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed" title="Link to this definition"></a></dt>
<dd><p>Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_signed</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-c8b0a4a1eec7218d3358c0a03dea45d4664a6426.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Signed</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Signed.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_Signed._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Signed._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Signed._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Signed._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Signed._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._types" title="pyVHDLModel.IEEE.Std_Logic_Signed._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Signed._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._functions" title="pyVHDLModel.IEEE.Std_Logic_Signed._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._procedures" title="pyVHDLModel.IEEE.Std_Logic_Signed._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._constants" title="pyVHDLModel.IEEE.Std_Logic_Signed._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._signals" title="pyVHDLModel.IEEE.Std_Logic_Signed._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Signed._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._files" title="pyVHDLModel.IEEE.Std_Logic_Signed._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Signed._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Signed._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Signed._parent" title="pyVHDLModel.IEEE.Std_Logic_Signed._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Signed._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Signed._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyVHDLModel.IEEE.</span></span><span class="sig-name descname"><span class="pre">Std_Logic_Unsigned</span></span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Unsigned"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned" title="Link to this definition"></a></dt>
<dd><p>Predefined Synopsys package <code class="docutils literal notranslate"><span class="pre">ieee.std_logic_unsigned</span></code>.</p>
<p class="rubric">Inheritance</p>
<div class="graphviz"><object data="../_images/inheritance-50c983a3f801a2359a175acbe53c1ffc29367fa2.svg" type="image/svg+xml" class="inheritance graphviz">
<p class="warning">Inheritance diagram of Std_Logic_Unsigned</p></object></div>
<dl class="field-list simple">
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.AllowBlackbox">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AllowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.14)"><span class="pre">bool</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.AllowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Read-only property to check if a design supports blackboxes (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._allowBlackbox" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._allowBlackbox"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_allowBlackbox</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>If blackboxes are allowed.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextItems">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextItems" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of all context items comprising library, use and context clauses
(<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextItems" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._contextItems"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextItems</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context items.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ContextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.ContextReference" title="pyVHDLModel.DesignUnit.ContextReference"><span class="pre">ContextReference</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.ContextReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of context clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextReferences" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._contextReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_contextReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of context clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.DependencyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.DependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding dependency vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._dependencyVertex" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._dependencyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_dependencyVertex</span></code></a>).</p>
<p>The dependency vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding dependency vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.Documentation">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Documentation" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s associated documentation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Associated documentation of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.HierarchyVertex">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">HierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://pytooling.github.io/pyTooling/pyTooling/pyTooling.Graph.html#pyTooling.Graph.Vertex" title="(in pyTooling v8.9)"><span class="pre">Vertex</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.HierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the corresponding hierarchy vertex (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._hierarchyVertex" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._hierarchyVertex"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_hierarchyVertex</span></code></a>).</p>
<p>The hierarchy vertex references this design unit by its value field.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The corresponding hierarchy vertex.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.Identifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Identifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s identifier (name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.IndexDeclaredItems">
<span class="sig-name descname"><span class="pre">IndexDeclaredItems</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.IndexDeclaredItems" title="Link to this definition"></a></dt>
<dd><p>Index declared items listed in the concurrent declaration region.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">None</span></code></a></span></p>
</dd>
</dl>
<p class="rubric">Algorithm</p>
<ol class="arabic simple">
<li><p>Iterate all declared items:</p>
<ul class="simple">
<li><p>Every declared item is added to <code class="xref py py-attr docutils literal notranslate"><span class="pre">_namespace</span></code>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Type.html#pyVHDLModel.Type.FullType" title="pyVHDLModel.Type.FullType"><code class="xref py py-class docutils literal notranslate"><span class="pre">FullType</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._types" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._types"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_types</span></code></a>.</p></li>
<li><p>If the declared item is a <code class="xref py py-class docutils literal notranslate"><span class="pre">SubType</span></code>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._subtypes" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._subtypes"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_subtypes</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Function" title="pyVHDLModel.Subprogram.Function"><code class="xref py py-class docutils literal notranslate"><span class="pre">Function</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._functions" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._functions"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_functions</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Subprogram.html#pyVHDLModel.Subprogram.Procedure" title="pyVHDLModel.Subprogram.Procedure"><code class="xref py py-class docutils literal notranslate"><span class="pre">Procedure</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._procedures" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._procedures"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_procedures</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Constant" title="pyVHDLModel.Object.Constant"><code class="xref py py-class docutils literal notranslate"><span class="pre">Constant</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._constants" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._constants"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_constants</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Signal" title="pyVHDLModel.Object.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._signals" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._signals"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_signals</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.Variable" title="pyVHDLModel.Object.Variable"><code class="xref py py-class docutils literal notranslate"><span class="pre">Variable</span></code></a>, TODO.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.SharedVariable" title="pyVHDLModel.Object.SharedVariable"><code class="xref py py-class docutils literal notranslate"><span class="pre">SharedVariable</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._sharedVariables" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._sharedVariables"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_sharedVariables</span></code></a>.</p></li>
<li><p>If the declared item is a <a class="reference internal" href="pyVHDLModel.Object.html#pyVHDLModel.Object.File" title="pyVHDLModel.Object.File"><code class="xref py py-class docutils literal notranslate"><span class="pre">File</span></code></a>, then add an entry to <a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._files" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._files"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_files</span></code></a>.</p></li>
<li><p>If the declared item is neither of these types, call <code class="xref py py-meth docutils literal notranslate"><span class="pre">_IndexOtherDeclaredItem()</span></code>. <br />
Derived classes may override this virtual function.</p></li>
</ul>
</li>
</ol>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<dl class="simple">
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.IndexPackages" title="pyVHDLModel.Design.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Design.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the design and index declared items.</p>
</dd>
<dt><a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Library.IndexPackages" title="pyVHDLModel.Library.IndexPackages"><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library.IndexPackages()</span></code></a></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
<dt><code class="xref py py-meth docutils literal notranslate"><span class="pre">pyVHDLModel.Library._IndexOtherDeclaredItem()</span></code></dt><dd><p>Iterate all packages in the library and index declared items.</p>
</dd>
</dl>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.LibraryReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LibraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.LibraryClause" title="pyVHDLModel.DesignUnit.LibraryClause"><span class="pre">LibraryClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.LibraryReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of library clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._libraryReferences" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._libraryReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_libraryReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of library clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.NormalizedIdentifier">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NormalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><span class="pre">str</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.NormalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>Returns a model entity’s normalized identifier (lower case name).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Normalized name of a model entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.PackageReferences">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">PackageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.List" title="(in Python v3.14)"><span class="pre">List</span></a><span class="p"><span class="pre">[</span></span><a class="reference internal" href="pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.UseClause" title="pyVHDLModel.DesignUnit.UseClause"><span class="pre">UseClause</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.PackageReferences" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the sequence of use clauses (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._packageReferences" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._packageReferences"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_packageReferences</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Sequence of use clauses.</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.Parent">
<em class="property"><span class="k"><span class="pre">property</span></span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" title="pyVHDLModel.Base.ModelEntity"><span class="pre">ModelEntity</span></a></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.Parent" title="Link to this definition"></a></dt>
<dd><p>Read-only property to access the model entity’s parent element reference in a logical hierarchy (<a class="reference internal" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._parent" title="pyVHDLModel.IEEE.Std_Logic_Unsigned._parent"><code class="xref py py-attr docutils literal notranslate"><span class="pre">_parent</span></code></a>).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Reference to the parent entity.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.__repr__">
<span class="sig-name descname"><span class="pre">__repr__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__repr__" title="Link to this definition"></a></dt>
<dd><p>Return repr(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.__str__">
<span class="sig-name descname"><span class="pre">__str__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__str__" title="Link to this definition"></a></dt>
<dd><p>Return str(self).</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><span class="sphinx_autodoc_typehints-type"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.14)"><code class="xref py py-class docutils literal notranslate"><span class="pre">str</span></code></a></span></p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._allowBlackbox">
<span class="sig-name descname"><span class="pre">_allowBlackbox</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[bool]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._allowBlackbox" title="Link to this definition"></a></dt>
<dd><p>Allow blackboxes for components in this package.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._components">
<span class="sig-name descname"><span class="pre">_components</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Component']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._components" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all components declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._constants">
<span class="sig-name descname"><span class="pre">_constants</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Constant]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._constants" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all constants declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._contextItems">
<span class="sig-name descname"><span class="pre">_contextItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextUnion']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextItems" title="Link to this definition"></a></dt>
<dd><p>List of all context items (library, use and context clauses).</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._contextReferences">
<span class="sig-name descname"><span class="pre">_contextReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['ContextReference']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._contextReferences" title="Link to this definition"></a></dt>
<dd><p>List of context clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._declaredItems">
<span class="sig-name descname"><span class="pre">_declaredItems</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._declaredItems" title="Link to this definition"></a></dt>
<dd><p>List of all declared items in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._dependencyVertex">
<span class="sig-name descname"><span class="pre">_dependencyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._dependencyVertex" title="Link to this definition"></a></dt>
<dd><p>Reference to the vertex in the dependency graph representing the design unit. <br /> This reference is set by <a class="reference internal" href="pyVHDLModel.html#pyVHDLModel.Design.CreateDependencyGraph" title="pyVHDLModel.Design.CreateDependencyGraph"><code class="xref py py-meth docutils literal notranslate"><span class="pre">CreateDependencyGraph()</span></code></a>.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._document">
<span class="sig-name descname"><span class="pre">_document</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Document</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._document" title="Link to this definition"></a></dt>
<dd><p>The VHDL library, the design unit was analyzed into.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._documentation">
<span class="sig-name descname"><span class="pre">_documentation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Nullable[str]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._documentation" title="Link to this definition"></a></dt>
<dd><p>The associated documentation of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._files">
<span class="sig-name descname"><span class="pre">_files</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">File]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._files" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all files declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._functions">
<span class="sig-name descname"><span class="pre">_functions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Function]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._functions" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all functions declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._hierarchyVertex">
<span class="sig-name descname"><span class="pre">_hierarchyVertex</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Vertex[None,</span> <span class="pre">None,</span> <span class="pre">str,</span> <span class="pre">'DesignUnit',</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None,</span> <span class="pre">None]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._hierarchyVertex" title="Link to this definition"></a></dt>
<dd><p>The vertex in the hierarchy graph</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._identifier">
<span class="sig-name descname"><span class="pre">_identifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._identifier" title="Link to this definition"></a></dt>
<dd><p>The identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._libraryReferences">
<span class="sig-name descname"><span class="pre">_libraryReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['LibraryClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._libraryReferences" title="Link to this definition"></a></dt>
<dd><p>List of library clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._normalizedIdentifier">
<span class="sig-name descname"><span class="pre">_normalizedIdentifier</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._normalizedIdentifier" title="Link to this definition"></a></dt>
<dd><p>The normalized (lower case) identifier of a model entity.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._packageReferences">
<span class="sig-name descname"><span class="pre">_packageReferences</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">List['UseClause']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._packageReferences" title="Link to this definition"></a></dt>
<dd><p>List of use clauses.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._parent">
<span class="sig-name descname"><span class="pre">_parent</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">ModelEntity</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._parent" title="Link to this definition"></a></dt>
<dd><p>Reference to a parent entity in the logical model hierarchy.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._procedures">
<span class="sig-name descname"><span class="pre">_procedures</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">Procedure]]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._procedures" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all procedures declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedContexts">
<span class="sig-name descname"><span class="pre">_referencedContexts</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Context']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedContexts" title="Link to this definition"></a></dt>
<dd><p>Referenced contexts based on explicit context references or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedLibraries">
<span class="sig-name descname"><span class="pre">_referencedLibraries</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">'Library']</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedLibraries" title="Link to this definition"></a></dt>
<dd><p>Referenced libraries based on explicit library clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedPackages">
<span class="sig-name descname"><span class="pre">_referencedPackages</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Dict[str,</span> <span class="pre">'Package']]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._referencedPackages" title="Link to this definition"></a></dt>
<dd><p>Referenced packages based on explicit use clauses or implicit inheritance</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._sharedVariables">
<span class="sig-name descname"><span class="pre">_sharedVariables</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">SharedVariable]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._sharedVariables" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all shared variables declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._signals">
<span class="sig-name descname"><span class="pre">_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Signal]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._signals" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all signals declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._subtypes">
<span class="sig-name descname"><span class="pre">_subtypes</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">Subtype]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._subtypes" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all subtypes declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned._types">
<span class="sig-name descname"><span class="pre">_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict[str,</span> <span class="pre">FullType]</span></em><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned._types" title="Link to this definition"></a></dt>
<dd><p>Dictionary of all types declared in this concurrent declaration region.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyVHDLModel.IEEE.Std_Logic_Unsigned.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/pyVHDLModel/IEEE.html#Std_Logic_Unsigned.__init__"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#pyVHDLModel.IEEE.Std_Logic_Unsigned.__init__" title="Link to this definition"></a></dt>
<dd><p>Initialize a package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>identifier</strong> – Name of the VHDL package.</p></li>
<li><p><strong>contextItems</strong></p></li>
<li><p><strong>genericItems</strong></p></li>
<li><p><strong>declaredItems</strong></p></li>
<li><p><strong>documentation</strong></p></li>
<li><p><strong>allowBlackbox</strong> – Specify if blackboxes are allowed in this design.</p></li>
<li><p><strong>parent</strong> – The parent model entity (library) of this VHDL package.</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="pyVHDLModel.Expression.html" class="btn btn-neutral float-left" title="pyVHDLModel.Expression" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="pyVHDLModel.Instantiation.html" class="btn btn-neutral float-right" title="pyVHDLModel.Instantiation" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2016-2025, Patrick Lehmann.
      <span class="lastupdated">Last updated on 21.11.2025.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>