module top_module(
  input a,
  input b,
  output out
);

  // Logical AND gate
  assign out = a & b;

endmodule
