<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>MOV (array to vector, four registers)</h2> 
  <p>Move four ZA single-vector groups to four vector registers</p> 
  <p>The instruction operates on four ZA single-vector groups. The vector numbers forming the single-vector group within each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo quarter the number of ZA array vectors.</p> 
  <p>The <small>vector group</small> symbol VGx4 indicates that the instruction operates on four ZA single-vector groups.</p> 
  <p>The preferred disassembly syntax uses a 64-bit element size, but an assembler should accept any element size if it is used consistently for all operands. The <small>vector group</small> symbol is preferred for disassembly, but optional in assembler source code.</p> 
  <p>This instruction is unpredicated.</p> 
  <p> This is an alias of <a href="MOVA--array-to-vector--four-registers---Move-four-ZA-single-vector-groups-to-four-vector-registers-.html" class="document-topic">MOVA (array to vector, four registers)</a>. This means: </p> 
  <ul> 
   <li> The encodings in this description are named to match the encodings of <a href="MOVA--array-to-vector--four-registers---Move-four-ZA-single-vector-groups-to-four-vector-registers-.html" class="document-topic">MOVA (array to vector, four registers)</a>. </li> 
   <li>The description of <a href="MOVA--array-to-vector--four-registers---Move-four-ZA-single-vector-groups-to-four-vector-registers-.html" class="document-topic">MOVA (array to vector, four registers)</a> gives the operational pseudocode, any <small>constrained unpredictable</small> behavior, and any operational information for this instruction.</li> 
  </ul> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="2">Rv</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="3">off3</td> 
      <td colspan="3">Zd</td> 
      <td>0</td> 
      <td>0</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="MOV_mova_mz_za4_1"></a> 
   <p>MOV { <a title="First destination scalable vector register of a multi-vector sequence (field Zd)" class="document-topic">&lt;Zd1&gt;</a>.D-<a title="Fourth destination scalable vector register of a multi-vector sequence (field Zd)" class="document-topic">&lt;Zd4&gt;</a>.D }, ZA.D[<a title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)" class="document-topic">&lt;Wv&gt;</a>, <a title="Vector select offset [0-7] (field &quot;off3&quot;)" class="document-topic">&lt;offs&gt;</a>{, VGx4}]</p> 
   <p> is equivalent to </p> 
   <p><a href="MOVA--array-to-vector--four-registers---Move-four-ZA-single-vector-groups-to-four-vector-registers-.html" class="document-topic">MOVA</a> { <a title="First destination scalable vector register of a multi-vector sequence (field Zd)" class="document-topic">&lt;Zd1&gt;</a>.D-<a title="Fourth destination scalable vector register of a multi-vector sequence (field Zd)" class="document-topic">&lt;Zd4&gt;</a>.D }, ZA.D[<a title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)" class="document-topic">&lt;Wv&gt;</a>, <a title="Vector select offset [0-7] (field &quot;off3&quot;)" class="document-topic">&lt;offs&gt;</a>{, VGx4}]</p> 
   <p> and is always the preferred disassembly. </p> 
  </div> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zd1&gt;</td> 
      <td><a id="sa_zd1"></a> <p>Is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zd4&gt;</td> 
      <td><a id="sa_zd4"></a> <p>Is the name of the fourth destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4 plus 3.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wv&gt;</td> 
      <td><a id="sa_wv"></a> <p>Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;offs&gt;</td> 
      <td><a id="sa_offs"></a> <p>Is the vector select offset, in the range 0 to 7, encoded in the "off3" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <h3>Operation</h3> 
   <p>The description of <a href="MOVA--array-to-vector--four-registers---Move-four-ZA-single-vector-groups-to-four-vector-registers-.html" class="document-topic">MOVA (array to vector, four registers)</a> gives the operational pseudocode for this instruction.</p> 
  </div> 
  <h3>Operational information</h3> 
  <p>If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>