// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_77 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_402_p2;
reg   [0:0] icmp_ln86_reg_1396;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_626_fu_414_p2;
reg   [0:0] icmp_ln86_626_reg_1406;
reg   [0:0] icmp_ln86_626_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_626_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_627_fu_420_p2;
reg   [0:0] icmp_ln86_627_reg_1412;
wire   [0:0] icmp_ln86_628_fu_426_p2;
reg   [0:0] icmp_ln86_628_reg_1418;
wire   [0:0] icmp_ln86_629_fu_432_p2;
reg   [0:0] icmp_ln86_629_reg_1424;
reg   [0:0] icmp_ln86_629_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_629_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_629_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_630_fu_438_p2;
reg   [0:0] icmp_ln86_630_reg_1430;
reg   [0:0] icmp_ln86_630_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_630_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_630_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_631_fu_444_p2;
reg   [0:0] icmp_ln86_631_reg_1436;
reg   [0:0] icmp_ln86_631_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_632_fu_450_p2;
reg   [0:0] icmp_ln86_632_reg_1442;
reg   [0:0] icmp_ln86_632_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_632_reg_1442_pp0_iter2_reg;
wire   [0:0] icmp_ln86_633_fu_456_p2;
reg   [0:0] icmp_ln86_633_reg_1448;
reg   [0:0] icmp_ln86_633_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_633_reg_1448_pp0_iter2_reg;
wire   [0:0] icmp_ln86_634_fu_462_p2;
reg   [0:0] icmp_ln86_634_reg_1455;
reg   [0:0] icmp_ln86_634_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_634_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_634_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_635_fu_468_p2;
reg   [0:0] icmp_ln86_635_reg_1461;
reg   [0:0] icmp_ln86_635_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_635_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_635_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_636_fu_474_p2;
reg   [0:0] icmp_ln86_636_reg_1467;
reg   [0:0] icmp_ln86_636_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_636_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_636_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_636_reg_1467_pp0_iter4_reg;
wire   [0:0] icmp_ln86_637_fu_480_p2;
reg   [0:0] icmp_ln86_637_reg_1473;
reg   [0:0] icmp_ln86_637_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_637_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_637_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_637_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_637_reg_1473_pp0_iter5_reg;
wire   [0:0] icmp_ln86_638_fu_486_p2;
reg   [0:0] icmp_ln86_638_reg_1479;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter5_reg;
reg   [0:0] icmp_ln86_638_reg_1479_pp0_iter6_reg;
wire   [0:0] icmp_ln86_639_fu_492_p2;
reg   [0:0] icmp_ln86_639_reg_1485;
reg   [0:0] icmp_ln86_639_reg_1485_pp0_iter1_reg;
wire   [0:0] icmp_ln86_640_fu_498_p2;
reg   [0:0] icmp_ln86_640_reg_1490;
reg   [0:0] icmp_ln86_640_reg_1490_pp0_iter1_reg;
wire   [0:0] icmp_ln86_641_fu_504_p2;
reg   [0:0] icmp_ln86_641_reg_1495;
reg   [0:0] icmp_ln86_641_reg_1495_pp0_iter1_reg;
wire   [0:0] icmp_ln86_642_fu_510_p2;
reg   [0:0] icmp_ln86_642_reg_1500;
reg   [0:0] icmp_ln86_642_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_642_reg_1500_pp0_iter2_reg;
wire   [0:0] icmp_ln86_643_fu_516_p2;
reg   [0:0] icmp_ln86_643_reg_1505;
reg   [0:0] icmp_ln86_643_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_643_reg_1505_pp0_iter2_reg;
wire   [0:0] icmp_ln86_644_fu_522_p2;
reg   [0:0] icmp_ln86_644_reg_1510;
reg   [0:0] icmp_ln86_644_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_644_reg_1510_pp0_iter2_reg;
wire   [0:0] icmp_ln86_645_fu_528_p2;
reg   [0:0] icmp_ln86_645_reg_1515;
reg   [0:0] icmp_ln86_645_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_645_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_645_reg_1515_pp0_iter3_reg;
wire   [0:0] icmp_ln86_646_fu_534_p2;
reg   [0:0] icmp_ln86_646_reg_1520;
reg   [0:0] icmp_ln86_646_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_646_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_646_reg_1520_pp0_iter3_reg;
wire   [0:0] icmp_ln86_647_fu_540_p2;
reg   [0:0] icmp_ln86_647_reg_1525;
reg   [0:0] icmp_ln86_647_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_647_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_647_reg_1525_pp0_iter3_reg;
wire   [0:0] icmp_ln86_648_fu_556_p2;
reg   [0:0] icmp_ln86_648_reg_1530;
reg   [0:0] icmp_ln86_648_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_648_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_648_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_648_reg_1530_pp0_iter4_reg;
wire   [0:0] icmp_ln86_649_fu_562_p2;
reg   [0:0] icmp_ln86_649_reg_1535;
reg   [0:0] icmp_ln86_649_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_649_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_649_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_649_reg_1535_pp0_iter4_reg;
wire   [0:0] icmp_ln86_650_fu_568_p2;
reg   [0:0] icmp_ln86_650_reg_1540;
reg   [0:0] icmp_ln86_650_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_650_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_650_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_650_reg_1540_pp0_iter4_reg;
wire   [0:0] icmp_ln86_651_fu_574_p2;
reg   [0:0] icmp_ln86_651_reg_1545;
reg   [0:0] icmp_ln86_651_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_651_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_651_reg_1545_pp0_iter3_reg;
reg   [0:0] icmp_ln86_651_reg_1545_pp0_iter4_reg;
reg   [0:0] icmp_ln86_651_reg_1545_pp0_iter5_reg;
wire   [0:0] icmp_ln86_652_fu_580_p2;
reg   [0:0] icmp_ln86_652_reg_1550;
reg   [0:0] icmp_ln86_652_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_652_reg_1550_pp0_iter2_reg;
reg   [0:0] icmp_ln86_652_reg_1550_pp0_iter3_reg;
reg   [0:0] icmp_ln86_652_reg_1550_pp0_iter4_reg;
reg   [0:0] icmp_ln86_652_reg_1550_pp0_iter5_reg;
wire   [0:0] icmp_ln86_653_fu_586_p2;
reg   [0:0] icmp_ln86_653_reg_1555;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter2_reg;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter3_reg;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter4_reg;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter5_reg;
reg   [0:0] icmp_ln86_653_reg_1555_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_592_p2;
reg   [0:0] and_ln102_reg_1560;
reg   [0:0] and_ln102_reg_1560_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1560_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_604_p2;
reg   [0:0] and_ln104_reg_1568;
wire   [0:0] and_ln102_770_fu_610_p2;
reg   [0:0] and_ln102_770_reg_1574;
wire   [0:0] and_ln104_111_fu_619_p2;
reg   [0:0] and_ln104_111_reg_1580;
reg   [0:0] and_ln104_111_reg_1580_pp0_iter2_reg;
wire   [0:0] and_ln102_771_fu_624_p2;
reg   [0:0] and_ln102_771_reg_1586;
reg   [0:0] and_ln102_771_reg_1586_pp0_iter2_reg;
wire   [0:0] and_ln104_112_fu_633_p2;
reg   [0:0] and_ln104_112_reg_1593;
reg   [0:0] and_ln104_112_reg_1593_pp0_iter2_reg;
reg   [0:0] and_ln104_112_reg_1593_pp0_iter3_reg;
wire   [0:0] and_ln102_774_fu_638_p2;
reg   [0:0] and_ln102_774_reg_1599;
wire   [0:0] and_ln104_115_fu_648_p2;
reg   [0:0] and_ln104_115_reg_1604;
wire   [0:0] or_ln117_549_fu_654_p2;
reg   [0:0] or_ln117_549_reg_1611;
wire   [0:0] xor_ln104_fu_660_p2;
reg   [0:0] xor_ln104_reg_1617;
wire   [0:0] or_ln117_553_fu_762_p2;
reg   [0:0] or_ln117_553_reg_1623;
wire   [2:0] select_ln117_611_fu_776_p3;
reg   [2:0] select_ln117_611_reg_1628;
wire   [0:0] or_ln117_555_fu_784_p2;
reg   [0:0] or_ln117_555_reg_1633;
wire   [0:0] and_ln102_769_fu_788_p2;
reg   [0:0] and_ln102_769_reg_1639;
wire   [0:0] and_ln104_110_fu_797_p2;
reg   [0:0] and_ln104_110_reg_1645;
wire   [0:0] and_ln102_772_fu_802_p2;
reg   [0:0] and_ln102_772_reg_1651;
wire   [0:0] and_ln102_777_fu_816_p2;
reg   [0:0] and_ln102_777_reg_1657;
wire   [0:0] or_ln117_559_fu_899_p2;
reg   [0:0] or_ln117_559_reg_1663;
wire   [3:0] select_ln117_617_fu_913_p3;
reg   [3:0] select_ln117_617_reg_1668;
wire   [0:0] and_ln104_113_fu_926_p2;
reg   [0:0] and_ln104_113_reg_1673;
wire   [0:0] and_ln102_773_fu_931_p2;
reg   [0:0] and_ln102_773_reg_1678;
reg   [0:0] and_ln102_773_reg_1678_pp0_iter5_reg;
wire   [0:0] and_ln104_114_fu_940_p2;
reg   [0:0] and_ln104_114_reg_1685;
reg   [0:0] and_ln104_114_reg_1685_pp0_iter5_reg;
reg   [0:0] and_ln104_114_reg_1685_pp0_iter6_reg;
wire   [0:0] and_ln102_778_fu_955_p2;
reg   [0:0] and_ln102_778_reg_1691;
wire   [0:0] or_ln117_564_fu_1038_p2;
reg   [0:0] or_ln117_564_reg_1696;
wire   [4:0] select_ln117_623_fu_1050_p3;
reg   [4:0] select_ln117_623_reg_1701;
wire   [0:0] or_ln117_566_fu_1058_p2;
reg   [0:0] or_ln117_566_reg_1706;
wire   [0:0] or_ln117_568_fu_1064_p2;
reg   [0:0] or_ln117_568_reg_1712;
reg   [0:0] or_ln117_568_reg_1712_pp0_iter5_reg;
wire   [0:0] or_ln117_570_fu_1140_p2;
reg   [0:0] or_ln117_570_reg_1720;
wire   [4:0] select_ln117_629_fu_1153_p3;
reg   [4:0] select_ln117_629_reg_1725;
wire   [0:0] or_ln117_574_fu_1215_p2;
reg   [0:0] or_ln117_574_reg_1730;
wire   [4:0] select_ln117_633_fu_1229_p3;
reg   [4:0] select_ln117_633_reg_1735;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_392_p4;
wire   [15:0] tmp_8_fu_546_p4;
wire   [0:0] icmp_ln86_625_fu_408_p2;
wire   [0:0] xor_ln104_295_fu_598_p2;
wire   [0:0] xor_ln104_297_fu_614_p2;
wire   [0:0] xor_ln104_298_fu_628_p2;
wire   [0:0] xor_ln104_303_fu_643_p2;
wire   [0:0] xor_ln104_301_fu_665_p2;
wire   [0:0] and_ln102_782_fu_678_p2;
wire   [0:0] and_ln102_775_fu_670_p2;
wire   [0:0] and_ln102_781_fu_674_p2;
wire   [0:0] xor_ln117_fu_698_p2;
wire   [0:0] or_ln117_548_fu_703_p2;
wire   [0:0] or_ln117_fu_693_p2;
wire   [1:0] zext_ln117_fu_708_p1;
wire   [0:0] and_ln102_783_fu_683_p2;
wire   [1:0] select_ln117_fu_712_p3;
wire   [1:0] select_ln117_607_fu_725_p3;
wire   [0:0] or_ln117_550_fu_720_p2;
wire   [2:0] zext_ln117_67_fu_732_p1;
wire   [0:0] or_ln117_551_fu_736_p2;
wire   [0:0] and_ln102_784_fu_688_p2;
wire   [2:0] select_ln117_608_fu_740_p3;
wire   [0:0] or_ln117_552_fu_748_p2;
wire   [2:0] select_ln117_609_fu_754_p3;
wire   [2:0] select_ln117_610_fu_768_p3;
wire   [0:0] xor_ln104_296_fu_792_p2;
wire   [0:0] xor_ln104_302_fu_807_p2;
wire   [0:0] and_ln102_785_fu_821_p2;
wire   [0:0] and_ln102_787_fu_831_p2;
wire   [0:0] and_ln102_776_fu_812_p2;
wire   [0:0] and_ln102_786_fu_826_p2;
wire   [0:0] or_ln117_554_fu_845_p2;
wire   [3:0] zext_ln117_68_fu_850_p1;
wire   [0:0] and_ln102_788_fu_835_p2;
wire   [3:0] select_ln117_612_fu_853_p3;
wire   [0:0] or_ln117_556_fu_861_p2;
wire   [3:0] select_ln117_613_fu_866_p3;
wire   [0:0] or_ln117_557_fu_873_p2;
wire   [0:0] and_ln102_789_fu_840_p2;
wire   [3:0] select_ln117_614_fu_877_p3;
wire   [0:0] or_ln117_558_fu_885_p2;
wire   [3:0] select_ln117_615_fu_891_p3;
wire   [3:0] select_ln117_616_fu_905_p3;
wire   [0:0] xor_ln104_299_fu_921_p2;
wire   [0:0] xor_ln104_300_fu_935_p2;
wire   [0:0] xor_ln104_304_fu_945_p2;
wire   [0:0] and_ln102_790_fu_960_p2;
wire   [0:0] xor_ln104_305_fu_950_p2;
wire   [0:0] and_ln102_793_fu_974_p2;
wire   [0:0] and_ln102_791_fu_965_p2;
wire   [0:0] or_ln117_560_fu_984_p2;
wire   [0:0] and_ln102_792_fu_970_p2;
wire   [3:0] select_ln117_618_fu_989_p3;
wire   [3:0] select_ln117_619_fu_1001_p3;
wire   [0:0] or_ln117_561_fu_996_p2;
wire   [4:0] zext_ln117_69_fu_1008_p1;
wire   [0:0] or_ln117_562_fu_1012_p2;
wire   [0:0] and_ln102_794_fu_979_p2;
wire   [4:0] select_ln117_620_fu_1016_p3;
wire   [0:0] or_ln117_563_fu_1024_p2;
wire   [4:0] select_ln117_621_fu_1030_p3;
wire   [4:0] select_ln117_622_fu_1042_p3;
wire   [0:0] xor_ln104_306_fu_1068_p2;
wire   [0:0] and_ln102_796_fu_1081_p2;
wire   [0:0] and_ln102_779_fu_1073_p2;
wire   [0:0] and_ln102_795_fu_1077_p2;
wire   [0:0] or_ln117_565_fu_1096_p2;
wire   [0:0] and_ln102_797_fu_1086_p2;
wire   [4:0] select_ln117_624_fu_1101_p3;
wire   [0:0] or_ln117_567_fu_1108_p2;
wire   [4:0] select_ln117_625_fu_1113_p3;
wire   [0:0] and_ln102_798_fu_1091_p2;
wire   [4:0] select_ln117_626_fu_1120_p3;
wire   [0:0] or_ln117_569_fu_1128_p2;
wire   [4:0] select_ln117_627_fu_1133_p3;
wire   [4:0] select_ln117_628_fu_1145_p3;
wire   [0:0] xor_ln104_307_fu_1161_p2;
wire   [0:0] and_ln102_799_fu_1170_p2;
wire   [0:0] and_ln102_780_fu_1166_p2;
wire   [0:0] and_ln102_800_fu_1175_p2;
wire   [0:0] or_ln117_571_fu_1185_p2;
wire   [0:0] or_ln117_572_fu_1190_p2;
wire   [0:0] and_ln102_801_fu_1180_p2;
wire   [4:0] select_ln117_630_fu_1194_p3;
wire   [0:0] or_ln117_573_fu_1201_p2;
wire   [4:0] select_ln117_631_fu_1207_p3;
wire   [4:0] select_ln117_632_fu_1221_p3;
wire   [0:0] xor_ln104_308_fu_1237_p2;
wire   [0:0] and_ln102_802_fu_1242_p2;
wire   [0:0] and_ln102_803_fu_1247_p2;
wire   [0:0] or_ln117_575_fu_1252_p2;
wire   [11:0] agg_result_fu_1264_p63;
wire   [4:0] agg_result_fu_1264_p64;
wire   [11:0] agg_result_fu_1264_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1264_p1;
wire   [4:0] agg_result_fu_1264_p3;
wire   [4:0] agg_result_fu_1264_p5;
wire   [4:0] agg_result_fu_1264_p7;
wire   [4:0] agg_result_fu_1264_p9;
wire   [4:0] agg_result_fu_1264_p11;
wire   [4:0] agg_result_fu_1264_p13;
wire   [4:0] agg_result_fu_1264_p15;
wire   [4:0] agg_result_fu_1264_p17;
wire   [4:0] agg_result_fu_1264_p19;
wire   [4:0] agg_result_fu_1264_p21;
wire   [4:0] agg_result_fu_1264_p23;
wire   [4:0] agg_result_fu_1264_p25;
wire   [4:0] agg_result_fu_1264_p27;
wire   [4:0] agg_result_fu_1264_p29;
wire   [4:0] agg_result_fu_1264_p31;
wire  signed [4:0] agg_result_fu_1264_p33;
wire  signed [4:0] agg_result_fu_1264_p35;
wire  signed [4:0] agg_result_fu_1264_p37;
wire  signed [4:0] agg_result_fu_1264_p39;
wire  signed [4:0] agg_result_fu_1264_p41;
wire  signed [4:0] agg_result_fu_1264_p43;
wire  signed [4:0] agg_result_fu_1264_p45;
wire  signed [4:0] agg_result_fu_1264_p47;
wire  signed [4:0] agg_result_fu_1264_p49;
wire  signed [4:0] agg_result_fu_1264_p51;
wire  signed [4:0] agg_result_fu_1264_p53;
wire  signed [4:0] agg_result_fu_1264_p55;
wire  signed [4:0] agg_result_fu_1264_p57;
wire  signed [4:0] agg_result_fu_1264_p59;
wire  signed [4:0] agg_result_fu_1264_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_U744(
    .din0(12'd1100),
    .din1(12'd3829),
    .din2(12'd3515),
    .din3(12'd3202),
    .din4(12'd336),
    .din5(12'd115),
    .din6(12'd752),
    .din7(12'd3783),
    .din8(12'd4086),
    .din9(12'd3676),
    .din10(12'd3988),
    .din11(12'd3874),
    .din12(12'd319),
    .din13(12'd1945),
    .din14(12'd110),
    .din15(12'd3819),
    .din16(12'd29),
    .din17(12'd175),
    .din18(12'd4049),
    .din19(12'd4039),
    .din20(12'd509),
    .din21(12'd4041),
    .din22(12'd583),
    .din23(12'd4032),
    .din24(12'd3883),
    .din25(12'd123),
    .din26(12'd4044),
    .din27(12'd55),
    .din28(12'd291),
    .din29(12'd3913),
    .din30(12'd341),
    .def(agg_result_fu_1264_p63),
    .sel(agg_result_fu_1264_p64),
    .dout(agg_result_fu_1264_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_769_reg_1639 <= and_ln102_769_fu_788_p2;
        and_ln102_770_reg_1574 <= and_ln102_770_fu_610_p2;
        and_ln102_771_reg_1586 <= and_ln102_771_fu_624_p2;
        and_ln102_771_reg_1586_pp0_iter2_reg <= and_ln102_771_reg_1586;
        and_ln102_772_reg_1651 <= and_ln102_772_fu_802_p2;
        and_ln102_773_reg_1678 <= and_ln102_773_fu_931_p2;
        and_ln102_773_reg_1678_pp0_iter5_reg <= and_ln102_773_reg_1678;
        and_ln102_774_reg_1599 <= and_ln102_774_fu_638_p2;
        and_ln102_777_reg_1657 <= and_ln102_777_fu_816_p2;
        and_ln102_778_reg_1691 <= and_ln102_778_fu_955_p2;
        and_ln102_reg_1560 <= and_ln102_fu_592_p2;
        and_ln102_reg_1560_pp0_iter1_reg <= and_ln102_reg_1560;
        and_ln102_reg_1560_pp0_iter2_reg <= and_ln102_reg_1560_pp0_iter1_reg;
        and_ln104_110_reg_1645 <= and_ln104_110_fu_797_p2;
        and_ln104_111_reg_1580 <= and_ln104_111_fu_619_p2;
        and_ln104_111_reg_1580_pp0_iter2_reg <= and_ln104_111_reg_1580;
        and_ln104_112_reg_1593 <= and_ln104_112_fu_633_p2;
        and_ln104_112_reg_1593_pp0_iter2_reg <= and_ln104_112_reg_1593;
        and_ln104_112_reg_1593_pp0_iter3_reg <= and_ln104_112_reg_1593_pp0_iter2_reg;
        and_ln104_113_reg_1673 <= and_ln104_113_fu_926_p2;
        and_ln104_114_reg_1685 <= and_ln104_114_fu_940_p2;
        and_ln104_114_reg_1685_pp0_iter5_reg <= and_ln104_114_reg_1685;
        and_ln104_114_reg_1685_pp0_iter6_reg <= and_ln104_114_reg_1685_pp0_iter5_reg;
        and_ln104_115_reg_1604 <= and_ln104_115_fu_648_p2;
        and_ln104_reg_1568 <= and_ln104_fu_604_p2;
        icmp_ln86_626_reg_1406 <= icmp_ln86_626_fu_414_p2;
        icmp_ln86_626_reg_1406_pp0_iter1_reg <= icmp_ln86_626_reg_1406;
        icmp_ln86_626_reg_1406_pp0_iter2_reg <= icmp_ln86_626_reg_1406_pp0_iter1_reg;
        icmp_ln86_627_reg_1412 <= icmp_ln86_627_fu_420_p2;
        icmp_ln86_628_reg_1418 <= icmp_ln86_628_fu_426_p2;
        icmp_ln86_629_reg_1424 <= icmp_ln86_629_fu_432_p2;
        icmp_ln86_629_reg_1424_pp0_iter1_reg <= icmp_ln86_629_reg_1424;
        icmp_ln86_629_reg_1424_pp0_iter2_reg <= icmp_ln86_629_reg_1424_pp0_iter1_reg;
        icmp_ln86_629_reg_1424_pp0_iter3_reg <= icmp_ln86_629_reg_1424_pp0_iter2_reg;
        icmp_ln86_630_reg_1430 <= icmp_ln86_630_fu_438_p2;
        icmp_ln86_630_reg_1430_pp0_iter1_reg <= icmp_ln86_630_reg_1430;
        icmp_ln86_630_reg_1430_pp0_iter2_reg <= icmp_ln86_630_reg_1430_pp0_iter1_reg;
        icmp_ln86_630_reg_1430_pp0_iter3_reg <= icmp_ln86_630_reg_1430_pp0_iter2_reg;
        icmp_ln86_631_reg_1436 <= icmp_ln86_631_fu_444_p2;
        icmp_ln86_631_reg_1436_pp0_iter1_reg <= icmp_ln86_631_reg_1436;
        icmp_ln86_632_reg_1442 <= icmp_ln86_632_fu_450_p2;
        icmp_ln86_632_reg_1442_pp0_iter1_reg <= icmp_ln86_632_reg_1442;
        icmp_ln86_632_reg_1442_pp0_iter2_reg <= icmp_ln86_632_reg_1442_pp0_iter1_reg;
        icmp_ln86_633_reg_1448 <= icmp_ln86_633_fu_456_p2;
        icmp_ln86_633_reg_1448_pp0_iter1_reg <= icmp_ln86_633_reg_1448;
        icmp_ln86_633_reg_1448_pp0_iter2_reg <= icmp_ln86_633_reg_1448_pp0_iter1_reg;
        icmp_ln86_634_reg_1455 <= icmp_ln86_634_fu_462_p2;
        icmp_ln86_634_reg_1455_pp0_iter1_reg <= icmp_ln86_634_reg_1455;
        icmp_ln86_634_reg_1455_pp0_iter2_reg <= icmp_ln86_634_reg_1455_pp0_iter1_reg;
        icmp_ln86_634_reg_1455_pp0_iter3_reg <= icmp_ln86_634_reg_1455_pp0_iter2_reg;
        icmp_ln86_635_reg_1461 <= icmp_ln86_635_fu_468_p2;
        icmp_ln86_635_reg_1461_pp0_iter1_reg <= icmp_ln86_635_reg_1461;
        icmp_ln86_635_reg_1461_pp0_iter2_reg <= icmp_ln86_635_reg_1461_pp0_iter1_reg;
        icmp_ln86_635_reg_1461_pp0_iter3_reg <= icmp_ln86_635_reg_1461_pp0_iter2_reg;
        icmp_ln86_636_reg_1467 <= icmp_ln86_636_fu_474_p2;
        icmp_ln86_636_reg_1467_pp0_iter1_reg <= icmp_ln86_636_reg_1467;
        icmp_ln86_636_reg_1467_pp0_iter2_reg <= icmp_ln86_636_reg_1467_pp0_iter1_reg;
        icmp_ln86_636_reg_1467_pp0_iter3_reg <= icmp_ln86_636_reg_1467_pp0_iter2_reg;
        icmp_ln86_636_reg_1467_pp0_iter4_reg <= icmp_ln86_636_reg_1467_pp0_iter3_reg;
        icmp_ln86_637_reg_1473 <= icmp_ln86_637_fu_480_p2;
        icmp_ln86_637_reg_1473_pp0_iter1_reg <= icmp_ln86_637_reg_1473;
        icmp_ln86_637_reg_1473_pp0_iter2_reg <= icmp_ln86_637_reg_1473_pp0_iter1_reg;
        icmp_ln86_637_reg_1473_pp0_iter3_reg <= icmp_ln86_637_reg_1473_pp0_iter2_reg;
        icmp_ln86_637_reg_1473_pp0_iter4_reg <= icmp_ln86_637_reg_1473_pp0_iter3_reg;
        icmp_ln86_637_reg_1473_pp0_iter5_reg <= icmp_ln86_637_reg_1473_pp0_iter4_reg;
        icmp_ln86_638_reg_1479 <= icmp_ln86_638_fu_486_p2;
        icmp_ln86_638_reg_1479_pp0_iter1_reg <= icmp_ln86_638_reg_1479;
        icmp_ln86_638_reg_1479_pp0_iter2_reg <= icmp_ln86_638_reg_1479_pp0_iter1_reg;
        icmp_ln86_638_reg_1479_pp0_iter3_reg <= icmp_ln86_638_reg_1479_pp0_iter2_reg;
        icmp_ln86_638_reg_1479_pp0_iter4_reg <= icmp_ln86_638_reg_1479_pp0_iter3_reg;
        icmp_ln86_638_reg_1479_pp0_iter5_reg <= icmp_ln86_638_reg_1479_pp0_iter4_reg;
        icmp_ln86_638_reg_1479_pp0_iter6_reg <= icmp_ln86_638_reg_1479_pp0_iter5_reg;
        icmp_ln86_639_reg_1485 <= icmp_ln86_639_fu_492_p2;
        icmp_ln86_639_reg_1485_pp0_iter1_reg <= icmp_ln86_639_reg_1485;
        icmp_ln86_640_reg_1490 <= icmp_ln86_640_fu_498_p2;
        icmp_ln86_640_reg_1490_pp0_iter1_reg <= icmp_ln86_640_reg_1490;
        icmp_ln86_641_reg_1495 <= icmp_ln86_641_fu_504_p2;
        icmp_ln86_641_reg_1495_pp0_iter1_reg <= icmp_ln86_641_reg_1495;
        icmp_ln86_642_reg_1500 <= icmp_ln86_642_fu_510_p2;
        icmp_ln86_642_reg_1500_pp0_iter1_reg <= icmp_ln86_642_reg_1500;
        icmp_ln86_642_reg_1500_pp0_iter2_reg <= icmp_ln86_642_reg_1500_pp0_iter1_reg;
        icmp_ln86_643_reg_1505 <= icmp_ln86_643_fu_516_p2;
        icmp_ln86_643_reg_1505_pp0_iter1_reg <= icmp_ln86_643_reg_1505;
        icmp_ln86_643_reg_1505_pp0_iter2_reg <= icmp_ln86_643_reg_1505_pp0_iter1_reg;
        icmp_ln86_644_reg_1510 <= icmp_ln86_644_fu_522_p2;
        icmp_ln86_644_reg_1510_pp0_iter1_reg <= icmp_ln86_644_reg_1510;
        icmp_ln86_644_reg_1510_pp0_iter2_reg <= icmp_ln86_644_reg_1510_pp0_iter1_reg;
        icmp_ln86_645_reg_1515 <= icmp_ln86_645_fu_528_p2;
        icmp_ln86_645_reg_1515_pp0_iter1_reg <= icmp_ln86_645_reg_1515;
        icmp_ln86_645_reg_1515_pp0_iter2_reg <= icmp_ln86_645_reg_1515_pp0_iter1_reg;
        icmp_ln86_645_reg_1515_pp0_iter3_reg <= icmp_ln86_645_reg_1515_pp0_iter2_reg;
        icmp_ln86_646_reg_1520 <= icmp_ln86_646_fu_534_p2;
        icmp_ln86_646_reg_1520_pp0_iter1_reg <= icmp_ln86_646_reg_1520;
        icmp_ln86_646_reg_1520_pp0_iter2_reg <= icmp_ln86_646_reg_1520_pp0_iter1_reg;
        icmp_ln86_646_reg_1520_pp0_iter3_reg <= icmp_ln86_646_reg_1520_pp0_iter2_reg;
        icmp_ln86_647_reg_1525 <= icmp_ln86_647_fu_540_p2;
        icmp_ln86_647_reg_1525_pp0_iter1_reg <= icmp_ln86_647_reg_1525;
        icmp_ln86_647_reg_1525_pp0_iter2_reg <= icmp_ln86_647_reg_1525_pp0_iter1_reg;
        icmp_ln86_647_reg_1525_pp0_iter3_reg <= icmp_ln86_647_reg_1525_pp0_iter2_reg;
        icmp_ln86_648_reg_1530 <= icmp_ln86_648_fu_556_p2;
        icmp_ln86_648_reg_1530_pp0_iter1_reg <= icmp_ln86_648_reg_1530;
        icmp_ln86_648_reg_1530_pp0_iter2_reg <= icmp_ln86_648_reg_1530_pp0_iter1_reg;
        icmp_ln86_648_reg_1530_pp0_iter3_reg <= icmp_ln86_648_reg_1530_pp0_iter2_reg;
        icmp_ln86_648_reg_1530_pp0_iter4_reg <= icmp_ln86_648_reg_1530_pp0_iter3_reg;
        icmp_ln86_649_reg_1535 <= icmp_ln86_649_fu_562_p2;
        icmp_ln86_649_reg_1535_pp0_iter1_reg <= icmp_ln86_649_reg_1535;
        icmp_ln86_649_reg_1535_pp0_iter2_reg <= icmp_ln86_649_reg_1535_pp0_iter1_reg;
        icmp_ln86_649_reg_1535_pp0_iter3_reg <= icmp_ln86_649_reg_1535_pp0_iter2_reg;
        icmp_ln86_649_reg_1535_pp0_iter4_reg <= icmp_ln86_649_reg_1535_pp0_iter3_reg;
        icmp_ln86_650_reg_1540 <= icmp_ln86_650_fu_568_p2;
        icmp_ln86_650_reg_1540_pp0_iter1_reg <= icmp_ln86_650_reg_1540;
        icmp_ln86_650_reg_1540_pp0_iter2_reg <= icmp_ln86_650_reg_1540_pp0_iter1_reg;
        icmp_ln86_650_reg_1540_pp0_iter3_reg <= icmp_ln86_650_reg_1540_pp0_iter2_reg;
        icmp_ln86_650_reg_1540_pp0_iter4_reg <= icmp_ln86_650_reg_1540_pp0_iter3_reg;
        icmp_ln86_651_reg_1545 <= icmp_ln86_651_fu_574_p2;
        icmp_ln86_651_reg_1545_pp0_iter1_reg <= icmp_ln86_651_reg_1545;
        icmp_ln86_651_reg_1545_pp0_iter2_reg <= icmp_ln86_651_reg_1545_pp0_iter1_reg;
        icmp_ln86_651_reg_1545_pp0_iter3_reg <= icmp_ln86_651_reg_1545_pp0_iter2_reg;
        icmp_ln86_651_reg_1545_pp0_iter4_reg <= icmp_ln86_651_reg_1545_pp0_iter3_reg;
        icmp_ln86_651_reg_1545_pp0_iter5_reg <= icmp_ln86_651_reg_1545_pp0_iter4_reg;
        icmp_ln86_652_reg_1550 <= icmp_ln86_652_fu_580_p2;
        icmp_ln86_652_reg_1550_pp0_iter1_reg <= icmp_ln86_652_reg_1550;
        icmp_ln86_652_reg_1550_pp0_iter2_reg <= icmp_ln86_652_reg_1550_pp0_iter1_reg;
        icmp_ln86_652_reg_1550_pp0_iter3_reg <= icmp_ln86_652_reg_1550_pp0_iter2_reg;
        icmp_ln86_652_reg_1550_pp0_iter4_reg <= icmp_ln86_652_reg_1550_pp0_iter3_reg;
        icmp_ln86_652_reg_1550_pp0_iter5_reg <= icmp_ln86_652_reg_1550_pp0_iter4_reg;
        icmp_ln86_653_reg_1555 <= icmp_ln86_653_fu_586_p2;
        icmp_ln86_653_reg_1555_pp0_iter1_reg <= icmp_ln86_653_reg_1555;
        icmp_ln86_653_reg_1555_pp0_iter2_reg <= icmp_ln86_653_reg_1555_pp0_iter1_reg;
        icmp_ln86_653_reg_1555_pp0_iter3_reg <= icmp_ln86_653_reg_1555_pp0_iter2_reg;
        icmp_ln86_653_reg_1555_pp0_iter4_reg <= icmp_ln86_653_reg_1555_pp0_iter3_reg;
        icmp_ln86_653_reg_1555_pp0_iter5_reg <= icmp_ln86_653_reg_1555_pp0_iter4_reg;
        icmp_ln86_653_reg_1555_pp0_iter6_reg <= icmp_ln86_653_reg_1555_pp0_iter5_reg;
        icmp_ln86_reg_1396 <= icmp_ln86_fu_402_p2;
        icmp_ln86_reg_1396_pp0_iter1_reg <= icmp_ln86_reg_1396;
        icmp_ln86_reg_1396_pp0_iter2_reg <= icmp_ln86_reg_1396_pp0_iter1_reg;
        icmp_ln86_reg_1396_pp0_iter3_reg <= icmp_ln86_reg_1396_pp0_iter2_reg;
        or_ln117_549_reg_1611 <= or_ln117_549_fu_654_p2;
        or_ln117_553_reg_1623 <= or_ln117_553_fu_762_p2;
        or_ln117_555_reg_1633 <= or_ln117_555_fu_784_p2;
        or_ln117_559_reg_1663 <= or_ln117_559_fu_899_p2;
        or_ln117_564_reg_1696 <= or_ln117_564_fu_1038_p2;
        or_ln117_566_reg_1706 <= or_ln117_566_fu_1058_p2;
        or_ln117_568_reg_1712 <= or_ln117_568_fu_1064_p2;
        or_ln117_568_reg_1712_pp0_iter5_reg <= or_ln117_568_reg_1712;
        or_ln117_570_reg_1720 <= or_ln117_570_fu_1140_p2;
        or_ln117_574_reg_1730 <= or_ln117_574_fu_1215_p2;
        select_ln117_611_reg_1628 <= select_ln117_611_fu_776_p3;
        select_ln117_617_reg_1668 <= select_ln117_617_fu_913_p3;
        select_ln117_623_reg_1701 <= select_ln117_623_fu_1050_p3;
        select_ln117_629_reg_1725 <= select_ln117_629_fu_1153_p3;
        select_ln117_633_reg_1735 <= select_ln117_633_fu_1229_p3;
        xor_ln104_reg_1617 <= xor_ln104_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1264_p63 = 'bx;

assign agg_result_fu_1264_p64 = ((or_ln117_575_fu_1252_p2[0:0] == 1'b1) ? select_ln117_633_reg_1735 : 5'd30);

assign and_ln102_769_fu_788_p2 = (xor_ln104_reg_1617 & icmp_ln86_626_reg_1406_pp0_iter2_reg);

assign and_ln102_770_fu_610_p2 = (icmp_ln86_627_reg_1412 & and_ln102_reg_1560);

assign and_ln102_771_fu_624_p2 = (icmp_ln86_628_reg_1418 & and_ln104_reg_1568);

assign and_ln102_772_fu_802_p2 = (icmp_ln86_629_reg_1424_pp0_iter2_reg & and_ln102_769_fu_788_p2);

assign and_ln102_773_fu_931_p2 = (icmp_ln86_630_reg_1430_pp0_iter3_reg & and_ln104_110_reg_1645);

assign and_ln102_774_fu_638_p2 = (icmp_ln86_631_reg_1436 & and_ln102_770_fu_610_p2);

assign and_ln102_775_fu_670_p2 = (icmp_ln86_632_reg_1442_pp0_iter1_reg & and_ln104_111_reg_1580);

assign and_ln102_776_fu_812_p2 = (icmp_ln86_634_reg_1455_pp0_iter2_reg & and_ln104_112_reg_1593_pp0_iter2_reg);

assign and_ln102_777_fu_816_p2 = (icmp_ln86_635_reg_1461_pp0_iter2_reg & and_ln102_772_fu_802_p2);

assign and_ln102_778_fu_955_p2 = (icmp_ln86_636_reg_1467_pp0_iter3_reg & and_ln104_113_fu_926_p2);

assign and_ln102_779_fu_1073_p2 = (icmp_ln86_637_reg_1473_pp0_iter4_reg & and_ln102_773_reg_1678);

assign and_ln102_780_fu_1166_p2 = (icmp_ln86_638_reg_1479_pp0_iter5_reg & and_ln104_114_reg_1685_pp0_iter5_reg);

assign and_ln102_781_fu_674_p2 = (icmp_ln86_639_reg_1485_pp0_iter1_reg & and_ln102_774_reg_1599);

assign and_ln102_782_fu_678_p2 = (xor_ln104_301_fu_665_p2 & icmp_ln86_640_reg_1490_pp0_iter1_reg);

assign and_ln102_783_fu_683_p2 = (and_ln102_782_fu_678_p2 & and_ln102_770_reg_1574);

assign and_ln102_784_fu_688_p2 = (icmp_ln86_641_reg_1495_pp0_iter1_reg & and_ln102_775_fu_670_p2);

assign and_ln102_785_fu_821_p2 = (xor_ln104_302_fu_807_p2 & icmp_ln86_642_reg_1500_pp0_iter2_reg);

assign and_ln102_786_fu_826_p2 = (and_ln104_111_reg_1580_pp0_iter2_reg & and_ln102_785_fu_821_p2);

assign and_ln102_787_fu_831_p2 = (icmp_ln86_643_reg_1505_pp0_iter2_reg & and_ln102_771_reg_1586_pp0_iter2_reg);

assign and_ln102_788_fu_835_p2 = (icmp_ln86_633_reg_1448_pp0_iter2_reg & and_ln102_787_fu_831_p2);

assign and_ln102_789_fu_840_p2 = (icmp_ln86_644_reg_1510_pp0_iter2_reg & and_ln102_776_fu_812_p2);

assign and_ln102_790_fu_960_p2 = (xor_ln104_304_fu_945_p2 & icmp_ln86_645_reg_1515_pp0_iter3_reg);

assign and_ln102_791_fu_965_p2 = (and_ln104_112_reg_1593_pp0_iter3_reg & and_ln102_790_fu_960_p2);

assign and_ln102_792_fu_970_p2 = (icmp_ln86_646_reg_1520_pp0_iter3_reg & and_ln102_777_reg_1657);

assign and_ln102_793_fu_974_p2 = (xor_ln104_305_fu_950_p2 & icmp_ln86_647_reg_1525_pp0_iter3_reg);

assign and_ln102_794_fu_979_p2 = (and_ln102_793_fu_974_p2 & and_ln102_772_reg_1651);

assign and_ln102_795_fu_1077_p2 = (icmp_ln86_648_reg_1530_pp0_iter4_reg & and_ln102_778_reg_1691);

assign and_ln102_796_fu_1081_p2 = (xor_ln104_306_fu_1068_p2 & icmp_ln86_649_reg_1535_pp0_iter4_reg);

assign and_ln102_797_fu_1086_p2 = (and_ln104_113_reg_1673 & and_ln102_796_fu_1081_p2);

assign and_ln102_798_fu_1091_p2 = (icmp_ln86_650_reg_1540_pp0_iter4_reg & and_ln102_779_fu_1073_p2);

assign and_ln102_799_fu_1170_p2 = (xor_ln104_307_fu_1161_p2 & icmp_ln86_651_reg_1545_pp0_iter5_reg);

assign and_ln102_800_fu_1175_p2 = (and_ln102_799_fu_1170_p2 & and_ln102_773_reg_1678_pp0_iter5_reg);

assign and_ln102_801_fu_1180_p2 = (icmp_ln86_652_reg_1550_pp0_iter5_reg & and_ln102_780_fu_1166_p2);

assign and_ln102_802_fu_1242_p2 = (xor_ln104_308_fu_1237_p2 & icmp_ln86_653_reg_1555_pp0_iter6_reg);

assign and_ln102_803_fu_1247_p2 = (and_ln104_114_reg_1685_pp0_iter6_reg & and_ln102_802_fu_1242_p2);

assign and_ln102_fu_592_p2 = (icmp_ln86_fu_402_p2 & icmp_ln86_625_fu_408_p2);

assign and_ln104_110_fu_797_p2 = (xor_ln104_reg_1617 & xor_ln104_296_fu_792_p2);

assign and_ln104_111_fu_619_p2 = (xor_ln104_297_fu_614_p2 & and_ln102_reg_1560);

assign and_ln104_112_fu_633_p2 = (xor_ln104_298_fu_628_p2 & and_ln104_reg_1568);

assign and_ln104_113_fu_926_p2 = (xor_ln104_299_fu_921_p2 & and_ln102_769_reg_1639);

assign and_ln104_114_fu_940_p2 = (xor_ln104_300_fu_935_p2 & and_ln104_110_reg_1645);

assign and_ln104_115_fu_648_p2 = (xor_ln104_303_fu_643_p2 & and_ln102_771_fu_624_p2);

assign and_ln104_fu_604_p2 = (xor_ln104_295_fu_598_p2 & icmp_ln86_fu_402_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1264_p65;

assign icmp_ln86_625_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd231234)) ? 1'b1 : 1'b0);

assign icmp_ln86_626_fu_414_p2 = (($signed(p_read13_int_reg) < $signed(18'd732)) ? 1'b1 : 1'b0);

assign icmp_ln86_627_fu_420_p2 = (($signed(p_read17_int_reg) < $signed(18'd1127)) ? 1'b1 : 1'b0);

assign icmp_ln86_628_fu_426_p2 = (($signed(p_read2_int_reg) < $signed(18'd20622)) ? 1'b1 : 1'b0);

assign icmp_ln86_629_fu_432_p2 = (($signed(p_read15_int_reg) < $signed(18'd475)) ? 1'b1 : 1'b0);

assign icmp_ln86_630_fu_438_p2 = (($signed(p_read12_int_reg) < $signed(18'd120257)) ? 1'b1 : 1'b0);

assign icmp_ln86_631_fu_444_p2 = (($signed(p_read6_int_reg) < $signed(18'd131)) ? 1'b1 : 1'b0);

assign icmp_ln86_632_fu_450_p2 = (($signed(p_read11_int_reg) < $signed(18'd372)) ? 1'b1 : 1'b0);

assign icmp_ln86_633_fu_456_p2 = (($signed(p_read9_int_reg) < $signed(18'd251747)) ? 1'b1 : 1'b0);

assign icmp_ln86_634_fu_462_p2 = (($signed(p_read7_int_reg) < $signed(18'd72)) ? 1'b1 : 1'b0);

assign icmp_ln86_635_fu_468_p2 = (($signed(p_read19_int_reg) < $signed(18'd74847)) ? 1'b1 : 1'b0);

assign icmp_ln86_636_fu_474_p2 = (($signed(p_read10_int_reg) < $signed(18'd36)) ? 1'b1 : 1'b0);

assign icmp_ln86_637_fu_480_p2 = (($signed(p_read9_int_reg) < $signed(18'd1715)) ? 1'b1 : 1'b0);

assign icmp_ln86_638_fu_486_p2 = (($signed(p_read19_int_reg) < $signed(18'd182821)) ? 1'b1 : 1'b0);

assign icmp_ln86_639_fu_492_p2 = (($signed(p_read2_int_reg) < $signed(18'd46695)) ? 1'b1 : 1'b0);

assign icmp_ln86_640_fu_498_p2 = (($signed(p_read4_int_reg) < $signed(18'd258786)) ? 1'b1 : 1'b0);

assign icmp_ln86_641_fu_504_p2 = (($signed(p_read7_int_reg) < $signed(18'd45)) ? 1'b1 : 1'b0);

assign icmp_ln86_642_fu_510_p2 = (($signed(p_read7_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_643_fu_516_p2 = (($signed(p_read6_int_reg) < $signed(18'd125)) ? 1'b1 : 1'b0);

assign icmp_ln86_644_fu_522_p2 = (($signed(p_read2_int_reg) < $signed(18'd83609)) ? 1'b1 : 1'b0);

assign icmp_ln86_645_fu_528_p2 = (($signed(p_read20_int_reg) < $signed(18'd44919)) ? 1'b1 : 1'b0);

assign icmp_ln86_646_fu_534_p2 = (($signed(p_read5_int_reg) < $signed(18'd442)) ? 1'b1 : 1'b0);

assign icmp_ln86_647_fu_540_p2 = (($signed(p_read18_int_reg) < $signed(18'd90201)) ? 1'b1 : 1'b0);

assign icmp_ln86_648_fu_556_p2 = (($signed(tmp_8_fu_546_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_649_fu_562_p2 = (($signed(p_read3_int_reg) < $signed(18'd3078)) ? 1'b1 : 1'b0);

assign icmp_ln86_650_fu_568_p2 = (($signed(p_read8_int_reg) < $signed(18'd1429)) ? 1'b1 : 1'b0);

assign icmp_ln86_651_fu_574_p2 = (($signed(p_read11_int_reg) < $signed(18'd346)) ? 1'b1 : 1'b0);

assign icmp_ln86_652_fu_580_p2 = (($signed(p_read19_int_reg) < $signed(18'd171694)) ? 1'b1 : 1'b0);

assign icmp_ln86_653_fu_586_p2 = (($signed(p_read14_int_reg) < $signed(18'd6287)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_402_p2 = (($signed(tmp_fu_392_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign or_ln117_548_fu_703_p2 = (xor_ln117_fu_698_p2 | icmp_ln86_633_reg_1448_pp0_iter1_reg);

assign or_ln117_549_fu_654_p2 = (and_ln104_115_fu_648_p2 | and_ln102_774_fu_638_p2);

assign or_ln117_550_fu_720_p2 = (or_ln117_549_reg_1611 | and_ln102_783_fu_683_p2);

assign or_ln117_551_fu_736_p2 = (and_ln104_115_reg_1604 | and_ln102_770_reg_1574);

assign or_ln117_552_fu_748_p2 = (or_ln117_551_fu_736_p2 | and_ln102_784_fu_688_p2);

assign or_ln117_553_fu_762_p2 = (or_ln117_551_fu_736_p2 | and_ln102_775_fu_670_p2);

assign or_ln117_554_fu_845_p2 = (or_ln117_553_reg_1623 | and_ln102_786_fu_826_p2);

assign or_ln117_555_fu_784_p2 = (and_ln104_115_reg_1604 | and_ln102_reg_1560_pp0_iter1_reg);

assign or_ln117_556_fu_861_p2 = (or_ln117_555_reg_1633 | and_ln102_788_fu_835_p2);

assign or_ln117_557_fu_873_p2 = (and_ln102_reg_1560_pp0_iter2_reg | and_ln102_771_reg_1586_pp0_iter2_reg);

assign or_ln117_558_fu_885_p2 = (or_ln117_557_fu_873_p2 | and_ln102_789_fu_840_p2);

assign or_ln117_559_fu_899_p2 = (or_ln117_557_fu_873_p2 | and_ln102_776_fu_812_p2);

assign or_ln117_560_fu_984_p2 = (or_ln117_559_reg_1663 | and_ln102_791_fu_965_p2);

assign or_ln117_561_fu_996_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_792_fu_970_p2);

assign or_ln117_562_fu_1012_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_777_reg_1657);

assign or_ln117_563_fu_1024_p2 = (or_ln117_562_fu_1012_p2 | and_ln102_794_fu_979_p2);

assign or_ln117_564_fu_1038_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_772_reg_1651);

assign or_ln117_565_fu_1096_p2 = (or_ln117_564_reg_1696 | and_ln102_795_fu_1077_p2);

assign or_ln117_566_fu_1058_p2 = (or_ln117_564_fu_1038_p2 | and_ln102_778_fu_955_p2);

assign or_ln117_567_fu_1108_p2 = (or_ln117_566_reg_1706 | and_ln102_797_fu_1086_p2);

assign or_ln117_568_fu_1064_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_769_reg_1639);

assign or_ln117_569_fu_1128_p2 = (or_ln117_568_reg_1712 | and_ln102_798_fu_1091_p2);

assign or_ln117_570_fu_1140_p2 = (or_ln117_568_reg_1712 | and_ln102_779_fu_1073_p2);

assign or_ln117_571_fu_1185_p2 = (or_ln117_570_reg_1720 | and_ln102_800_fu_1175_p2);

assign or_ln117_572_fu_1190_p2 = (or_ln117_568_reg_1712_pp0_iter5_reg | and_ln102_773_reg_1678_pp0_iter5_reg);

assign or_ln117_573_fu_1201_p2 = (or_ln117_572_fu_1190_p2 | and_ln102_801_fu_1180_p2);

assign or_ln117_574_fu_1215_p2 = (or_ln117_572_fu_1190_p2 | and_ln102_780_fu_1166_p2);

assign or_ln117_575_fu_1252_p2 = (or_ln117_574_reg_1730 | and_ln102_803_fu_1247_p2);

assign or_ln117_fu_693_p2 = (and_ln104_115_reg_1604 | and_ln102_781_fu_674_p2);

assign select_ln117_607_fu_725_p3 = ((or_ln117_549_reg_1611[0:0] == 1'b1) ? select_ln117_fu_712_p3 : 2'd3);

assign select_ln117_608_fu_740_p3 = ((or_ln117_550_fu_720_p2[0:0] == 1'b1) ? zext_ln117_67_fu_732_p1 : 3'd4);

assign select_ln117_609_fu_754_p3 = ((or_ln117_551_fu_736_p2[0:0] == 1'b1) ? select_ln117_608_fu_740_p3 : 3'd5);

assign select_ln117_610_fu_768_p3 = ((or_ln117_552_fu_748_p2[0:0] == 1'b1) ? select_ln117_609_fu_754_p3 : 3'd6);

assign select_ln117_611_fu_776_p3 = ((or_ln117_553_fu_762_p2[0:0] == 1'b1) ? select_ln117_610_fu_768_p3 : 3'd7);

assign select_ln117_612_fu_853_p3 = ((or_ln117_554_fu_845_p2[0:0] == 1'b1) ? zext_ln117_68_fu_850_p1 : 4'd8);

assign select_ln117_613_fu_866_p3 = ((or_ln117_555_reg_1633[0:0] == 1'b1) ? select_ln117_612_fu_853_p3 : 4'd9);

assign select_ln117_614_fu_877_p3 = ((or_ln117_556_fu_861_p2[0:0] == 1'b1) ? select_ln117_613_fu_866_p3 : 4'd10);

assign select_ln117_615_fu_891_p3 = ((or_ln117_557_fu_873_p2[0:0] == 1'b1) ? select_ln117_614_fu_877_p3 : 4'd11);

assign select_ln117_616_fu_905_p3 = ((or_ln117_558_fu_885_p2[0:0] == 1'b1) ? select_ln117_615_fu_891_p3 : 4'd12);

assign select_ln117_617_fu_913_p3 = ((or_ln117_559_fu_899_p2[0:0] == 1'b1) ? select_ln117_616_fu_905_p3 : 4'd13);

assign select_ln117_618_fu_989_p3 = ((or_ln117_560_fu_984_p2[0:0] == 1'b1) ? select_ln117_617_reg_1668 : 4'd14);

assign select_ln117_619_fu_1001_p3 = ((icmp_ln86_reg_1396_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_618_fu_989_p3 : 4'd15);

assign select_ln117_620_fu_1016_p3 = ((or_ln117_561_fu_996_p2[0:0] == 1'b1) ? zext_ln117_69_fu_1008_p1 : 5'd16);

assign select_ln117_621_fu_1030_p3 = ((or_ln117_562_fu_1012_p2[0:0] == 1'b1) ? select_ln117_620_fu_1016_p3 : 5'd17);

assign select_ln117_622_fu_1042_p3 = ((or_ln117_563_fu_1024_p2[0:0] == 1'b1) ? select_ln117_621_fu_1030_p3 : 5'd18);

assign select_ln117_623_fu_1050_p3 = ((or_ln117_564_fu_1038_p2[0:0] == 1'b1) ? select_ln117_622_fu_1042_p3 : 5'd19);

assign select_ln117_624_fu_1101_p3 = ((or_ln117_565_fu_1096_p2[0:0] == 1'b1) ? select_ln117_623_reg_1701 : 5'd20);

assign select_ln117_625_fu_1113_p3 = ((or_ln117_566_reg_1706[0:0] == 1'b1) ? select_ln117_624_fu_1101_p3 : 5'd21);

assign select_ln117_626_fu_1120_p3 = ((or_ln117_567_fu_1108_p2[0:0] == 1'b1) ? select_ln117_625_fu_1113_p3 : 5'd22);

assign select_ln117_627_fu_1133_p3 = ((or_ln117_568_reg_1712[0:0] == 1'b1) ? select_ln117_626_fu_1120_p3 : 5'd23);

assign select_ln117_628_fu_1145_p3 = ((or_ln117_569_fu_1128_p2[0:0] == 1'b1) ? select_ln117_627_fu_1133_p3 : 5'd24);

assign select_ln117_629_fu_1153_p3 = ((or_ln117_570_fu_1140_p2[0:0] == 1'b1) ? select_ln117_628_fu_1145_p3 : 5'd25);

assign select_ln117_630_fu_1194_p3 = ((or_ln117_571_fu_1185_p2[0:0] == 1'b1) ? select_ln117_629_reg_1725 : 5'd26);

assign select_ln117_631_fu_1207_p3 = ((or_ln117_572_fu_1190_p2[0:0] == 1'b1) ? select_ln117_630_fu_1194_p3 : 5'd27);

assign select_ln117_632_fu_1221_p3 = ((or_ln117_573_fu_1201_p2[0:0] == 1'b1) ? select_ln117_631_fu_1207_p3 : 5'd28);

assign select_ln117_633_fu_1229_p3 = ((or_ln117_574_fu_1215_p2[0:0] == 1'b1) ? select_ln117_632_fu_1221_p3 : 5'd29);

assign select_ln117_fu_712_p3 = ((or_ln117_fu_693_p2[0:0] == 1'b1) ? zext_ln117_fu_708_p1 : 2'd2);

assign tmp_8_fu_546_p4 = {{p_read7_int_reg[17:2]}};

assign tmp_fu_392_p4 = {{p_read16_int_reg[17:2]}};

assign xor_ln104_295_fu_598_p2 = (icmp_ln86_625_fu_408_p2 ^ 1'd1);

assign xor_ln104_296_fu_792_p2 = (icmp_ln86_626_reg_1406_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_297_fu_614_p2 = (icmp_ln86_627_reg_1412 ^ 1'd1);

assign xor_ln104_298_fu_628_p2 = (icmp_ln86_628_reg_1418 ^ 1'd1);

assign xor_ln104_299_fu_921_p2 = (icmp_ln86_629_reg_1424_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_300_fu_935_p2 = (icmp_ln86_630_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_301_fu_665_p2 = (icmp_ln86_631_reg_1436_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_302_fu_807_p2 = (icmp_ln86_632_reg_1442_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_303_fu_643_p2 = (icmp_ln86_633_reg_1448 ^ 1'd1);

assign xor_ln104_304_fu_945_p2 = (icmp_ln86_634_reg_1455_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_305_fu_950_p2 = (icmp_ln86_635_reg_1461_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_306_fu_1068_p2 = (icmp_ln86_636_reg_1467_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_307_fu_1161_p2 = (icmp_ln86_637_reg_1473_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_308_fu_1237_p2 = (icmp_ln86_638_reg_1479_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_660_p2 = (icmp_ln86_reg_1396_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_698_p2 = (1'd1 ^ and_ln102_771_reg_1586);

assign zext_ln117_67_fu_732_p1 = select_ln117_607_fu_725_p3;

assign zext_ln117_68_fu_850_p1 = select_ln117_611_reg_1628;

assign zext_ln117_69_fu_1008_p1 = select_ln117_619_fu_1001_p3;

assign zext_ln117_fu_708_p1 = or_ln117_548_fu_703_p2;

endmodule //conifer_jettag_accelerator_decision_function_77
