\hypertarget{group___m_t_b_d_w_t___peripheral}{}\section{M\+T\+B\+D\+WT}
\label{group___m_t_b_d_w_t___peripheral}\index{M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___m_t_b_d_w_t___register___accessor___macros}{M\+T\+B\+D\+W\+T -\/ Register accessor macros}
\item 
\hyperlink{group___m_t_b_d_w_t___register___masks}{M\+T\+B\+D\+W\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_m_t_b_d_w_t___mem_map}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___m_t_b_d_w_t___peripheral_ga97d048bfb5a11293a38c444b8347ff42}{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+F0001000u)
\item 
\#define \hyperlink{group___m_t_b_d_w_t___peripheral_ga0cbd89263cdbe0c07c59ed21112ea9ad}{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group___m_t_b_d_w_t___peripheral_ga97d048bfb5a11293a38c444b8347ff42}{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_m_t_b_d_w_t___mem_map}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_t_b_d_w_t___peripheral_ga97d048bfb5a11293a38c444b8347ff42}\label{group___m_t_b_d_w_t___peripheral_ga97d048bfb5a11293a38c444b8347ff42}} 
\index{M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}!M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}}
\subsubsection{\texorpdfstring{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{MTBDWT\_BASE\_PTR}}
{\footnotesize\ttfamily \#define M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\hyperlink{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+F0001000u)}

Peripheral M\+T\+B\+D\+WT base pointer \mbox{\Hypertarget{group___m_t_b_d_w_t___peripheral_ga0cbd89263cdbe0c07c59ed21112ea9ad}\label{group___m_t_b_d_w_t___peripheral_ga0cbd89263cdbe0c07c59ed21112ea9ad}} 
\index{M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}!M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}}
\subsubsection{\texorpdfstring{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{MTBDWT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \hyperlink{group___m_t_b_d_w_t___peripheral_ga97d048bfb5a11293a38c444b8347ff42}{M\+T\+B\+D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR} \}}

Array initializer of M\+T\+B\+D\+WT peripheral base pointers 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}\label{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}} 
\index{M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr}!M\+T\+B\+D\+WT@{M\+T\+B\+D\+WT}}
\subsubsection{\texorpdfstring{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr}{MTBDWT\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \hyperlink{struct_m_t_b_d_w_t___mem_map}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}$\ast$ \hyperlink{group___m_t_b_d_w_t___peripheral_ga8dd9bf791ed255926ccd995a6236caaf}{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}

M\+T\+B\+D\+WT -\/ Peripheral register structure 