// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [1:0] imgInput_data_num_data_valid;
input  [1:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [11:0] img_height;
input  [11:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_read;
reg imgOutput_data_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [1:0] trunc_ln419_fu_183_p1;
reg   [1:0] trunc_ln419_reg_441;
wire   [12:0] zext_ln419_2_fu_191_p1;
reg   [12:0] zext_ln419_2_reg_446;
wire   [63:0] zext_ln419_1_fu_195_p1;
reg   [63:0] zext_ln419_1_reg_451;
wire   [1:0] trunc_ln419_1_fu_212_p1;
reg   [1:0] trunc_ln419_1_reg_459;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln419_fu_207_p2;
wire   [12:0] img_height_cast_fu_245_p1;
reg   [12:0] img_height_cast_reg_492;
wire    ap_CS_fsm_state6;
wire  signed [13:0] sext_ln450_fu_254_p1;
reg  signed [13:0] sext_ln450_reg_497;
wire   [12:0] add_ln450_fu_258_p2;
reg   [12:0] add_ln450_reg_503;
wire   [12:0] add_ln450_1_fu_263_p2;
reg   [12:0] add_ln450_1_reg_508;
wire   [1:0] trunc_ln450_fu_281_p1;
reg   [1:0] trunc_ln450_reg_513;
wire    ap_CS_fsm_state7;
wire   [1:0] trunc_ln450_1_fu_285_p1;
reg   [1:0] trunc_ln450_1_reg_518;
wire   [1:0] trunc_ln450_2_fu_289_p1;
reg   [1:0] trunc_ln450_2_reg_523;
wire   [0:0] cmp_i_i321_i_fu_302_p2;
reg   [0:0] cmp_i_i321_i_reg_531;
wire   [0:0] icmp_ln450_fu_297_p2;
wire   [1:0] empty_30_fu_327_p1;
reg   [1:0] empty_30_reg_536;
wire   [0:0] spec_select47_fu_339_p2;
reg   [0:0] spec_select47_reg_541;
wire   [0:0] spec_select51_fu_351_p2;
reg   [0:0] spec_select51_reg_546;
wire   [0:0] spec_select55_fu_363_p2;
reg   [0:0] spec_select55_reg_551;
reg   [11:0] buf_address0;
reg    buf_ce0;
wire   [23:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [23:0] buf_d1;
reg   [11:0] buf_1_address0;
reg    buf_1_ce0;
wire   [23:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [23:0] buf_1_d1;
reg   [11:0] buf_2_address0;
reg    buf_2_ce0;
wire   [23:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [23:0] buf_2_d1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_done;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_idle;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_ready;
wire   [12:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out_ap_vld;
wire   [12:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out_ap_vld;
wire   [12:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_3_out;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_3_out_ap_vld;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_done;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_idle;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_ready;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_imgInput_data_read;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_d1;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_d1;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_d1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_done;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_idle;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_ready;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce0;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_d1;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_ce0;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_ce0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_done;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_idle;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgInput_data_read;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_din;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_write;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce0;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_d1;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce0;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_d1;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address0;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce0;
wire   [11:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce1;
wire    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_we1;
wire   [23:0] grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_d1;
reg    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg;
reg    grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [63:0] init_buf_fu_70;
wire   [63:0] add_ln419_fu_217_p2;
wire   [63:0] zext_ln419_fu_187_p1;
reg   [12:0] row_fu_98;
wire   [12:0] row_3_fu_369_p2;
reg   [12:0] row_ind_fu_102;
reg   [12:0] row_ind_6_fu_106;
reg   [12:0] row_ind_7_fu_110;
wire   [12:0] sub336_i_fu_248_p2;
wire   [13:0] zext_ln450_fu_293_p1;
wire   [13:0] sub_i_i237_i_fu_312_p2;
wire   [12:0] empty_29_fu_317_p1;
wire   [12:0] sub_i213_i_cast13_fu_321_p2;
wire   [0:0] cmp_i_i269_i_fu_307_p2;
wire   [0:0] tmp_fu_331_p3;
wire   [0:0] cmp_i_i193_i_1_fu_345_p2;
wire   [0:0] cmp_i_i193_i_2_fu_357_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg = 1'b0;
end

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start),
    .ap_done(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_done),
    .ap_idle(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_idle),
    .ap_ready(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_ready),
    .row_ind_5_out(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out),
    .row_ind_5_out_ap_vld(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out_ap_vld),
    .row_ind_4_out(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out),
    .row_ind_4_out_ap_vld(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out_ap_vld),
    .row_ind_3_out(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_3_out),
    .row_ind_3_out_ap_vld(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_3_out_ap_vld)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start),
    .ap_done(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_done),
    .ap_idle(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_idle),
    .ap_ready(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(2'd0),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_imgInput_data_read),
    .img_width(img_width),
    .buf_2_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_address1),
    .buf_2_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_ce1),
    .buf_2_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_we1),
    .buf_2_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_d1),
    .buf_1_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_address1),
    .buf_1_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_ce1),
    .buf_1_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_we1),
    .buf_1_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_d1),
    .buf_r_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_address1),
    .buf_r_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_ce1),
    .buf_r_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_we1),
    .buf_r_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_d1),
    .trunc_ln419_1(trunc_ln419_1_reg_459)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3 grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start),
    .ap_done(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_done),
    .ap_idle(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_idle),
    .ap_ready(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_ready),
    .img_width(img_width),
    .buf_r_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address0),
    .buf_r_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address1),
    .buf_r_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce1),
    .buf_r_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_we1),
    .buf_r_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_d1),
    .buf_1_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_address0),
    .buf_1_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_2_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_address0),
    .buf_2_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .trunc_ln1(trunc_ln419_reg_441)
);

median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start),
    .ap_done(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_done),
    .ap_idle(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_idle),
    .ap_ready(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(2'd0),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgInput_data_read),
    .imgOutput_data_din(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_write),
    .add_ln450(add_ln450_reg_503),
    .buf_2_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address0),
    .buf_2_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address1),
    .buf_2_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce1),
    .buf_2_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_we1),
    .buf_2_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_d1),
    .buf_r_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address0),
    .buf_r_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address1),
    .buf_r_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce1),
    .buf_r_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_we1),
    .buf_r_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_d1),
    .buf_1_address0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address0),
    .buf_1_ce0(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address1),
    .buf_1_ce1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce1),
    .buf_1_we1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_we1),
    .buf_1_d1(grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_d1),
    .row_ind_9(trunc_ln450_2_reg_523),
    .row_ind_8(trunc_ln450_1_reg_518),
    .row_ind_7(trunc_ln450_reg_513),
    .sub_i213_i_cast(empty_30_reg_536),
    .spec_select47(spec_select47_reg_541),
    .spec_select51(spec_select51_reg_546),
    .spec_select55(spec_select55_reg_551),
    .zext_ln419_2(img_width),
    .cmp_i_i321_i(cmp_i_i321_i_reg_531)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln419_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_70 <= zext_ln419_fu_187_p1;
    end else if (((icmp_ln419_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_70 <= add_ln419_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_fu_98 <= 13'd1;
    end else if (((icmp_ln450_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_fu_98 <= row_3_fu_369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_6_fu_106 <= grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out;
    end else if (((icmp_ln450_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_6_fu_106 <= row_ind_7_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_7_fu_110 <= grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out;
    end else if (((icmp_ln450_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_7_fu_110 <= row_ind_fu_102;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_fu_102 <= grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_3_out;
    end else if (((icmp_ln450_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_fu_102 <= row_ind_6_fu_106;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln450_1_reg_508 <= add_ln450_1_fu_263_p2;
        add_ln450_reg_503 <= add_ln450_fu_258_p2;
        img_height_cast_reg_492[11 : 0] <= img_height_cast_fu_245_p1[11 : 0];
        sext_ln450_reg_497 <= sext_ln450_fu_254_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln450_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i321_i_reg_531 <= cmp_i_i321_i_fu_302_p2;
        empty_30_reg_536 <= empty_30_fu_327_p1;
        spec_select47_reg_541 <= spec_select47_fu_339_p2;
        spec_select51_reg_546 <= spec_select51_fu_351_p2;
        spec_select55_reg_551 <= spec_select55_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln419_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln419_1_reg_459 <= trunc_ln419_1_fu_212_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln419_reg_441 <= trunc_ln419_fu_183_p1;
        zext_ln419_1_reg_451[12 : 0] <= zext_ln419_1_fu_195_p1[12 : 0];
        zext_ln419_2_reg_446[11 : 0] <= zext_ln419_2_fu_191_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln450_1_reg_518 <= trunc_ln450_1_fu_285_p1;
        trunc_ln450_2_reg_523 <= trunc_ln450_2_fu_289_p1;
        trunc_ln450_reg_513 <= trunc_ln450_fu_281_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln450_fu_297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln450_fu_297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_address1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce0 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_ce1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_d1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_we1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgInput_data_read = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgInput_data_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        imgInput_data_read = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgOutput_data_write = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln419_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln450_fu_297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln419_fu_217_p2 = (init_buf_fu_70 + 64'd1);

assign add_ln450_1_fu_263_p2 = (img_height_cast_fu_245_p1 + 13'd1);

assign add_ln450_fu_258_p2 = (zext_ln419_2_reg_446 + 13'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cmp_i_i193_i_1_fu_345_p2 = (($signed(sub_i213_i_cast13_fu_321_p2) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i193_i_2_fu_357_p2 = (($signed(sub_i_i237_i_fu_312_p2) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i269_i_fu_307_p2 = (($signed(sext_ln450_reg_497) < $signed(zext_ln450_fu_293_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i321_i_fu_302_p2 = ((row_fu_98 < img_height_cast_reg_492) ? 1'b1 : 1'b0);

assign empty_29_fu_317_p1 = sub_i_i237_i_fu_312_p2[12:0];

assign empty_30_fu_327_p1 = sub_i213_i_cast13_fu_321_p2[1:0];

assign grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;

assign grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_ap_start_reg;

assign grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg;

assign grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144_ap_start_reg;

assign icmp_ln419_fu_207_p2 = ((init_buf_fu_70 < zext_ln419_1_reg_451) ? 1'b1 : 1'b0);

assign icmp_ln450_fu_297_p2 = ((row_fu_98 == add_ln450_1_reg_508) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_imgOutput_data_din;

assign img_height_cast_fu_245_p1 = img_height;

assign row_3_fu_369_p2 = (row_fu_98 + 13'd1);

assign sext_ln450_fu_254_p1 = $signed(sub336_i_fu_248_p2);

assign spec_select47_fu_339_p2 = (tmp_fu_331_p3 & cmp_i_i269_i_fu_307_p2);

assign spec_select51_fu_351_p2 = (cmp_i_i269_i_fu_307_p2 & cmp_i_i193_i_1_fu_345_p2);

assign spec_select55_fu_363_p2 = (cmp_i_i269_i_fu_307_p2 & cmp_i_i193_i_2_fu_357_p2);

assign sub336_i_fu_248_p2 = ($signed(img_height_cast_fu_245_p1) + $signed(13'd8191));

assign sub_i213_i_cast13_fu_321_p2 = (13'd2 - empty_29_fu_317_p1);

assign sub_i_i237_i_fu_312_p2 = ($signed(zext_ln450_fu_293_p1) - $signed(sext_ln450_reg_497));

assign tmp_fu_331_p3 = sub_i213_i_cast13_fu_321_p2[32'd12];

assign trunc_ln419_1_fu_212_p1 = init_buf_fu_70[1:0];

assign trunc_ln419_fu_183_p1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out[1:0];

assign trunc_ln450_1_fu_285_p1 = row_ind_6_fu_106[1:0];

assign trunc_ln450_2_fu_289_p1 = row_ind_7_fu_110[1:0];

assign trunc_ln450_fu_281_p1 = row_ind_fu_102[1:0];

assign zext_ln419_1_fu_195_p1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_5_out;

assign zext_ln419_2_fu_191_p1 = img_width;

assign zext_ln419_fu_187_p1 = grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1_fu_126_row_ind_4_out;

assign zext_ln450_fu_293_p1 = row_fu_98;

always @ (posedge ap_clk) begin
    zext_ln419_2_reg_446[12] <= 1'b0;
    zext_ln419_1_reg_451[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    img_height_cast_reg_492[12] <= 1'b0;
end

endmodule //median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s
