module top level (input 		 clk, 
						input [15:0] x  ,
						output flag,
						output [8:0] cnt;); 	


wire [31:0] Y_q2;
wire [15:0] xq;
assign xq[15:0] = Y_q2[31:16];

firQ fir_int (.clk(clk), 
				.reset(0),
				.entrada({x, 16'd0}),
				.saida(Y_q2)
				);

zero_cross #(	.N(3) ) 
				DUT 
				(	.clk(clk), 
					.x(xq),
					.flag(flag),
					.cnt(cnt)
				); 
				
				
endmodule
