<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Petr\Documents\FPGA\hdmi123\impl\gwsynthesis\hdmi123.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Petr\Documents\FPGA\hdmi123\src\hdmi123.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PFC9/I8</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul  7 00:20:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C9/I8</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C9/I8</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>522</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>218</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>25.000(MHz)</td>
<td>122.178(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>250.000(MHz)</td>
<td>445.545(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.756</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>2.214</td>
</tr>
<tr>
<td>2</td>
<td>1.908</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>2.062</td>
</tr>
<tr>
<td>3</td>
<td>2.004</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.966</td>
</tr>
<tr>
<td>4</td>
<td>2.602</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_shift_load_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.368</td>
</tr>
<tr>
<td>5</td>
<td>2.747</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_4_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>6</td>
<td>2.793</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_5_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.177</td>
</tr>
<tr>
<td>7</td>
<td>2.825</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_6_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.144</td>
</tr>
<tr>
<td>8</td>
<td>2.829</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_0_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>9</td>
<td>2.829</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_2_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>10</td>
<td>2.886</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_7_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.084</td>
</tr>
<tr>
<td>11</td>
<td>2.904</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_5_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>12</td>
<td>2.904</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>13</td>
<td>2.904</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_2_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>14</td>
<td>2.909</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>15</td>
<td>2.919</td>
<td>encode_R/TMDS_3_s0/Q</td>
<td>TMDS_shift_red_3_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.354</td>
<td>1.370</td>
</tr>
<tr>
<td>16</td>
<td>2.943</td>
<td>encode_R/TMDS_2_s1/Q</td>
<td>TMDS_shift_red_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.354</td>
<td>1.346</td>
</tr>
<tr>
<td>17</td>
<td>2.959</td>
<td>encode_R/TMDS_5_s0/Q</td>
<td>TMDS_shift_red_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.354</td>
<td>1.330</td>
</tr>
<tr>
<td>18</td>
<td>2.961</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_8_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.009</td>
</tr>
<tr>
<td>19</td>
<td>2.961</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_7_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.009</td>
</tr>
<tr>
<td>20</td>
<td>2.961</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_8_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.009</td>
</tr>
<tr>
<td>21</td>
<td>2.972</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_4_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>0.998</td>
</tr>
<tr>
<td>22</td>
<td>2.983</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_1_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>0.987</td>
</tr>
<tr>
<td>23</td>
<td>2.983</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_3_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>0.987</td>
</tr>
<tr>
<td>24</td>
<td>3.040</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>0.930</td>
</tr>
<tr>
<td>25</td>
<td>3.040</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_6_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>0.930</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.075</td>
<td>encode_B/TMDS_7_s0/Q</td>
<td>TMDS_shift_blue_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.480</td>
</tr>
<tr>
<td>2</td>
<td>0.123</td>
<td>encode_B/TMDS_6_s0/Q</td>
<td>TMDS_shift_blue_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.528</td>
</tr>
<tr>
<td>3</td>
<td>0.170</td>
<td>encode_B/TMDS_8_s0/Q</td>
<td>TMDS_shift_blue_8_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.575</td>
</tr>
<tr>
<td>4</td>
<td>0.181</td>
<td>encode_G/TMDS_7_s0/Q</td>
<td>TMDS_shift_green_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.585</td>
</tr>
<tr>
<td>5</td>
<td>0.184</td>
<td>encode_B/TMDS_5_s0/Q</td>
<td>TMDS_shift_blue_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.589</td>
</tr>
<tr>
<td>6</td>
<td>0.187</td>
<td>encode_B/TMDS_9_s0/Q</td>
<td>TMDS_shift_blue_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.591</td>
</tr>
<tr>
<td>7</td>
<td>0.187</td>
<td>encode_B/TMDS_2_s0/Q</td>
<td>TMDS_shift_blue_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.592</td>
</tr>
<tr>
<td>8</td>
<td>0.189</td>
<td>encode_B/TMDS_1_s0/Q</td>
<td>TMDS_shift_blue_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.594</td>
</tr>
<tr>
<td>9</td>
<td>0.194</td>
<td>encode_B/TMDS_3_s0/Q</td>
<td>TMDS_shift_blue_3_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.599</td>
</tr>
<tr>
<td>10</td>
<td>0.196</td>
<td>encode_G/TMDS_9_s1/Q</td>
<td>TMDS_shift_green_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.601</td>
</tr>
<tr>
<td>11</td>
<td>0.217</td>
<td>encode_R/TMDS_6_s1/Q</td>
<td>TMDS_shift_red_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.622</td>
</tr>
<tr>
<td>12</td>
<td>0.244</td>
<td>encode_G/TMDS_6_s1/Q</td>
<td>TMDS_shift_green_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.649</td>
</tr>
<tr>
<td>13</td>
<td>0.254</td>
<td>encode_G/TMDS_1_s0/Q</td>
<td>TMDS_shift_green_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.659</td>
</tr>
<tr>
<td>14</td>
<td>0.290</td>
<td>encode_G/TMDS_4_s1/Q</td>
<td>TMDS_shift_green_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.695</td>
</tr>
<tr>
<td>15</td>
<td>0.294</td>
<td>encode_G/TMDS_5_s0/Q</td>
<td>TMDS_shift_green_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.699</td>
</tr>
<tr>
<td>16</td>
<td>0.294</td>
<td>encode_G/TMDS_8_s1/Q</td>
<td>TMDS_shift_green_8_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.699</td>
</tr>
<tr>
<td>17</td>
<td>0.299</td>
<td>encode_G/TMDS_2_s1/Q</td>
<td>TMDS_shift_green_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.704</td>
</tr>
<tr>
<td>18</td>
<td>0.308</td>
<td>encode_B/TMDS_4_s0/Q</td>
<td>TMDS_shift_blue_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.712</td>
</tr>
<tr>
<td>19</td>
<td>0.309</td>
<td>encode_R/TMDS_4_s1/Q</td>
<td>TMDS_shift_red_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.714</td>
</tr>
<tr>
<td>20</td>
<td>0.318</td>
<td>encode_R/TMDS_7_s0/Q</td>
<td>TMDS_shift_red_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.723</td>
</tr>
<tr>
<td>21</td>
<td>0.325</td>
<td>encode_R/TMDS_9_s1/Q</td>
<td>TMDS_shift_red_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.367</td>
<td>TMDS_mod10_2_s0/Q</td>
<td>TMDS_mod10_2_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>23</td>
<td>0.368</td>
<td>CounterY_8_s0/Q</td>
<td>CounterY_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>24</td>
<td>0.368</td>
<td>CounterX_8_s0/Q</td>
<td>CounterX_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>25</td>
<td>0.369</td>
<td>CounterY_2_s0/Q</td>
<td>CounterY_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td>n298_s0/I2</td>
</tr>
<tr>
<td>2.141</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td style=" background: #97FFFF;">n298_s0/F</td>
</tr>
<tr>
<td>3.365</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>TMDS_shift_red_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>TMDS_shift_red_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 17.635%; route: 1.624, 73.333%; tC2Q: 0.200, 9.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td>n308_s0/I2</td>
</tr>
<tr>
<td>2.013</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td style=" background: #97FFFF;">n308_s0/F</td>
</tr>
<tr>
<td>3.213</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>TMDS_shift_green_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>TMDS_shift_green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.478, 23.205%; route: 1.383, 67.095%; tC2Q: 0.200, 9.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[3][A]</td>
<td>n318_s0/I2</td>
</tr>
<tr>
<td>2.126</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C23[3][A]</td>
<td style=" background: #97FFFF;">n318_s0/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 19.862%; route: 1.375, 69.965%; tC2Q: 0.200, 10.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n321_s0/I2</td>
</tr>
<tr>
<td>2.044</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 23.383%; route: 0.848, 61.994%; tC2Q: 0.200, 14.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.976</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>n304_s0/I2</td>
</tr>
<tr>
<td>2.374</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td style=" background: #97FFFF;">n304_s0/F</td>
</tr>
<tr>
<td>2.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 32.568%; route: 0.625, 51.077%; tC2Q: 0.200, 16.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>n303_s0/I2</td>
</tr>
<tr>
<td>2.328</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" background: #97FFFF;">n303_s0/F</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 33.842%; route: 0.579, 49.164%; tC2Q: 0.200, 16.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.976</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>n302_s0/I2</td>
</tr>
<tr>
<td>2.295</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td style=" background: #97FFFF;">n302_s0/F</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>TMDS_shift_green_6_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 27.946%; route: 0.625, 54.578%; tC2Q: 0.200, 17.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n321_s0/I2</td>
</tr>
<tr>
<td>2.006</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 24.718%; route: 0.659, 57.745%; tC2Q: 0.200, 17.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n321_s0/I2</td>
</tr>
<tr>
<td>2.006</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_mod10_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 24.718%; route: 0.659, 57.745%; tC2Q: 0.200, 17.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>n311_s0/I2</td>
</tr>
<tr>
<td>2.235</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td style=" background: #97FFFF;">n311_s0/F</td>
</tr>
<tr>
<td>2.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 45.325%; route: 0.393, 36.227%; tC2Q: 0.200, 18.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n313_s0/I2</td>
</tr>
<tr>
<td>2.217</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n313_s0/F</td>
</tr>
<tr>
<td>2.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>TMDS_shift_blue_5_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 44.396%; route: 0.393, 36.842%; tC2Q: 0.200, 18.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n307_s0/I2</td>
</tr>
<tr>
<td>2.217</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n307_s0/F</td>
</tr>
<tr>
<td>2.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>TMDS_shift_green_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 46.110%; route: 0.374, 35.122%; tC2Q: 0.200, 18.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>n306_s0/I2</td>
</tr>
<tr>
<td>2.217</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td style=" background: #97FFFF;">n306_s0/F</td>
</tr>
<tr>
<td>2.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 46.110%; route: 0.374, 35.122%; tC2Q: 0.200, 18.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.720</td>
<td>0.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>n297_s0/I2</td>
</tr>
<tr>
<td>2.212</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" background: #97FFFF;">n297_s0/F</td>
</tr>
<tr>
<td>2.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>TMDS_shift_red_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 46.325%; route: 0.369, 34.820%; tC2Q: 0.200, 18.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>encode_R/TMDS_3_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_3_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>n295_s0/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" background: #97FFFF;">n295_s0/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>TMDS_shift_red_3_s0/CLK</td>
</tr>
<tr>
<td>5.116</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td>5.086</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 35.854%; route: 0.679, 49.553%; tC2Q: 0.200, 14.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[2][A]</td>
<td>encode_R/TMDS_2_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C15[2][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_2_s1/Q</td>
</tr>
<tr>
<td>1.651</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>n296_s0/I1</td>
</tr>
<tr>
<td>2.143</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" background: #97FFFF;">n296_s0/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>TMDS_shift_red_2_s0/CLK</td>
</tr>
<tr>
<td>5.116</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_2_s0</td>
</tr>
<tr>
<td>5.086</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>TMDS_shift_red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 36.500%; route: 0.655, 48.643%; tC2Q: 0.200, 14.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>encode_R/TMDS_5_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_5_s0/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n293_s0/I1</td>
</tr>
<tr>
<td>2.127</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_5_s0/CLK</td>
</tr>
<tr>
<td>5.116</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td>5.086</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 29.942%; route: 0.732, 55.022%; tC2Q: 0.200, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>n310_s0/I2</td>
</tr>
<tr>
<td>2.160</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>2.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_blue_8_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 39.484%; route: 0.410, 40.688%; tC2Q: 0.200, 19.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>n301_s0/I2</td>
</tr>
<tr>
<td>2.160</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" background: #97FFFF;">n301_s0/F</td>
</tr>
<tr>
<td>2.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_green_7_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 39.484%; route: 0.410, 40.688%; tC2Q: 0.200, 19.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>n300_s0/I2</td>
</tr>
<tr>
<td>2.160</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" background: #97FFFF;">n300_s0/F</td>
</tr>
<tr>
<td>2.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 39.484%; route: 0.410, 40.688%; tC2Q: 0.200, 19.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>n294_s0/I2</td>
</tr>
<tr>
<td>2.149</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" background: #97FFFF;">n294_s0/F</td>
</tr>
<tr>
<td>2.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>TMDS_shift_red_4_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 39.906%; route: 0.400, 40.055%; tC2Q: 0.200, 20.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n321_s0/I2</td>
</tr>
<tr>
<td>2.006</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_mod10_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 28.555%; route: 0.505, 51.185%; tC2Q: 0.200, 20.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n321_s0/I2</td>
</tr>
<tr>
<td>2.006</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 28.555%; route: 0.505, 51.185%; tC2Q: 0.200, 20.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>n317_s0/I2</td>
</tr>
<tr>
<td>2.081</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td style=" background: #97FFFF;">n317_s0/F</td>
</tr>
<tr>
<td>2.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 34.381%; route: 0.410, 44.120%; tC2Q: 0.200, 21.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>n312_s0/I2</td>
</tr>
<tr>
<td>2.081</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" background: #97FFFF;">n312_s0/F</td>
</tr>
<tr>
<td>2.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>TMDS_shift_blue_6_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 34.381%; route: 0.410, 44.120%; tC2Q: 0.200, 21.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>encode_B/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>n311_s0/I1</td>
</tr>
<tr>
<td>1.220</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td style=" background: #97FFFF;">n311_s0/F</td>
</tr>
<tr>
<td>1.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[1][B]</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 41.635%; route: 0.106, 22.114%; tC2Q: 0.174, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>encode_B/TMDS_6_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_6_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>0.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>n312_s0/I1</td>
</tr>
<tr>
<td>1.268</td>
<td>0.250</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" background: #97FFFF;">n312_s0/F</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>TMDS_shift_blue_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 47.316%; route: 0.105, 19.889%; tC2Q: 0.173, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>encode_B/TMDS_8_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_8_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>0.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>1.315</td>
<td>0.297</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>1.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_blue_8_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 51.582%; route: 0.105, 18.278%; tC2Q: 0.173, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>encode_G/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>n301_s0/I1</td>
</tr>
<tr>
<td>1.325</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" background: #97FFFF;">n301_s0/F</td>
</tr>
<tr>
<td>1.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_green_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 34.157%; route: 0.211, 36.103%; tC2Q: 0.174, 29.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>encode_B/TMDS_5_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_5_s0/Q</td>
</tr>
<tr>
<td>1.129</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n313_s0/I1</td>
</tr>
<tr>
<td>1.329</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n313_s0/F</td>
</tr>
<tr>
<td>1.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>TMDS_shift_blue_5_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 33.958%; route: 0.215, 36.475%; tC2Q: 0.174, 29.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>encode_B/TMDS_9_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_9_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 70.562%; tC2Q: 0.174, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>encode_B/TMDS_2_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_2_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>0.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n316_s0/I1</td>
</tr>
<tr>
<td>1.332</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n316_s0/F</td>
</tr>
<tr>
<td>1.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 52.992%; route: 0.105, 17.746%; tC2Q: 0.173, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>encode_B/TMDS_1_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_1_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>n317_s0/I1</td>
</tr>
<tr>
<td>1.334</td>
<td>0.314</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td style=" background: #97FFFF;">n317_s0/F</td>
</tr>
<tr>
<td>1.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[2][A]</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 52.813%; route: 0.106, 17.878%; tC2Q: 0.174, 29.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][A]</td>
<td>encode_B/TMDS_3_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_3_s0/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>n315_s0/I1</td>
</tr>
<tr>
<td>1.338</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td style=" background: #97FFFF;">n315_s0/F</td>
</tr>
<tr>
<td>1.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>TMDS_shift_blue_3_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 33.411%; route: 0.224, 37.499%; tC2Q: 0.174, 29.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>TMDS_shift_green_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>TMDS_shift_green_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 71.035%; tC2Q: 0.174, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td>encode_R/TMDS_6_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_6_s1/Q</td>
</tr>
<tr>
<td>1.162</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>n292_s0/I1</td>
</tr>
<tr>
<td>1.362</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" background: #97FFFF;">n292_s0/F</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 32.149%; route: 0.248, 39.859%; tC2Q: 0.174, 27.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td>encode_G/TMDS_6_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_6_s1/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>n302_s0/I1</td>
</tr>
<tr>
<td>1.388</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td style=" background: #97FFFF;">n302_s0/F</td>
</tr>
<tr>
<td>1.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>TMDS_shift_green_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[2][B]</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 38.544%; route: 0.224, 34.608%; tC2Q: 0.174, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>encode_G/TMDS_1_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_1_s0/Q</td>
</tr>
<tr>
<td>1.149</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n307_s0/I1</td>
</tr>
<tr>
<td>1.399</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n307_s0/F</td>
</tr>
<tr>
<td>1.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>TMDS_shift_green_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 37.934%; route: 0.235, 35.642%; tC2Q: 0.174, 26.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>encode_G/TMDS_4_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_4_s1/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>n304_s0/I1</td>
</tr>
<tr>
<td>1.435</td>
<td>0.297</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td style=" background: #97FFFF;">n304_s0/F</td>
</tr>
<tr>
<td>1.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 42.659%; route: 0.224, 32.291%; tC2Q: 0.174, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>encode_G/TMDS_5_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_5_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>n303_s0/I1</td>
</tr>
<tr>
<td>1.439</td>
<td>0.314</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" background: #97FFFF;">n303_s0/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 44.871%; route: 0.211, 30.229%; tC2Q: 0.174, 24.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>encode_G/TMDS_8_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_8_s1/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>n300_s0/I1</td>
</tr>
<tr>
<td>1.439</td>
<td>0.314</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" background: #97FFFF;">n300_s0/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 44.871%; route: 0.211, 30.229%; tC2Q: 0.174, 24.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td>encode_G/TMDS_2_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_2_s1/Q</td>
</tr>
<tr>
<td>1.244</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>n306_s0/I1</td>
</tr>
<tr>
<td>1.443</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td style=" background: #97FFFF;">n306_s0/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C23[2][A]</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 28.418%; route: 0.330, 46.839%; tC2Q: 0.174, 24.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>encode_B/TMDS_4_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_4_s0/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>n314_s0/I1</td>
</tr>
<tr>
<td>1.452</td>
<td>0.314</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">n314_s0/F</td>
</tr>
<tr>
<td>1.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 44.047%; route: 0.224, 31.509%; tC2Q: 0.174, 24.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][B]</td>
<td>encode_R/TMDS_4_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][B]</td>
<td style=" font-weight:bold;">encode_R/TMDS_4_s1/Q</td>
</tr>
<tr>
<td>1.254</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>n294_s0/I1</td>
</tr>
<tr>
<td>1.454</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" background: #97FFFF;">n294_s0/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>TMDS_shift_red_4_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 28.003%; route: 0.340, 47.615%; tC2Q: 0.174, 24.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[1][A]</td>
<td>encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C15[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.149</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>n291_s0/I1</td>
</tr>
<tr>
<td>1.463</td>
<td>0.314</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>TMDS_shift_red_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 43.412%; route: 0.235, 32.497%; tC2Q: 0.174, 24.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td>encode_R/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" font-weight:bold;">encode_R/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.470</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td>TMDS_shift_red_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C24[0][A]</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 76.141%; tC2Q: 0.174, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
<tr>
<td>1.274</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_2_s0/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>n324_s0/I2</td>
</tr>
<tr>
<td>1.476</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" background: #97FFFF;">n324_s0/F</td>
</tr>
<tr>
<td>1.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
<tr>
<td>1.110</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_mod10_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>CounterY_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CounterY_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>CounterY_8_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C27[1][A]</td>
<td style=" font-weight:bold;">CounterY_8_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C27[1][A]</td>
<td>n65_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td style=" font-weight:bold;">CounterY_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>CounterY_8_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>CounterY_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>CounterX_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CounterX_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>CounterX_8_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R39C31[1][A]</td>
<td style=" font-weight:bold;">CounterX_8_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>n20_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">n20_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" font-weight:bold;">CounterX_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>CounterX_8_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>CounterX_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>CounterY_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CounterY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>CounterY_2_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C26[1][A]</td>
<td style=" font-weight:bold;">CounterY_2_s0/Q</td>
</tr>
<tr>
<td>0.918</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C26[1][A]</td>
<td>n71_s/I1</td>
</tr>
<tr>
<td>1.118</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">n71_s/SUM</td>
</tr>
<tr>
<td>1.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" font-weight:bold;">CounterY_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>CounterY_2_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>CounterY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 52.861%; route: 0.004, 1.114%; tC2Q: 0.174, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_load_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_red_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_red_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>91</td>
<td>clk_d</td>
<td>2.023</td>
<td>0.368</td>
</tr>
<tr>
<td>42</td>
<td>DrawArea</td>
<td>37.681</td>
<td>1.691</td>
</tr>
<tr>
<td>35</td>
<td>PLL_CLKFX</td>
<td>1.756</td>
<td>0.225</td>
</tr>
<tr>
<td>30</td>
<td>TMDS_shift_load</td>
<td>1.756</td>
<td>0.625</td>
</tr>
<tr>
<td>24</td>
<td>n122_3</td>
<td>37.003</td>
<td>1.092</td>
</tr>
<tr>
<td>23</td>
<td>A[7]</td>
<td>37.594</td>
<td>0.808</td>
</tr>
<tr>
<td>21</td>
<td>n17_7</td>
<td>37.468</td>
<td>0.746</td>
</tr>
<tr>
<td>14</td>
<td>CounterY[6]</td>
<td>37.249</td>
<td>0.604</td>
</tr>
<tr>
<td>13</td>
<td>blue[0]</td>
<td>32.392</td>
<td>0.792</td>
</tr>
<tr>
<td>12</td>
<td>blue[4]</td>
<td>32.296</td>
<td>0.810</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R41C23</td>
<td>77.78%</td>
</tr>
<tr>
<td>R39C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R42C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R39C30</td>
<td>73.61%</td>
</tr>
<tr>
<td>R39C22</td>
<td>70.83%</td>
</tr>
<tr>
<td>R39C26</td>
<td>69.44%</td>
</tr>
<tr>
<td>R40C15</td>
<td>69.44%</td>
</tr>
<tr>
<td>R41C26</td>
<td>68.06%</td>
</tr>
<tr>
<td>R42C22</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
