# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# -- Compiling module mux2to1
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# vsim -lib work -voptargs=\"+acc\" -t 1ps regstim 
# Loading work.regstim
# Loading sv_std.std
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.mux2to1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: ivanz  Hostname: DESKTOP-AIBR9J2  ProcessID: 10080
# 
#           Attempting to use alternate WLF file "./wlft41hi5b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft41hi5b
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# Break key hit 
# Break in Module regstim at ./regstim.v line 76
