vendor_name = ModelSim
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wishbone_bus_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_slave_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_rf.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_pri_enc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_pri_dec.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_msel.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_master_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/wb_conmax_arb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_transmitter.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_tfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_sync_flops.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_rfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_regs.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_receiver.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/uart_debug_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/timescale.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/regfile.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/raminfr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/pc_reg.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/openmips_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/openmips_min_sopc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/openmips.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/mem_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/if_id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/id_ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/gpio_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/gpio_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/ex_mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/div.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/data_ram.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/ctrl.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/csr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/instrom.qip
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/instrom.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/reg_ram.qip
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/reg_ram.v
source_file = 1, output_files/stp1.stp
source_file = 1, output_files/1.stp
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/db/altsyncram_ncj2.tdf
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/db/altsyncram_rab1.tdf
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/inst_rom.mif
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/db/mult_7dt.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/db/add_sub_pvi.tdf
design_name = openmips_min_sopc
instance = comp, \gpio_o[0]~output , gpio_o[0]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[1]~output , gpio_o[1]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[2]~output , gpio_o[2]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[3]~output , gpio_o[3]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[4]~output , gpio_o[4]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[5]~output , gpio_o[5]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[6]~output , gpio_o[6]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[7]~output , gpio_o[7]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[8]~output , gpio_o[8]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[9]~output , gpio_o[9]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[10]~output , gpio_o[10]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[11]~output , gpio_o[11]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[12]~output , gpio_o[12]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[13]~output , gpio_o[13]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[14]~output , gpio_o[14]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[15]~output , gpio_o[15]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[16]~output , gpio_o[16]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[17]~output , gpio_o[17]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[18]~output , gpio_o[18]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[19]~output , gpio_o[19]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[20]~output , gpio_o[20]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[21]~output , gpio_o[21]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[22]~output , gpio_o[22]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[23]~output , gpio_o[23]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[24]~output , gpio_o[24]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[25]~output , gpio_o[25]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[26]~output , gpio_o[26]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[27]~output , gpio_o[27]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[28]~output , gpio_o[28]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[29]~output , gpio_o[29]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[30]~output , gpio_o[30]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[31]~output , gpio_o[31]~output, openmips_min_sopc, 1
instance = comp, \clk~input , clk~input, openmips_min_sopc, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, openmips_min_sopc, 1
instance = comp, \rst~input , rst~input, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce~0 , openmips0|pc_reg0|ce~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce , openmips0|pc_reg0|ce, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~37 , openmips0|pc_reg0|pc~37, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~5 , openmips0|if_id0|id_pc~5, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[5] , openmips0|if_id0|id_pc[5], openmips_min_sopc, 1
instance = comp, \instrom0|altsyncram_component|auto_generated|ram_block1a0 , instrom0|altsyncram_component|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~15 , openmips0|if_id0|id_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[25] , openmips0|if_id0|id_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~4 , openmips0|if_id0|id_pc~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[4] , openmips0|if_id0|id_pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~31 , openmips0|if_id0|id_inst~31, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[11] , openmips0|if_id0|id_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~30 , openmips0|if_id0|id_inst~30, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[10] , openmips0|if_id0|id_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~3 , openmips0|if_id0|id_pc~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[3] , openmips0|if_id0|id_pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~2 , openmips0|if_id0|id_pc~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[2] , openmips0|if_id0|id_pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~29 , openmips0|if_id0|id_inst~29, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[9] , openmips0|if_id0|id_inst[9], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~28 , openmips0|if_id0|id_inst~28, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[8] , openmips0|if_id0|id_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~39 , openmips0|pc_reg0|pc[2]~39, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~0 , openmips0|if_id0|id_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[0] , openmips0|if_id0|id_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~1 , openmips0|if_id0|id_inst~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[1] , openmips0|if_id0|id_inst[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~4 , openmips0|if_id0|id_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[5] , openmips0|if_id0|id_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~6 , openmips0|if_id0|id_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[4] , openmips0|if_id0|id_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~1 , openmips0|id0|wd_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~139 , openmips0|pc_reg0|pc~139, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~0 , openmips0|id0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~8 , openmips0|if_id0|id_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[13] , openmips0|if_id0|id_inst[13], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~2 , openmips0|if_id0|id_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[3] , openmips0|if_id0|id_inst[3], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~7 , openmips0|if_id0|id_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[14] , openmips0|if_id0|id_inst[14], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~9 , openmips0|if_id0|id_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[12] , openmips0|if_id0|id_inst[12], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~14 , openmips0|if_id0|id_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[31] , openmips0|if_id0|id_inst[31], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~19 , openmips0|if_id0|id_inst~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[18] , openmips0|if_id0|id_inst[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~11 , openmips0|id0|reg2_o[18]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~4 , openmips0|id0|Selector9~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~5 , openmips0|id0|Decoder3~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr2~0 , openmips0|id0|WideOr2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[12]~1 , openmips0|id0|imm[12]~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~17 , openmips0|if_id0|id_pc~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[17] , openmips0|if_id0|id_pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~18 , openmips0|id_ex0|ex_current_inst_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[17] , openmips0|id_ex0|ex_current_inst_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~17 , openmips0|ex_mem0|mem_current_inst_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[17] , openmips0|ex_mem0|mem_current_inst_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal25~3 , openmips0|csr0|Equal25~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|excepttype_o[3]~1 , openmips0|mem0|excepttype_o[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~0 , openmips0|csr0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|timer_int_o~feeder , openmips0|csr0|timer_int_o~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|timer_int_o , openmips0|csr0|timer_int_o, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[11]~0 , openmips0|csr0|mstatus[11]~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|excepttype_o[0]~0 , openmips0|mem0|excepttype_o[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal23~0 , openmips0|csr0|Equal23~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[30]~4 , openmips0|csr0|mepc[30]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~0 , openmips0|id0|wd_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~7 , openmips0|id_ex0|ex_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector73~0 , openmips0|dwishbone_bus_if|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.01 , openmips0|dwishbone_bus_if|wishbone_state.01, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector107~0 , openmips0|dwishbone_bus_if|Selector107~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~4 , openmips0|id0|Selector12~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~5 , openmips0|id0|Selector12~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~6 , openmips0|id0|Selector12~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~7 , openmips0|id0|Selector12~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~8 , openmips0|id0|Selector12~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~9 , openmips0|id0|Selector12~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~10 , openmips0|id0|Selector12~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~11 , openmips0|if_id0|id_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[29] , openmips0|if_id0|id_inst[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~4 , openmips0|id0|Equal9~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~13 , openmips0|if_id0|id_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[27] , openmips0|if_id0|id_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~12 , openmips0|if_id0|id_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[26] , openmips0|if_id0|id_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~2 , openmips0|id_ex0|ex_excepttype~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~16 , openmips0|if_id0|id_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[30] , openmips0|if_id0|id_inst[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux8~0 , openmips0|id0|Mux8~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux8~1 , openmips0|id0|Mux8~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~11 , openmips0|id0|Selector12~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~12 , openmips0|id0|Selector12~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr9~0 , openmips0|id0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always0~0 , openmips0|id0|always0~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~6 , openmips0|id0|Mux24~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~2 , openmips0|id0|Mux24~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~3 , openmips0|id0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~13 , openmips0|id0|Selector12~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~14 , openmips0|id0|Selector12~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~0 , openmips0|id0|imm[4]~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~0 , openmips0|id0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~1 , openmips0|id0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~0 , openmips0|id_ex0|ex_link_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~18 , openmips0|id0|Selector12~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~2 , openmips0|id0|wd_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~5 , openmips0|id_ex0|ex_wd~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[4] , openmips0|id_ex0|ex_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~21 , openmips0|if_id0|id_inst~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[19] , openmips0|if_id0|id_inst[19], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~4 , openmips0|id0|Decoder3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[4]~4 , openmips0|id0|reg1_addr_o[4]~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~27 , openmips0|if_id0|id_inst~27, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[7] , openmips0|if_id0|id_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~0 , openmips0|id_ex0|ex_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~24 , openmips0|id_ex0|ex_aluop~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~9 , openmips0|id0|Selector9~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always0~1 , openmips0|id0|always0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~19 , openmips0|id0|Selector12~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~20 , openmips0|id0|Selector12~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~2 , openmips0|id0|Selector3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~10 , openmips0|id0|Selector9~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~14 , openmips0|id0|Selector9~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~5 , openmips0|id0|Equal9~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~4 , openmips0|id0|Mux24~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~5 , openmips0|id0|Mux24~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~12 , openmips0|id0|Selector9~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~13 , openmips0|id0|Selector9~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~11 , openmips0|id0|Selector9~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~15 , openmips0|id0|Selector9~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~16 , openmips0|id0|Selector9~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~33 , openmips0|id_ex0|ex_aluop~33, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~25 , openmips0|id_ex0|ex_aluop~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[4] , openmips0|id_ex0|ex_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~7 , openmips0|ex_mem0|mem_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[4] , openmips0|ex_mem0|mem_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~12 , openmips0|dwishbone_bus_if|wishbone_state~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~8 , openmips0|dwishbone_bus_if|wishbone_state~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~1 , openmips0|ex_mem0|mem_aluop~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[6] , openmips0|ex_mem0|mem_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~14 , openmips0|id_ex0|ex_aluop~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~17 , openmips0|id0|Selector12~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~22 , openmips0|if_id0|id_inst~22, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[21] , openmips0|if_id0|id_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~25 , openmips0|if_id0|id_inst~25, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[22] , openmips0|if_id0|id_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~26 , openmips0|if_id0|id_inst~26, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[24] , openmips0|if_id0|id_inst[24], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~23 , openmips0|if_id0|id_inst~23, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[20] , openmips0|if_id0|id_inst[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~3 , openmips0|id_ex0|ex_excepttype~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~4 , openmips0|id_ex0|ex_excepttype~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|aluop_o~3 , openmips0|id0|aluop_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|aluop_o~4 , openmips0|id0|aluop_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~6 , openmips0|id0|Selector3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~0 , openmips0|id0|Mux15~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~2 , openmips0|id0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~1 , openmips0|id0|Mux15~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~3 , openmips0|id0|Mux15~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~5 , openmips0|id0|Selector3~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr7~0 , openmips0|id0|WideOr7~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~1 , openmips0|id0|Selector3~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~3 , openmips0|id0|Selector3~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~0 , openmips0|id0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~4 , openmips0|id0|Selector3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~7 , openmips0|id0|Selector3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~15 , openmips0|id_ex0|ex_aluop~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[5] , openmips0|id_ex0|ex_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~0 , openmips0|ex_mem0|mem_aluop~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[5] , openmips0|ex_mem0|mem_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~26 , openmips0|id_ex0|ex_aluop~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~27 , openmips0|id_ex0|ex_aluop~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~28 , openmips0|id_ex0|ex_aluop~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~29 , openmips0|id_ex0|ex_aluop~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~30 , openmips0|id_ex0|ex_aluop~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[7] , openmips0|id_ex0|ex_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~2 , openmips0|ex_mem0|mem_aluop~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[7] , openmips0|ex_mem0|mem_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~2 , openmips0|mem0|wdata_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr6~1 , openmips0|mem0|WideOr6~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~14 , openmips0|dwishbone_bus_if|wishbone_state~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~15 , openmips0|dwishbone_bus_if|wishbone_state~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~16 , openmips0|dwishbone_bus_if|wishbone_state~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.11 , openmips0|dwishbone_bus_if|wishbone_state.11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~9 , openmips0|dwishbone_bus_if|wishbone_state~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~10 , openmips0|dwishbone_bus_if|wishbone_state~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~11 , openmips0|dwishbone_bus_if|wishbone_state~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~13 , openmips0|dwishbone_bus_if|wishbone_state~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.00 , openmips0|dwishbone_bus_if|wishbone_state.00, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector107~1 , openmips0|dwishbone_bus_if|Selector107~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector107~2 , openmips0|dwishbone_bus_if|Selector107~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall~1 , openmips0|ctrl0|stall~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~1 , openmips0|id_ex0|ex_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[0] , openmips0|id_ex0|ex_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~2 , openmips0|id_ex0|ex_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[1] , openmips0|id_ex0|ex_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~18 , openmips0|if_id0|id_inst~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[15] , openmips0|if_id0|id_inst[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~1 , openmips0|id0|reg1_addr_o[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~17 , openmips0|if_id0|id_inst~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[16] , openmips0|if_id0|id_inst[16], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~0 , openmips0|id0|reg1_addr_o[1]~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~0 , openmips0|id0|stallreq~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~4 , openmips0|id_ex0|ex_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[3] , openmips0|id_ex0|ex_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~3 , openmips0|id_ex0|ex_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[2] , openmips0|id_ex0|ex_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~20 , openmips0|if_id0|id_inst~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[17] , openmips0|if_id0|id_inst[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[2]~3 , openmips0|id0|reg1_addr_o[2]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[3]~2 , openmips0|id0|reg1_addr_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~1 , openmips0|id0|stallreq~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~2 , openmips0|id0|stallreq~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_addr_o[0]~1 , openmips0|id0|reg2_addr_o[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_addr_o[1]~0 , openmips0|id0|reg2_addr_o[1]~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~3 , openmips0|id0|stallreq~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_addr_o[4]~4 , openmips0|id0|reg2_addr_o[4]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_addr_o[2]~3 , openmips0|id0|reg2_addr_o[2]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_addr_o[3]~2 , openmips0|id0|reg2_addr_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~4 , openmips0|id0|stallreq~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~5 , openmips0|id0|stallreq~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~6 , openmips0|id0|stallreq~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~7 , openmips0|id0|stallreq~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~22 , openmips0|id_ex0|ex_aluop~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~30 , openmips0|id0|Selector12~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|aluop_o~2 , openmips0|id0|aluop_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~23 , openmips0|id0|Selector12~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~24 , openmips0|id0|Selector12~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~21 , openmips0|id0|Selector12~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~22 , openmips0|id0|Selector12~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~25 , openmips0|id0|Selector12~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~7 , openmips0|id0|Selector9~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~8 , openmips0|id0|Selector9~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~23 , openmips0|id_ex0|ex_aluop~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[6] , openmips0|id_ex0|ex_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~16 , openmips0|id_ex0|ex_aluop~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~34 , openmips0|id_ex0|ex_aluop~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~35 , openmips0|id_ex0|ex_aluop~35, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~32 , openmips0|id_ex0|ex_aluop~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~18 , openmips0|id_ex0|ex_aluop~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~17 , openmips0|id_ex0|ex_aluop~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~19 , openmips0|id_ex0|ex_aluop~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~20 , openmips0|id_ex0|ex_aluop~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~21 , openmips0|id_ex0|ex_aluop~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[3] , openmips0|id_ex0|ex_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~0 , openmips0|id0|pre_inst_is_load~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~6 , openmips0|id0|Selector7~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~7 , openmips0|id0|Selector7~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~16 , openmips0|id0|Mux19~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~17 , openmips0|id0|Mux19~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~3 , openmips0|id0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~15 , openmips0|id0|Mux19~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~4 , openmips0|id0|Selector7~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~0 , openmips0|id0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~1 , openmips0|id0|Selector7~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~2 , openmips0|id0|Selector7~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~3 , openmips0|id0|Selector7~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~5 , openmips0|id0|Selector7~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~10 , openmips0|id_ex0|ex_aluop~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~11 , openmips0|id_ex0|ex_aluop~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[1] , openmips0|id_ex0|ex_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~1 , openmips0|id0|pre_inst_is_load~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~31 , openmips0|id_ex0|ex_aluop~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~6 , openmips0|id_ex0|ex_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~12 , openmips0|id_ex0|ex_aluop~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux18~0 , openmips0|id0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux18~1 , openmips0|id0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~4 , openmips0|id0|Selector6~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~2 , openmips0|id0|Selector6~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~1 , openmips0|id0|Selector6~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~3 , openmips0|id0|Selector6~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~0 , openmips0|id0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~5 , openmips0|id0|Selector6~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~13 , openmips0|id_ex0|ex_aluop~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[2] , openmips0|id_ex0|ex_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~1 , openmips0|ex0|WideOr9~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~0 , openmips0|ex0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~2 , openmips0|ex0|WideOr9~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~2clkctrl , openmips0|ex0|WideOr9~2clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~13 , openmips0|id0|reg2_o[16]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~1 , openmips0|ex_mem0|mem_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[0] , openmips0|ex_mem0|mem_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~0 , openmips0|ex_mem0|mem_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[1] , openmips0|ex_mem0|mem_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~9 , openmips0|id0|reg1_addr_o[1]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~8 , openmips0|id0|reg1_addr_o[0]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~12 , openmips0|id0|reg1_o[1]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~4 , openmips0|ex_mem0|mem_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[4] , openmips0|ex_mem0|mem_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~27 , openmips0|id0|Selector9~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~17 , openmips0|id0|Selector9~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~18 , openmips0|id0|Selector9~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~19 , openmips0|id0|Selector9~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~20 , openmips0|id0|Selector9~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~0 , openmips0|id_ex0|ex_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~1 , openmips0|id_ex0|ex_wreg~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg , openmips0|id_ex0|ex_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg~0 , openmips0|ex_mem0|mem_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg , openmips0|ex_mem0|mem_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[4]~5 , openmips0|id0|reg1_addr_o[4]~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~3 , openmips0|ex_mem0|mem_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[2] , openmips0|ex_mem0|mem_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~2 , openmips0|ex_mem0|mem_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[3] , openmips0|ex_mem0|mem_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[2]~6 , openmips0|id0|reg1_addr_o[2]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[3]~7 , openmips0|id0|reg1_addr_o[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~13 , openmips0|id0|reg1_o[1]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~14 , openmips0|id0|reg1_o[1]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~0 , openmips0|id0|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~1 , openmips0|id0|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~2 , openmips0|id0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~11 , openmips0|id0|reg1_o[1]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~15 , openmips0|id0|reg1_o[1]~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~4 , openmips0|ex_mem0|mem_aluop~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[1] , openmips0|ex_mem0|mem_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~3 , openmips0|mem0|wdata_o[28]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~10 , openmips0|id0|reg1_o[1]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~3 , openmips0|ex_mem0|mem_aluop~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[0] , openmips0|ex_mem0|mem_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~16 , openmips0|id_ex0|ex_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[20] , openmips0|id_ex0|ex_inst[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~2 , openmips0|regfile1|Equal1~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~3 , openmips0|regfile1|Equal1~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~72 , openmips0|regfile1|rdata1[9]~72, openmips_min_sopc, 1
instance = comp, \~GND , ~GND, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~4 , openmips0|regfile1|Equal1~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~4 , openmips0|mem_wb0|wb_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[4] , openmips0|mem_wb0|wb_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~1 , openmips0|mem_wb0|wb_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[0] , openmips0|mem_wb0|wb_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~0 , openmips0|mem_wb0|wb_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[1] , openmips0|mem_wb0|wb_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal2~0 , openmips0|regfile1|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg~0 , openmips0|mem_wb0|wb_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg , openmips0|mem_wb0|wb_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~4 , openmips0|regfile1|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~2 , openmips0|mem_wb0|wb_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[3] , openmips0|mem_wb0|wb_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~3 , openmips0|mem_wb0|wb_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[2] , openmips0|mem_wb0|wb_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~5 , openmips0|regfile1|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~6 , openmips0|regfile1|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~65 , openmips0|regfile1|rdata1[1]~65, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[0] , openmips0|regfile1|addr_a[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[1] , openmips0|regfile1|addr_a[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[2] , openmips0|regfile1|addr_a[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[3] , openmips0|regfile1|addr_a[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[4] , openmips0|regfile1|addr_a[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~58 , openmips0|id_ex0|ex_link_address~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[0] , openmips0|id_ex0|ex_link_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~9 , openmips0|id0|Selector3~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~8 , openmips0|id0|Selector3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~10 , openmips0|id0|Selector3~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~23 , openmips0|id0|Selector9~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~11 , openmips0|id0|Selector3~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~12 , openmips0|id0|Selector3~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~3 , openmips0|id_ex0|ex_alusel~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~4 , openmips0|id_ex0|ex_alusel~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[0] , openmips0|id_ex0|ex_alusel[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~2 , openmips0|ex0|Mux14~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~0 , openmips0|id_ex0|ex_alusel~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~26 , openmips0|id0|Selector12~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~27 , openmips0|id0|Selector12~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~31 , openmips0|id0|Selector12~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~21 , openmips0|id0|Selector9~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~22 , openmips0|id0|Selector9~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~1 , openmips0|id_ex0|ex_alusel~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~2 , openmips0|id_ex0|ex_alusel~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[2] , openmips0|id_ex0|ex_alusel[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~6 , openmips0|id0|Equal9~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~29 , openmips0|id0|Selector12~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~28 , openmips0|id0|Selector12~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~24 , openmips0|id0|Selector9~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~25 , openmips0|id0|Selector9~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~26 , openmips0|id0|Selector9~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~5 , openmips0|id_ex0|ex_alusel~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~6 , openmips0|id_ex0|ex_alusel~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[1] , openmips0|id_ex0|ex_alusel[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~5 , openmips0|ex0|Mux13~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~5 , openmips0|ex0|Mux29~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~0 , openmips0|ex0|WideOr13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~0 , openmips0|ex0|Selector40~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~8 , openmips0|ex0|Mux13~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~0 , openmips0|ex0|opdata1_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~0 , openmips0|ex0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~1 , openmips0|ex0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~9 , openmips0|ex0|Mux13~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~7 , openmips0|ex0|Mux13~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~0 , openmips0|ex0|Mux21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~1 , openmips0|ex0|Mux21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~10 , openmips0|ex0|Mux13~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~15 , openmips0|id_ex0|ex_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[21] , openmips0|id_ex0|ex_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~1 , openmips0|ex_mem0|mem_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~17 , openmips0|ex_mem0|mem_csr_reg_write_addr~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~18 , openmips0|ex_mem0|mem_csr_reg_write_addr~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[1] , openmips0|ex_mem0|mem_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~8 , openmips0|mem_wb0|wb_csr_reg_write_addr~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[1] , openmips0|mem_wb0|wb_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~21 , openmips0|ex_mem0|mem_csr_reg_write_addr~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~22 , openmips0|ex_mem0|mem_csr_reg_write_addr~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[0] , openmips0|ex_mem0|mem_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~10 , openmips0|mem_wb0|wb_csr_reg_write_addr~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[0] , openmips0|mem_wb0|wb_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~8 , openmips0|ex0|always6~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~13 , openmips0|id_ex0|ex_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[23] , openmips0|id_ex0|ex_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~13 , openmips0|ex_mem0|mem_csr_reg_write_addr~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~14 , openmips0|ex_mem0|mem_csr_reg_write_addr~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[3] , openmips0|ex_mem0|mem_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~6 , openmips0|mem_wb0|wb_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[3] , openmips0|mem_wb0|wb_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~14 , openmips0|id_ex0|ex_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[22] , openmips0|id_ex0|ex_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~0 , openmips0|ex_mem0|mem_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~2 , openmips0|ex_mem0|mem_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[2] , openmips0|ex_mem0|mem_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~0 , openmips0|mem_wb0|wb_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[2] , openmips0|mem_wb0|wb_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~9 , openmips0|ex0|always6~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~12 , openmips0|id_ex0|ex_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[24] , openmips0|id_ex0|ex_inst[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~5 , openmips0|ex_mem0|mem_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~6 , openmips0|ex_mem0|mem_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[4] , openmips0|ex_mem0|mem_csr_reg_write_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~2 , openmips0|mem_wb0|wb_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[4] , openmips0|mem_wb0|wb_csr_reg_write_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~6 , openmips0|id_ex0|ex_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[25] , openmips0|id_ex0|ex_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~15 , openmips0|ex_mem0|mem_csr_reg_write_addr~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~16 , openmips0|ex_mem0|mem_csr_reg_write_addr~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[5] , openmips0|ex_mem0|mem_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~7 , openmips0|mem_wb0|wb_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[5] , openmips0|mem_wb0|wb_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~10 , openmips0|ex0|always6~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~5 , openmips0|id_ex0|ex_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[26] , openmips0|id_ex0|ex_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~4 , openmips0|id_ex0|ex_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[27] , openmips0|id_ex0|ex_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~3 , openmips0|ex_mem0|mem_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~4 , openmips0|ex_mem0|mem_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[7] , openmips0|ex_mem0|mem_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~1 , openmips0|mem_wb0|wb_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[7] , openmips0|mem_wb0|wb_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~23 , openmips0|ex_mem0|mem_csr_reg_write_addr~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~24 , openmips0|ex_mem0|mem_csr_reg_write_addr~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[6] , openmips0|ex_mem0|mem_csr_reg_write_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~11 , openmips0|mem_wb0|wb_csr_reg_write_addr~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[6] , openmips0|mem_wb0|wb_csr_reg_write_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~11 , openmips0|ex0|always6~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~12 , openmips0|ex0|always6~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~3 , openmips0|id_ex0|ex_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[28] , openmips0|id_ex0|ex_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~9 , openmips0|ex_mem0|mem_csr_reg_write_addr~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~10 , openmips0|ex_mem0|mem_csr_reg_write_addr~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[8] , openmips0|ex_mem0|mem_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~4 , openmips0|mem_wb0|wb_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[8] , openmips0|mem_wb0|wb_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~2 , openmips0|id_ex0|ex_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[29] , openmips0|id_ex0|ex_inst[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~11 , openmips0|ex_mem0|mem_csr_reg_write_addr~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~12 , openmips0|ex_mem0|mem_csr_reg_write_addr~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[9] , openmips0|ex_mem0|mem_csr_reg_write_addr[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~5 , openmips0|mem_wb0|wb_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[9] , openmips0|mem_wb0|wb_csr_reg_write_addr[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~13 , openmips0|ex0|always6~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we~0 , openmips0|ex_mem0|mem_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we , openmips0|ex_mem0|mem_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we~0 , openmips0|mem_wb0|wb_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we , openmips0|mem_wb0|wb_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~1 , openmips0|id_ex0|ex_inst~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[30] , openmips0|id_ex0|ex_inst[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~7 , openmips0|ex_mem0|mem_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~8 , openmips0|ex_mem0|mem_csr_reg_write_addr~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[10] , openmips0|ex_mem0|mem_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~3 , openmips0|mem_wb0|wb_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[10] , openmips0|mem_wb0|wb_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~14 , openmips0|ex0|always6~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~15 , openmips0|ex0|always6~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~5 , openmips0|ex0|always6~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~3 , openmips0|ex0|always6~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~1 , openmips0|ex0|always6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~0 , openmips0|ex0|always6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~2 , openmips0|ex0|always6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~4 , openmips0|ex0|always6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~19 , openmips0|ex_mem0|mem_csr_reg_write_addr~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~20 , openmips0|ex_mem0|mem_csr_reg_write_addr~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[11] , openmips0|ex_mem0|mem_csr_reg_write_addr[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~6 , openmips0|ex0|always6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~7 , openmips0|ex0|always6~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector323~0 , openmips0|ex0|Selector323~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector323~1 , openmips0|ex0|Selector323~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[0] , openmips0|ex0|csr_reg_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~32 , openmips0|ex_mem0|mem_csr_reg_data~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[0] , openmips0|ex_mem0|mem_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~6 , openmips0|mem_wb0|wb_csr_reg_data~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[0] , openmips0|mem_wb0|wb_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[1] , openmips0|ex0|csr_reg_read_addr_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[9] , openmips0|ex0|csr_reg_read_addr_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[8] , openmips0|ex0|csr_reg_read_addr_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal47~0 , openmips0|csr0|Equal47~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[2] , openmips0|ex0|csr_reg_read_addr_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[0] , openmips0|ex0|csr_reg_read_addr_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[6] , openmips0|ex0|csr_reg_read_addr_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal30~0 , openmips0|csr0|Equal30~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[3] , openmips0|ex0|csr_reg_read_addr_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[7] , openmips0|ex0|csr_reg_read_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[4] , openmips0|ex0|csr_reg_read_addr_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[11] , openmips0|ex0|csr_reg_read_addr_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[10] , openmips0|ex0|csr_reg_read_addr_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~3 , openmips0|csr0|Equal27~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[5] , openmips0|ex0|csr_reg_read_addr_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~7 , openmips0|csr0|Equal27~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal47~1 , openmips0|csr0|Equal47~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal46~5 , openmips0|csr0|Equal46~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal46~4 , openmips0|csr0|Equal46~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~2 , openmips0|csr0|Equal27~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal46~7 , openmips0|csr0|Equal46~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal46~6 , openmips0|csr0|Equal46~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal43~0 , openmips0|csr0|Equal43~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal40~0 , openmips0|csr0|Equal40~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal40~1 , openmips0|csr0|Equal40~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~4 , openmips0|csr0|Equal27~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal39~0 , openmips0|csr0|Equal39~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal30~1 , openmips0|csr0|Equal30~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal36~0 , openmips0|csr0|Equal36~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal36~1 , openmips0|csr0|Equal36~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal37~0 , openmips0|csr0|Equal37~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal36~2 , openmips0|csr0|Equal36~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~3 , openmips0|csr0|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~4 , openmips0|csr0|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal30~2 , openmips0|csr0|Equal30~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal35~0 , openmips0|csr0|Equal35~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~2 , openmips0|csr0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~0 , openmips0|csr0|Equal28~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~1 , openmips0|csr0|Equal28~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~5 , openmips0|csr0|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal38~0 , openmips0|csr0|Equal38~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~6 , openmips0|csr0|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~7 , openmips0|csr0|always1~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~8 , openmips0|csr0|always1~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~20 , openmips0|csr0|always1~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~20clkctrl , openmips0|csr0|always1~20clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~10 , openmips0|csr0|always1~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~30 , openmips0|csr0|mtime~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[0]~feeder , openmips0|csr0|marchid[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3]~0 , openmips0|csr0|mhartid[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~0 , openmips0|csr0|Equal14~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~1 , openmips0|csr0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal18~0 , openmips0|csr0|Equal18~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19]~0 , openmips0|csr0|marchid[19]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal15~0 , openmips0|csr0|Equal15~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal3~0 , openmips0|csr0|Equal3~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal17~0 , openmips0|csr0|Equal17~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~0 , openmips0|csr0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~1 , openmips0|csr0|Equal14~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal15~1 , openmips0|csr0|Equal15~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal11~0 , openmips0|csr0|Equal11~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal11~1 , openmips0|csr0|Equal11~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~9 , openmips0|csr0|mepc~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal10~0 , openmips0|csr0|Equal10~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~2 , openmips0|csr0|mepc~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~0 , openmips0|csr0|mtime~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~1 , openmips0|csr0|mtime~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~3 , openmips0|csr0|mepc~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~4 , openmips0|csr0|mcause~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~32 , openmips0|csr0|mcycle~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~3 , openmips0|csr0|Equal5~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~33 , openmips0|csr0|mcycle~33, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh~32 , openmips0|csr0|mcycleh~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[17]~2 , openmips0|csr0|minstreth[17]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[17]~4 , openmips0|csr0|minstreth[17]~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19]~1 , openmips0|csr0|marchid[19]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[0] , openmips0|csr0|marchid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3]~1 , openmips0|csr0|mhartid[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[5]~2 , openmips0|csr0|mtime[5]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[0] , openmips0|csr0|mtime[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~9 , openmips0|csr0|always1~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~0 , openmips0|csr0|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~19 , openmips0|csr0|always1~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[0]~33 , openmips0|csr0|mcycleh[0]~33, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh~57 , openmips0|csr0|mcycleh~57, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[0]~34 , openmips0|csr0|mcycle[0]~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~58 , openmips0|csr0|mcycle~58, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[21]~59 , openmips0|csr0|mcycle[21]~59, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[0] , openmips0|csr0|mcycle[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[1]~36 , openmips0|csr0|mcycle[1]~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~15 , openmips0|csr0|always1~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~17 , openmips0|csr0|always1~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~1 , openmips0|csr0|mstatus~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[9]~0 , openmips0|csr0|mtval[9]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[9]~1 , openmips0|csr0|mtval[9]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[1] , openmips0|csr0|mtval[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~18 , openmips0|csr0|always1~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~4 , openmips0|csr0|Selector132~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip~0 , openmips0|csr0|mip~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[26]~2 , openmips0|csr0|mip[26]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[1] , openmips0|csr0|mip[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal32~0 , openmips0|csr0|Equal32~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal33~0 , openmips0|csr0|Equal33~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always4~0 , openmips0|mem0|always4~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[9]~1 , openmips0|csr0|mie[9]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[1] , openmips0|csr0|mie[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal6~0 , openmips0|csr0|Equal6~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~0 , openmips0|csr0|mtvec~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~7 , openmips0|id_ex0|ex_excepttype~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~6 , openmips0|id_ex0|ex_excepttype~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~8 , openmips0|id_ex0|ex_excepttype~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~5 , openmips0|id_ex0|ex_excepttype~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~9 , openmips0|id_ex0|ex_excepttype~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~10 , openmips0|id_ex0|ex_excepttype~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~11 , openmips0|id_ex0|ex_excepttype~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype[12] , openmips0|id_ex0|ex_excepttype[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype~2 , openmips0|ex_mem0|mem_excepttype~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype[12] , openmips0|ex_mem0|mem_excepttype[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|excepttype_o[3]~4 , openmips0|mem0|excepttype_o[3]~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector97~0 , openmips0|csr0|Selector97~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector97~1 , openmips0|csr0|Selector97~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector99~0 , openmips0|csr0|Selector99~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[1] , openmips0|csr0|mtvec[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~5 , openmips0|csr0|Selector132~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~10 , openmips0|csr0|mcause~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~1 , openmips0|csr0|Selector68~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector31~0 , openmips0|csr0|Selector31~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[1] , openmips0|csr0|mcause[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[1]~feeder , openmips0|csr0|mscratch[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4]~0 , openmips0|csr0|mscratch[4]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4]~1 , openmips0|csr0|mscratch[4]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[1] , openmips0|csr0|mscratch[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal34~0 , openmips0|csr0|Equal34~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal2~0 , openmips0|csr0|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3]~0 , openmips0|csr0|misa[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3]~0 , openmips0|csr0|fcsr[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[1] , openmips0|csr0|fcsr[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~5 , openmips0|csr0|Equal27~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal29~0 , openmips0|csr0|Equal29~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~9 , openmips0|csr0|Selector132~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~10 , openmips0|csr0|Selector132~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal31~0 , openmips0|csr0|Equal31~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~2 , openmips0|id_ex0|ex_current_inst_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[1] , openmips0|id_ex0|ex_current_inst_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~1 , openmips0|ex_mem0|mem_current_inst_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[1] , openmips0|ex_mem0|mem_current_inst_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~8 , openmips0|csr0|mepc~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~5 , openmips0|csr0|mepc~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[30]~6 , openmips0|csr0|mepc[30]~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[1] , openmips0|csr0|mepc[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3]~1 , openmips0|csr0|misa[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[1] , openmips0|csr0|misa[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~16 , openmips0|csr0|always1~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~6 , openmips0|csr0|Selector132~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~4 , openmips0|csr0|Equal5~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~5 , openmips0|csr0|Equal5~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[15]~2 , openmips0|csr0|mstatus[15]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[1] , openmips0|csr0|mstatus[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~6 , openmips0|csr0|Equal27~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3]~0 , openmips0|csr0|frm[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[1] , openmips0|csr0|frm[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[1]~feeder , openmips0|csr0|fflags[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3]~0 , openmips0|csr0|fflags[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[1] , openmips0|csr0|fflags[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~7 , openmips0|csr0|Selector132~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~8 , openmips0|csr0|Selector132~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~11 , openmips0|csr0|Selector132~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~12 , openmips0|csr0|Selector132~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3]~0 , openmips0|csr0|mvendorid[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[3]~0 , openmips0|csr0|mimpid[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[1] , openmips0|csr0|mimpid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[1]~35 , openmips0|csr0|mcycleh[1]~35, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[1] , openmips0|csr0|mcycleh[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~13 , openmips0|csr0|always1~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3]~1 , openmips0|csr0|mvendorid[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[1] , openmips0|csr0|mvendorid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~14 , openmips0|csr0|always1~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~3 , openmips0|csr0|Selector132~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~13 , openmips0|csr0|Selector132~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3]~2 , openmips0|csr0|mhartid[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3]~3 , openmips0|csr0|mhartid[3]~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[1] , openmips0|csr0|mhartid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[1]~feeder , openmips0|csr0|minstret[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[14]~0 , openmips0|csr0|minstret[14]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[1] , openmips0|csr0|minstret[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~11 , openmips0|csr0|always1~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[17]~3 , openmips0|csr0|minstreth[17]~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[1] , openmips0|csr0|minstreth[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~12 , openmips0|csr0|always1~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~1 , openmips0|csr0|Selector132~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~2 , openmips0|csr0|Selector132~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[1]~feeder , openmips0|csr0|marchid[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[1] , openmips0|csr0|marchid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[1] , openmips0|csr0|mtime[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~0 , openmips0|csr0|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~14 , openmips0|csr0|Selector132~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[1] , openmips0|csr0|data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~0 , openmips0|ex0|moveres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector253~0 , openmips0|ex0|Selector253~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector253~1 , openmips0|ex0|Selector253~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[1] , openmips0|ex0|csr_reg_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~5 , openmips0|ex_mem0|mem_csr_reg_data~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[1] , openmips0|ex_mem0|mem_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~2 , openmips0|mem_wb0|wb_csr_reg_data~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[1] , openmips0|mem_wb0|wb_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[1] , openmips0|csr0|mcycle[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[2]~38 , openmips0|csr0|mcycle[2]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~6 , openmips0|ex_mem0|mem_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[3] , openmips0|ex_mem0|mem_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~0 , openmips0|mem0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~6 , openmips0|mem0|wdata_o[28]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~0 , openmips0|ex0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~2 , openmips0|ex0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~4 , openmips0|ex0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~2 , openmips0|ex_mem0|mem_csr_reg_data~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~9 , openmips0|id_ex0|ex_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[9] , openmips0|id_ex0|ex_inst[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~10 , openmips0|id_ex0|ex_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[8] , openmips0|id_ex0|ex_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~11 , openmips0|id_ex0|ex_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[7] , openmips0|id_ex0|ex_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~0 , openmips0|ex0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~2 , openmips0|ex0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~4 , openmips0|ex0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~74 , openmips0|ex0|Add1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[2] , openmips0|ex_mem0|mem_mem_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1]~3 , openmips0|dwishbone_bus_if|wishbone_addr_o[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1]~4 , openmips0|dwishbone_bus_if|wishbone_addr_o[1]~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~15 , openmips0|dwishbone_bus_if|wishbone_addr_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1]~1 , openmips0|dwishbone_bus_if|wishbone_addr_o[1]~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1]~2 , openmips0|dwishbone_bus_if|wishbone_addr_o[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2] , openmips0|dwishbone_bus_if|wishbone_addr_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~0 , wb_conmax_top0|s2|Mux29~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~8 , openmips0|id_ex0|ex_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[10] , openmips0|id_ex0|ex_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~51 , openmips0|mem0|wdata_o[3]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~0 , openmips0|id0|reg2_o[29]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~0 , openmips0|regfile1|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~1 , openmips0|regfile1|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~34 , openmips0|mem0|wdata_o[11]~34, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~87 , openmips0|mem0|wdata_o[11]~87, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~52 , openmips0|mem0|wdata_o[3]~52, openmips_min_sopc, 1
instance = comp, \gpio_i[13]~input , gpio_i[13]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[13] , gpio_top0|sync[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[13] , gpio_top0|ext_pad_s[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[13] , gpio_top0|rgpio_in[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~3 , openmips0|id0|imm[4]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~2 , openmips0|id0|imm[4]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~4 , openmips0|id0|imm[4]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~5 , openmips0|id0|imm[4]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~18 , openmips0|id0|reg2_o[4]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~0 , openmips0|id0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~2 , openmips0|id0|Add3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~4 , openmips0|id0|Add3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~51 , openmips0|id_ex0|ex_link_address~51, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~52 , openmips0|id_ex0|ex_link_address~52, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[4] , openmips0|id_ex0|ex_link_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~9 , openmips0|ex0|Mux10~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector250~0 , openmips0|ex0|Selector250~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector250~1 , openmips0|ex0|Selector250~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[4] , openmips0|ex0|csr_reg_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~30 , openmips0|ex_mem0|mem_csr_reg_data~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[4] , openmips0|ex_mem0|mem_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~4 , openmips0|mem_wb0|wb_csr_reg_data~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[4] , openmips0|mem_wb0|wb_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~28 , openmips0|csr0|mtime~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[4]~feeder , openmips0|csr0|marchid[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[4] , openmips0|csr0|marchid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[4] , openmips0|csr0|mtime[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~0 , openmips0|csr0|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[4] , openmips0|csr0|mtval[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~4 , openmips0|csr0|Selector129~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[4] , openmips0|csr0|mip[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector28~0 , openmips0|csr0|Selector28~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[4] , openmips0|csr0|mcause[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~21 , openmips0|csr0|always1~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4]~feeder , openmips0|csr0|mscratch[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4] , openmips0|csr0|mscratch[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[4] , openmips0|csr0|misa[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~5 , openmips0|csr0|Selector129~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~5 , openmips0|id_ex0|ex_current_inst_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[4] , openmips0|id_ex0|ex_current_inst_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~4 , openmips0|ex_mem0|mem_current_inst_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[4] , openmips0|ex_mem0|mem_current_inst_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~4 , openmips0|id_ex0|ex_current_inst_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[3] , openmips0|id_ex0|ex_current_inst_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~3 , openmips0|ex_mem0|mem_current_inst_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[3] , openmips0|ex_mem0|mem_current_inst_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~3 , openmips0|id_ex0|ex_current_inst_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[2] , openmips0|id_ex0|ex_current_inst_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~2 , openmips0|ex_mem0|mem_current_inst_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[2] , openmips0|ex_mem0|mem_current_inst_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~0 , openmips0|csr0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~2 , openmips0|csr0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~4 , openmips0|csr0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~26 , openmips0|csr0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~27 , openmips0|csr0|Add2~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[4] , openmips0|csr0|mepc[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[4] , openmips0|csr0|fcsr[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~9 , openmips0|csr0|Selector129~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[4] , openmips0|csr0|mstatus[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~6 , openmips0|csr0|Selector129~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[4] , openmips0|csr0|frm[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~0 , openmips0|csr0|Selector96~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[4] , openmips0|csr0|mtvec[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~8 , openmips0|csr0|Selector129~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[4]~feeder , openmips0|csr0|mie[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[4] , openmips0|csr0|mie[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[4] , openmips0|csr0|fflags[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~7 , openmips0|csr0|Selector129~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~10 , openmips0|csr0|Selector129~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~11 , openmips0|csr0|Selector129~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~12 , openmips0|csr0|Selector129~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[2]~37 , openmips0|csr0|mcycleh[2]~37, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[2] , openmips0|csr0|mcycleh[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[3]~39 , openmips0|csr0|mcycleh[3]~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~2 , openmips0|ex0|csr_reg_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~3 , openmips0|csr0|mtime~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[3]~feeder , openmips0|csr0|minstret[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[3] , openmips0|csr0|minstret[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[3] , openmips0|csr0|minstreth[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~2 , openmips0|csr0|Selector130~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3] , openmips0|csr0|mhartid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~1 , openmips0|csr0|Selector130~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3] , openmips0|csr0|mvendorid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~3 , openmips0|csr0|Selector130~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[3] , openmips0|csr0|mimpid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[3] , openmips0|csr0|mip[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~7 , openmips0|csr0|Selector130~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~22 , openmips0|csr0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~23 , openmips0|csr0|Add2~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[3] , openmips0|csr0|mepc[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[3] , openmips0|csr0|mtval[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~4 , openmips0|csr0|Selector130~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3] , openmips0|csr0|frm[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3] , openmips0|csr0|fflags[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~5 , openmips0|csr0|Selector130~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~11 , openmips0|csr0|mcause~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[3]~5 , openmips0|csr0|mcause[3]~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~6 , openmips0|csr0|mcause~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~7 , openmips0|csr0|mcause~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[3]~8 , openmips0|csr0|mcause[3]~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[3] , openmips0|csr0|mcause[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~6 , openmips0|csr0|Selector130~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|csr_mstatus~0 , openmips0|mem0|csr_mstatus~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~2 , openmips0|csr0|Selector68~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[3]~feeder , openmips0|csr0|mstatus[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[3] , openmips0|csr0|mstatus[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[3]~feeder , openmips0|csr0|mscratch[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[3] , openmips0|csr0|mscratch[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3] , openmips0|csr0|misa[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~9 , openmips0|csr0|Selector130~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~10 , openmips0|csr0|Selector130~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3] , openmips0|csr0|fcsr[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[3] , openmips0|csr0|mie[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector97~2 , openmips0|csr0|Selector97~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[3] , openmips0|csr0|mtvec[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~8 , openmips0|csr0|Selector130~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~11 , openmips0|csr0|Selector130~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~12 , openmips0|csr0|Selector130~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~13 , openmips0|csr0|Selector130~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[3]~feeder , openmips0|csr0|marchid[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[3] , openmips0|csr0|marchid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[3] , openmips0|csr0|mtime[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~0 , openmips0|csr0|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~14 , openmips0|csr0|Selector130~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[3] , openmips0|csr0|data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~3 , openmips0|ex0|csr_reg_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector251~0 , openmips0|ex0|Selector251~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[3] , openmips0|ex0|csr_reg_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~4 , openmips0|ex_mem0|mem_csr_reg_data~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[3] , openmips0|ex_mem0|mem_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~1 , openmips0|mem_wb0|wb_csr_reg_data~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[3] , openmips0|mem_wb0|wb_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[3] , openmips0|csr0|mcycleh[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[4]~41 , openmips0|csr0|mcycleh[4]~41, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[4] , openmips0|csr0|mcycleh[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[4] , openmips0|csr0|mvendorid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~3 , openmips0|csr0|Selector129~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[4] , openmips0|csr0|mimpid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~13 , openmips0|csr0|Selector129~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[4] , openmips0|csr0|mhartid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[4]~feeder , openmips0|csr0|minstret[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[4] , openmips0|csr0|minstret[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[4] , openmips0|csr0|minstreth[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~1 , openmips0|csr0|Selector129~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~2 , openmips0|csr0|Selector129~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~14 , openmips0|csr0|Selector129~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[4] , openmips0|csr0|data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~49 , openmips0|ex0|moveres~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~50 , openmips0|ex0|moveres~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[4] , openmips0|ex0|moveres[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~1 , openmips0|ex0|Selector40~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~1 , openmips0|id0|always2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~0 , openmips0|id0|always2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~2 , openmips0|id0|always2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~3 , openmips0|id0|always2~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~3clkctrl , openmips0|id0|always2~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~24 , openmips0|id0|reg2_o[0]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~25 , openmips0|id0|reg2_o[0]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~26 , openmips0|id0|reg2_o[0]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~27 , openmips0|id0|reg2_o[0]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~28 , openmips0|id0|reg2_o[4]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~29 , openmips0|id0|reg2_o[4]~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~25 , openmips0|mem_wb0|wb_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[4] , openmips0|mem_wb0|wb_wdata[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal0~0 , openmips0|regfile1|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[31]~0 , openmips0|regfile1|wrdata[31]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|waddr_b[0] , openmips0|regfile1|waddr_b[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal3~8 , openmips0|regfile1|Equal3~8, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal3~9 , openmips0|regfile1|Equal3~9, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always2~1 , openmips0|regfile1|always2~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always2~0 , openmips0|regfile1|always2~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always2~2 , openmips0|regfile1|always2~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[0]~0 , openmips0|regfile1|raddr_b[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[0]~1 , openmips0|regfile1|raddr_b[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[0] , openmips0|regfile1|raddr_b[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[0]~0 , openmips0|regfile1|addr_b[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[2]~1 , openmips0|regfile1|addr_b[2]~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[0] , openmips0|regfile1|addr_b[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|waddr_b[1] , openmips0|regfile1|waddr_b[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[1] , openmips0|regfile1|raddr_b[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[1]~2 , openmips0|regfile1|addr_b[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[1] , openmips0|regfile1|addr_b[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|waddr_b[2] , openmips0|regfile1|waddr_b[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[2] , openmips0|regfile1|raddr_b[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[2]~3 , openmips0|regfile1|addr_b[2]~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[2] , openmips0|regfile1|addr_b[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|waddr_b[3] , openmips0|regfile1|waddr_b[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[3] , openmips0|regfile1|raddr_b[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[3]~4 , openmips0|regfile1|addr_b[3]~4, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[3] , openmips0|regfile1|addr_b[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|waddr_b[4] , openmips0|regfile1|waddr_b[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|raddr_b[4] , openmips0|regfile1|raddr_b[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[4]~5 , openmips0|regfile1|addr_b[4]~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_b[4] , openmips0|regfile1|addr_b[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~28 , openmips0|mem_wb0|wb_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[1] , openmips0|mem_wb0|wb_wdata[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[1] , openmips0|regfile1|wrdata[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~27 , openmips0|mem_wb0|wb_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[2] , openmips0|mem_wb0|wb_wdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[2] , openmips0|regfile1|wrdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~26 , openmips0|mem_wb0|wb_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[3] , openmips0|mem_wb0|wb_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[3] , openmips0|regfile1|wrdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[4] , openmips0|regfile1|wrdata[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~24 , openmips0|mem_wb0|wb_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[5] , openmips0|mem_wb0|wb_wdata[5], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[5] , openmips0|regfile1|wrdata[5], openmips_min_sopc, 1
instance = comp, \gpio_i[6]~input , gpio_i[6]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[6]~feeder , gpio_top0|sync[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[6] , gpio_top0|sync[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[6]~feeder , gpio_top0|ext_pad_s[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[6] , gpio_top0|ext_pad_s[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[6] , gpio_top0|rgpio_in[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~4 , openmips0|ex0|Mux13~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~19 , openmips0|id0|reg2_o[3]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~53 , openmips0|id_ex0|ex_link_address~53, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~54 , openmips0|id_ex0|ex_link_address~54, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[3] , openmips0|id_ex0|ex_link_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~2 , openmips0|ex0|Mux11~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~6 , openmips0|div0|cnt[0]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~13 , openmips0|div0|state~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~14 , openmips0|div0|state~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~0 , openmips0|ex0|WideOr15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~1 , openmips0|ex0|WideOr15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~0 , openmips0|ex0|Mux13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~0 , openmips0|ex0|WideOr4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~3 , openmips0|ex0|WideOr9~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~0 , openmips0|ex0|Selector190~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~1 , openmips0|ex0|WideOr4~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~31 , openmips0|id0|reg2_o[0]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~32 , openmips0|id0|reg2_o[0]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~30 , openmips0|id0|reg2_o[0]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~33 , openmips0|id0|reg2_o[0]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~34 , openmips0|id0|reg2_o[0]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~35 , openmips0|id0|reg2_o[0]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~132 , openmips0|id0|reg2_o[31]~132, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|always1~0 , openmips0|dwishbone_bus_if|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector139~0 , openmips0|dwishbone_bus_if|Selector139~0, openmips_min_sopc, 1
instance = comp, \gpio_i[8]~input , gpio_i[8]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[8] , gpio_top0|sync[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[8] , gpio_top0|ext_pad_s[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[8] , gpio_top0|rgpio_in[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~1 , openmips0|ex0|opdata1_mult~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~2 , openmips0|ex0|opdata1_mult~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~3 , openmips0|ex0|opdata1_mult~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|mulres~0 , openmips0|ex0|mulres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~0 , openmips0|ex0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~1 , openmips0|ex0|Add3~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~3 , openmips0|ex0|Add3~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~5 , openmips0|ex0|Add3~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~7 , openmips0|ex0|Add3~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~9 , openmips0|ex0|Add3~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~11 , openmips0|ex0|Add3~11, openmips_min_sopc, 1
instance = comp, \gpio_i[9]~input , gpio_i[9]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[9]~feeder , gpio_top0|sync[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[9] , gpio_top0|sync[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[9] , gpio_top0|ext_pad_s[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9]~feeder , gpio_top0|rgpio_in[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9] , gpio_top0|rgpio_in[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~21 , openmips0|id0|reg2_o[1]~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~10 , openmips0|ex_mem0|mem_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[10] , openmips0|ex_mem0|mem_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o~0 , openmips0|mem0|mem_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~0 , openmips0|ex0|WideOr1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~1 , openmips0|ex0|Selector190~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~2 , openmips0|ex0|Equal1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~1 , openmips0|ex0|WideOr1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~1clkctrl , openmips0|ex0|WideOr1~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~0 , openmips0|ex0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~1 , openmips0|ex0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[2] , openmips0|ex0|logicout[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~29 , openmips0|csr0|mtime~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[2]~feeder , openmips0|csr0|minstret[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[2] , openmips0|csr0|minstret[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[2] , openmips0|csr0|minstreth[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~2 , openmips0|csr0|Selector131~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[2] , openmips0|csr0|marchid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[2] , openmips0|csr0|mtime[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~0 , openmips0|csr0|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[2] , openmips0|csr0|mvendorid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~3 , openmips0|csr0|Selector131~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[2] , openmips0|csr0|mtval[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~4 , openmips0|csr0|Selector131~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[2] , openmips0|csr0|misa[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[2]~feeder , openmips0|csr0|mscratch[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[2] , openmips0|csr0|mscratch[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~5 , openmips0|csr0|Selector131~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[2] , openmips0|csr0|frm[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[2]~feeder , openmips0|csr0|fflags[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[2] , openmips0|csr0|fflags[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~9 , openmips0|csr0|Selector131~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[2] , openmips0|csr0|mstatus[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~6 , openmips0|csr0|Selector131~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[2] , openmips0|csr0|mie[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[2] , openmips0|csr0|fcsr[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector98~0 , openmips0|csr0|Selector98~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[2] , openmips0|csr0|mtvec[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~7 , openmips0|csr0|Selector131~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~8 , openmips0|csr0|Selector131~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~24 , openmips0|csr0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~25 , openmips0|csr0|Add2~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[2] , openmips0|csr0|mepc[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~10 , openmips0|csr0|Selector131~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector30~0 , openmips0|csr0|Selector30~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[2] , openmips0|csr0|mcause[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~11 , openmips0|csr0|Selector131~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[2]~feeder , openmips0|csr0|mip[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[2] , openmips0|csr0|mip[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~12 , openmips0|csr0|Selector131~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[2] , openmips0|csr0|mimpid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~13 , openmips0|csr0|Selector131~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[2] , openmips0|csr0|mhartid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~1 , openmips0|csr0|Selector131~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~14 , openmips0|csr0|Selector131~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[2] , openmips0|csr0|data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~51 , openmips0|ex0|moveres~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~52 , openmips0|ex0|moveres~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[2] , openmips0|ex0|moveres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~5 , openmips0|ex0|Mux12~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~16 , openmips0|ex0|ShiftLeft1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~30 , openmips0|ex0|ShiftLeft1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~1 , openmips0|ex0|Mux13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~6 , openmips0|ex0|Mux13~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~2 , openmips0|ex0|Mux13~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~11 , openmips0|ex0|Mux13~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~12 , openmips0|ex0|Mux13~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~13 , openmips0|ex0|Mux13~13, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~6 , gpio_top0|wb_dat_o[17]~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~7 , gpio_top0|wb_dat_o[17]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~2 , openmips0|id0|reg2_o[27]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~20 , openmips0|dwishbone_bus_if|rd_buf~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~5 , openmips0|mem0|wdata_o[29]~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~19 , openmips0|ex0|Mux29~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1 , openmips0|ex0|WideOr13~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~30 , openmips0|id_ex0|ex_current_inst_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[29] , openmips0|id_ex0|ex_current_inst_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~29 , openmips0|ex_mem0|mem_current_inst_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[29] , openmips0|ex_mem0|mem_current_inst_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~4 , openmips0|csr0|mtime~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[29] , openmips0|csr0|minstreth[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[29] , openmips0|csr0|minstret[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~2 , openmips0|csr0|Selector104~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[29] , openmips0|csr0|mhartid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~1 , openmips0|csr0|Selector104~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[29]~feeder , openmips0|csr0|marchid[29]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[29] , openmips0|csr0|marchid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[29] , openmips0|csr0|mtime[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~0 , openmips0|csr0|Selector104~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[29] , openmips0|csr0|mvendorid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[5]~43 , openmips0|csr0|mcycleh[5]~43, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~27 , openmips0|csr0|mtime~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[5] , openmips0|csr0|minstreth[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[5]~feeder , openmips0|csr0|minstret[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[5] , openmips0|csr0|minstret[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~2 , openmips0|csr0|Selector128~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector27~0 , openmips0|csr0|Selector27~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[5] , openmips0|csr0|mcause[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[5] , openmips0|csr0|mip[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~8 , openmips0|csr0|Selector128~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[5] , openmips0|csr0|mscratch[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[5] , openmips0|csr0|misa[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~9 , openmips0|csr0|Selector128~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[5]~feeder , openmips0|csr0|fflags[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[5] , openmips0|csr0|fflags[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[5] , openmips0|csr0|frm[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~10 , openmips0|csr0|Selector128~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~11 , openmips0|csr0|Selector128~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[5] , openmips0|csr0|mstatus[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~5 , openmips0|csr0|Selector128~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[5] , openmips0|csr0|fcsr[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[5] , openmips0|csr0|mie[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~7 , openmips0|csr0|mstatus~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~2 , openmips0|csr0|Selector95~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~3 , openmips0|csr0|Selector95~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[5] , openmips0|csr0|mtvec[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~4 , openmips0|csr0|Selector128~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~6 , openmips0|csr0|Selector128~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~6 , openmips0|id_ex0|ex_current_inst_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[5] , openmips0|id_ex0|ex_current_inst_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~5 , openmips0|ex_mem0|mem_current_inst_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[5] , openmips0|ex_mem0|mem_current_inst_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~6 , openmips0|csr0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~28 , openmips0|csr0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~29 , openmips0|csr0|Add2~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[5] , openmips0|csr0|mepc[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[5] , openmips0|csr0|mtval[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~7 , openmips0|csr0|Selector128~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~12 , openmips0|csr0|Selector128~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[5] , openmips0|csr0|mimpid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[5] , openmips0|csr0|mvendorid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~3 , openmips0|csr0|Selector128~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~13 , openmips0|csr0|Selector128~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[5]~feeder , openmips0|csr0|marchid[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[5] , openmips0|csr0|marchid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[5] , openmips0|csr0|mtime[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~0 , openmips0|csr0|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[5] , openmips0|csr0|mhartid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~1 , openmips0|csr0|Selector128~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~14 , openmips0|csr0|Selector128~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[5] , openmips0|csr0|data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~47 , openmips0|ex0|moveres~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector249~0 , openmips0|ex0|Selector249~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector249~1 , openmips0|ex0|Selector249~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[5] , openmips0|ex0|csr_reg_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~29 , openmips0|ex_mem0|mem_csr_reg_data~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[5] , openmips0|ex_mem0|mem_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~5 , openmips0|mem_wb0|wb_csr_reg_data~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[5] , openmips0|mem_wb0|wb_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[5] , openmips0|csr0|mcycleh[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[6]~45 , openmips0|csr0|mcycleh[6]~45, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~26 , openmips0|csr0|mtime~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[6] , openmips0|csr0|mtime[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[6]~feeder , openmips0|csr0|marchid[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[6] , openmips0|csr0|marchid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~0 , openmips0|csr0|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[6] , openmips0|csr0|minstret[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[6] , openmips0|csr0|minstreth[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~1 , openmips0|csr0|Selector127~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[6] , openmips0|csr0|mhartid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~2 , openmips0|csr0|Selector127~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[6] , openmips0|csr0|mvendorid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~3 , openmips0|csr0|Selector127~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[6] , openmips0|csr0|mimpid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[6] , openmips0|csr0|mip[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[6] , openmips0|csr0|mtval[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~4 , openmips0|csr0|Selector127~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[6] , openmips0|csr0|misa[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[6]~feeder , openmips0|csr0|mscratch[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[6] , openmips0|csr0|mscratch[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~5 , openmips0|csr0|Selector127~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector26~0 , openmips0|csr0|Selector26~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[6] , openmips0|csr0|mcause[6], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6]~10 , openmips0|ctrl0|new_pc[6]~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal24~0 , openmips0|csr0|Equal24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6]~11 , openmips0|ctrl0|new_pc[6]~11, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~1 , openmips0|ctrl0|new_pc[31]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~3 , openmips0|id0|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~2 , openmips0|ctrl0|new_pc[31]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~3 , openmips0|ctrl0|new_pc[31]~3, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~3clkctrl , openmips0|ctrl0|new_pc[31]~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6] , openmips0|ctrl0|new_pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~66 , openmips0|regfile1|rdata1[1]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~73 , openmips0|regfile1|rdata1[6]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~23 , openmips0|id0|reg2_o[30]~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~31 , openmips0|mem_wb0|wb_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[31] , openmips0|mem_wb0|wb_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[31] , openmips0|regfile1|wrdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|reg_ram0|altsyncram_component|auto_generated|ram_block1a0 , openmips0|regfile1|reg_ram0|altsyncram_component|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~0 , openmips0|regfile1|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~1 , openmips0|regfile1|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~2 , openmips0|regfile1|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~0 , openmips0|regfile1|rdata1[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~3 , openmips0|regfile1|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~61 , openmips0|regfile1|rdata1[30]~61, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~62 , openmips0|regfile1|rdata1[30]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~103 , openmips0|id0|reg1_o[30]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~104 , openmips0|id0|reg1_o[30]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~105 , openmips0|id0|reg1_o[30]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~3clkctrl , openmips0|id0|always1~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30] , openmips0|id0|reg1_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~30 , openmips0|id_ex0|ex_reg1~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[30] , openmips0|id_ex0|ex_reg1[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[30] , openmips0|csr0|mhartid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~1 , openmips0|csr0|Selector103~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~31 , openmips0|csr0|mtime~31, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[30] , openmips0|csr0|mtime[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[30]~feeder , openmips0|csr0|marchid[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[30] , openmips0|csr0|marchid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~0 , openmips0|csr0|Selector103~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[30]~feeder , openmips0|csr0|minstret[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[30] , openmips0|csr0|minstret[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[30] , openmips0|csr0|minstreth[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~2 , openmips0|csr0|Selector103~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[30] , openmips0|csr0|mip[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[18]~72 , openmips0|csr0|mcycle[18]~72, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[19]~74 , openmips0|csr0|mcycle[19]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~74 , openmips0|id0|reg2_o[12]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~10 , openmips0|id0|reg2_o[19]~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~4 , openmips0|id0|reg2_o[25]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~11 , openmips0|id_ex0|ex_reg1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[18] , openmips0|id_ex0|ex_reg1[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~16 , openmips0|id_ex0|ex_current_inst_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[15] , openmips0|id_ex0|ex_current_inst_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~15 , openmips0|ex_mem0|mem_current_inst_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[15] , openmips0|ex_mem0|mem_current_inst_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~16 , openmips0|id0|reg2_o[13]~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~25 , openmips0|csr0|mtime~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[7]~feeder , openmips0|csr0|marchid[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[7] , openmips0|csr0|marchid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[7] , openmips0|csr0|mtime[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~0 , openmips0|csr0|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~8 , openmips0|id_ex0|ex_current_inst_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[7] , openmips0|id_ex0|ex_current_inst_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~7 , openmips0|ex_mem0|mem_current_inst_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[7] , openmips0|ex_mem0|mem_current_inst_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~8 , openmips0|csr0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~10 , openmips0|csr0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~32 , openmips0|csr0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~33 , openmips0|csr0|Add2~33, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[7] , openmips0|csr0|mepc[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector25~0 , openmips0|csr0|Selector25~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[7] , openmips0|csr0|mcause[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~7 , openmips0|csr0|Selector126~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[7] , openmips0|csr0|mie[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~0 , openmips0|csr0|Selector93~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[7] , openmips0|csr0|mtvec[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~4 , openmips0|csr0|Selector126~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[7] , openmips0|csr0|fcsr[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|WideNor0 , openmips0|csr0|WideNor0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~6 , openmips0|csr0|mstatus~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~1 , openmips0|csr0|Selector67~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~0 , openmips0|csr0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~2 , openmips0|csr0|Selector67~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[7] , openmips0|csr0|mstatus[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~5 , openmips0|csr0|Selector126~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~6 , openmips0|csr0|Selector126~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[7] , openmips0|csr0|frm[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[7]~feeder , openmips0|csr0|fflags[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[7] , openmips0|csr0|fflags[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~9 , openmips0|csr0|Selector126~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[7] , openmips0|csr0|mtval[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[7] , openmips0|csr0|misa[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[7] , openmips0|csr0|mscratch[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~8 , openmips0|csr0|Selector126~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~10 , openmips0|csr0|Selector126~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[7] , openmips0|csr0|mip[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~11 , openmips0|csr0|Selector126~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~12 , openmips0|csr0|Selector126~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[7] , openmips0|csr0|mimpid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[7] , openmips0|csr0|mvendorid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~3 , openmips0|csr0|Selector126~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~13 , openmips0|csr0|Selector126~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[7]~feeder , openmips0|csr0|minstret[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[7] , openmips0|csr0|minstret[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[7] , openmips0|csr0|minstreth[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~2 , openmips0|csr0|Selector126~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[7] , openmips0|csr0|mhartid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~1 , openmips0|csr0|Selector126~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~14 , openmips0|csr0|Selector126~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[7] , openmips0|csr0|data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~43 , openmips0|ex0|moveres~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector247~0 , openmips0|ex0|Selector247~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector247~1 , openmips0|ex0|Selector247~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[7] , openmips0|ex0|csr_reg_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~27 , openmips0|ex_mem0|mem_csr_reg_data~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[7] , openmips0|ex_mem0|mem_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~8 , openmips0|mem_wb0|wb_csr_reg_data~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[7] , openmips0|mem_wb0|wb_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7]~12 , openmips0|ctrl0|new_pc[7]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7] , openmips0|ctrl0|new_pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~74 , openmips0|regfile1|rdata1[7]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~10 , openmips0|id0|Add5~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~12 , openmips0|id0|Add5~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~8 , openmips0|id0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~10 , openmips0|id0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~12 , openmips0|id0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~25 , openmips0|pc_reg0|pc[2]~25, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~133 , openmips0|pc_reg0|pc[2]~133, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~129 , openmips0|id0|reg2_o[30]~129, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~130 , openmips0|id0|reg2_o[30]~130, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~131 , openmips0|id0|reg2_o[30]~131, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30] , openmips0|id0|reg2_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~1 , openmips0|id0|reg2_o[28]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~0 , openmips0|ex0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal2~0 , openmips0|ex0|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~28 , openmips0|id_ex0|ex_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[28] , openmips0|id_ex0|ex_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~1 , openmips0|ex0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~1 , openmips0|ex0|Add4|auto_generated|_~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~1 , openmips0|ex_mem0|mem_wdata~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[28] , openmips0|ex_mem0|mem_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~28 , openmips0|ex_mem0|mem_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[28] , openmips0|ex_mem0|mem_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~14 , openmips0|mem_wb0|wb_wdata~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[15] , openmips0|mem_wb0|wb_wdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[15] , openmips0|regfile1|wrdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~13 , openmips0|mem_wb0|wb_wdata~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[16] , openmips0|mem_wb0|wb_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[16]~feeder , openmips0|regfile1|wrdata[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[16] , openmips0|regfile1|wrdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~12 , openmips0|ex_mem0|mem_wdata~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[17] , openmips0|ex_mem0|mem_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~90 , openmips0|id0|reg2_o[17]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~30 , openmips0|id0|Add3~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~32 , openmips0|id0|Add3~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~23 , openmips0|id_ex0|ex_link_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~24 , openmips0|id_ex0|ex_link_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[18] , openmips0|id_ex0|ex_link_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~81 , openmips0|id0|reg2_o[14]~81, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~10 , openmips0|mem_wb0|wb_wdata~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[19] , openmips0|mem_wb0|wb_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[19] , openmips0|regfile1|wrdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~1 , openmips0|ex0|WideOr8~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~0 , openmips0|ex0|Mux32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr11~0 , openmips0|ex0|WideOr11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~1 , openmips0|ex0|Mux32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~2 , openmips0|ex0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~3 , openmips0|ex0|Mux32~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~4 , openmips0|ex0|Mux32~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~5 , openmips0|ex0|Mux32~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~6 , openmips0|ex0|Mux32~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7 , openmips0|ex0|Mux32~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7clkctrl , openmips0|ex0|Mux32~7clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~9 , openmips0|id0|reg2_o[20]~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~13 , openmips0|csr0|mtime~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[20]~feeder , openmips0|csr0|marchid[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[20] , openmips0|csr0|marchid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[20] , openmips0|csr0|mtime[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~0 , openmips0|csr0|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[20] , openmips0|csr0|mhartid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[20]~feeder , openmips0|csr0|minstret[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[20] , openmips0|csr0|minstret[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[20] , openmips0|csr0|minstreth[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~1 , openmips0|csr0|Selector113~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~2 , openmips0|csr0|Selector113~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[20] , openmips0|csr0|mtval[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~4 , openmips0|csr0|Selector113~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[20] , openmips0|csr0|mip[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[20] , openmips0|csr0|misa[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[20]~feeder , openmips0|csr0|mscratch[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[20] , openmips0|csr0|mscratch[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~5 , openmips0|csr0|Selector113~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector12~0 , openmips0|csr0|Selector12~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[20] , openmips0|csr0|mcause[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~23 , openmips0|id_ex0|ex_current_inst_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[20] , openmips0|id_ex0|ex_current_inst_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~22 , openmips0|ex_mem0|mem_current_inst_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[20] , openmips0|ex_mem0|mem_current_inst_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~19 , openmips0|id_ex0|ex_current_inst_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[18] , openmips0|id_ex0|ex_current_inst_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~18 , openmips0|ex_mem0|mem_current_inst_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[18] , openmips0|ex_mem0|mem_current_inst_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~60 , openmips0|csr0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~64 , openmips0|csr0|Add2~64, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~68 , openmips0|csr0|Add2~68, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~70 , openmips0|csr0|Add2~70, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~71 , openmips0|csr0|Add2~71, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[19] , openmips0|csr0|mepc[19], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19]~24 , openmips0|ctrl0|new_pc[19]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19] , openmips0|ctrl0|new_pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~12 , openmips0|id_ex0|ex_current_inst_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[11] , openmips0|id_ex0|ex_current_inst_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~11 , openmips0|ex_mem0|mem_current_inst_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[11] , openmips0|ex_mem0|mem_current_inst_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~73 , openmips0|id0|reg1_o[8]~73, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~39 , openmips0|regfile1|rdata1[10]~39, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~40 , openmips0|regfile1|rdata1[10]~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~24 , openmips0|csr0|mtime~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[8] , openmips0|csr0|marchid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[8] , openmips0|csr0|mtime[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~0 , openmips0|csr0|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[8] , openmips0|csr0|minstreth[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[8]~feeder , openmips0|csr0|minstret[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[8] , openmips0|csr0|minstret[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~2 , openmips0|csr0|Selector125~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector24~0 , openmips0|csr0|Selector24~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[8] , openmips0|csr0|mcause[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~9 , openmips0|id_ex0|ex_current_inst_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[8] , openmips0|id_ex0|ex_current_inst_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~8 , openmips0|ex_mem0|mem_current_inst_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[8] , openmips0|ex_mem0|mem_current_inst_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~12 , openmips0|csr0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~34 , openmips0|csr0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~35 , openmips0|csr0|Add2~35, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[8] , openmips0|csr0|mepc[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~7 , openmips0|csr0|Selector125~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[8] , openmips0|csr0|mstatus[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~5 , openmips0|csr0|Selector125~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[8] , openmips0|csr0|fcsr[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[8] , openmips0|csr0|mie[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~0 , openmips0|csr0|Selector92~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[8] , openmips0|csr0|mtvec[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~4 , openmips0|csr0|Selector125~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~6 , openmips0|csr0|Selector125~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[8]~feeder , openmips0|csr0|mip[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[8] , openmips0|csr0|mip[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[8] , openmips0|csr0|mtval[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~8 , openmips0|csr0|Selector125~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[8]~3 , openmips0|csr0|misa[8]~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[8] , openmips0|csr0|misa[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[8]~feeder , openmips0|csr0|mscratch[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[8] , openmips0|csr0|mscratch[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~9 , openmips0|csr0|Selector125~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[8] , openmips0|csr0|frm[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[8]~feeder , openmips0|csr0|fflags[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[8] , openmips0|csr0|fflags[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~10 , openmips0|csr0|Selector125~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~11 , openmips0|csr0|Selector125~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~12 , openmips0|csr0|Selector125~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[8] , openmips0|csr0|mvendorid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~3 , openmips0|csr0|Selector125~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[8] , openmips0|csr0|mimpid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~13 , openmips0|csr0|Selector125~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[8] , openmips0|csr0|mhartid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~1 , openmips0|csr0|Selector125~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~14 , openmips0|csr0|Selector125~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[8] , openmips0|csr0|data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~41 , openmips0|ex0|moveres~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector246~0 , openmips0|ex0|Selector246~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector246~1 , openmips0|ex0|Selector246~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[8] , openmips0|ex0|csr_reg_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~26 , openmips0|ex_mem0|mem_csr_reg_data~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[8] , openmips0|ex_mem0|mem_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~9 , openmips0|mem_wb0|wb_csr_reg_data~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[8] , openmips0|mem_wb0|wb_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8]~13 , openmips0|ctrl0|new_pc[8]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8] , openmips0|ctrl0|new_pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~0 , openmips0|pc_reg0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~2 , openmips0|pc_reg0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~4 , openmips0|pc_reg0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~6 , openmips0|pc_reg0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~8 , openmips0|pc_reg0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~10 , openmips0|pc_reg0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~12 , openmips0|pc_reg0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~29 , openmips0|pc_reg0|pc[2]~29, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~75 , openmips0|regfile1|rdata1[8]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~14 , openmips0|id0|Add5~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~0 , openmips0|id0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~2 , openmips0|id0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~4 , openmips0|id0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~6 , openmips0|id0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~8 , openmips0|id0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~10 , openmips0|id0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~12 , openmips0|id0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~14 , openmips0|id0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~14 , openmips0|id0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~61 , openmips0|pc_reg0|pc~61, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~62 , openmips0|pc_reg0|pc~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~63 , openmips0|pc_reg0|pc~63, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~138 , openmips0|pc_reg0|pc[2]~138, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[8] , openmips0|pc_reg0|pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~8 , openmips0|if_id0|id_pc~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[8] , openmips0|if_id0|id_pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~43 , openmips0|regfile1|rdata1[8]~43, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~44 , openmips0|regfile1|rdata1[8]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~81 , openmips0|id0|reg1_o[8]~81, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~82 , openmips0|id0|reg1_o[8]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~83 , openmips0|id0|reg1_o[8]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8] , openmips0|id0|reg1_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~21 , openmips0|id_ex0|ex_reg1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[8] , openmips0|id_ex0|ex_reg1[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~13 , openmips0|ex0|Add3~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~15 , openmips0|ex0|Add3~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~17 , openmips0|ex0|Add3~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[9] , openmips0|csr0|mimpid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~12 , openmips0|csr0|Selector124~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[9] , openmips0|csr0|mvendorid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~13 , openmips0|csr0|Selector124~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~23 , openmips0|csr0|mtime~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[9] , openmips0|csr0|mtval[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~3 , openmips0|csr0|Selector124~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[9] , openmips0|csr0|mip[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~11 , openmips0|csr0|Selector124~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector23~0 , openmips0|csr0|Selector23~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[9] , openmips0|csr0|mcause[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[9] , openmips0|csr0|mstatus[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~6 , openmips0|csr0|Selector124~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[9] , openmips0|csr0|fcsr[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[9] , openmips0|csr0|mie[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~0 , openmips0|csr0|Selector91~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[9] , openmips0|csr0|mtvec[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~5 , openmips0|csr0|Selector124~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~7 , openmips0|csr0|Selector124~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[9]~feeder , openmips0|csr0|fflags[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[9] , openmips0|csr0|fflags[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[9] , openmips0|csr0|frm[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~8 , openmips0|csr0|Selector124~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~10 , openmips0|id_ex0|ex_current_inst_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[9] , openmips0|id_ex0|ex_current_inst_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~9 , openmips0|ex_mem0|mem_current_inst_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[9] , openmips0|ex_mem0|mem_current_inst_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~14 , openmips0|csr0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~36 , openmips0|csr0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~37 , openmips0|csr0|Add2~37, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[9] , openmips0|csr0|mepc[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~9 , openmips0|csr0|Selector124~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[9] , openmips0|csr0|misa[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[9]~feeder , openmips0|csr0|mscratch[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[9] , openmips0|csr0|mscratch[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~4 , openmips0|csr0|Selector124~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~10 , openmips0|csr0|Selector124~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~14 , openmips0|csr0|Selector124~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[9] , openmips0|csr0|mhartid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[9]~feeder , openmips0|csr0|minstret[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[9] , openmips0|csr0|minstret[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[9] , openmips0|csr0|minstreth[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~1 , openmips0|csr0|Selector124~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~2 , openmips0|csr0|Selector124~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[9]~feeder , openmips0|csr0|marchid[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[9] , openmips0|csr0|marchid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[9] , openmips0|csr0|mtime[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~0 , openmips0|csr0|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~15 , openmips0|csr0|Selector124~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[9] , openmips0|csr0|data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~39 , openmips0|ex0|moveres~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector245~0 , openmips0|ex0|Selector245~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector245~1 , openmips0|ex0|Selector245~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[9] , openmips0|ex0|csr_reg_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~25 , openmips0|ex_mem0|mem_csr_reg_data~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[9] , openmips0|ex_mem0|mem_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~10 , openmips0|mem_wb0|wb_csr_reg_data~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[9] , openmips0|mem_wb0|wb_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9]~14 , openmips0|ctrl0|new_pc[9]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9] , openmips0|ctrl0|new_pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~16 , openmips0|id0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~76 , openmips0|regfile1|rdata1[9]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~16 , openmips0|id0|Add5~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~14 , openmips0|pc_reg0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~16 , openmips0|id0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~64 , openmips0|pc_reg0|pc~64, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~65 , openmips0|pc_reg0|pc~65, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~66 , openmips0|pc_reg0|pc~66, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[9] , openmips0|pc_reg0|pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~9 , openmips0|if_id0|id_pc~9, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[9] , openmips0|if_id0|id_pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~65 , openmips0|id0|reg2_o[9]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~66 , openmips0|id0|reg2_o[9]~66, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~53 , openmips0|id0|reg2_o[6]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~55 , openmips0|id0|reg2_o[6]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~67 , openmips0|id0|reg2_o[9]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9] , openmips0|id0|reg2_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~9 , openmips0|id_ex0|ex_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[9] , openmips0|id_ex0|ex_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~20 , openmips0|ex0|Add4|auto_generated|_~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~21 , openmips0|ex0|Add4|auto_generated|_~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~59 , openmips0|id0|reg2_o[7]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~60 , openmips0|id0|reg2_o[7]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~61 , openmips0|id0|reg2_o[7]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7] , openmips0|id0|reg2_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~7 , openmips0|id_ex0|ex_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[7] , openmips0|id_ex0|ex_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~22 , openmips0|ex0|Add4|auto_generated|_~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~23 , openmips0|ex0|Add4|auto_generated|_~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~6 , openmips0|id0|Add3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~49 , openmips0|id_ex0|ex_link_address~49, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~50 , openmips0|id_ex0|ex_link_address~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[5] , openmips0|id_ex0|ex_link_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~9 , openmips0|ex0|Mux9~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt~9 , openmips0|div0|cnt~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~1 , openmips0|div0|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~4 , openmips0|ex0|div_opdata2_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~5 , openmips0|ex0|div_opdata2_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector110~0 , openmips0|ex0|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~1 , openmips0|div0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector111~0 , openmips0|ex0|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector112~0 , openmips0|ex0|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector113~0 , openmips0|ex0|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~2 , openmips0|ex0|Add4|auto_generated|_~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~3 , openmips0|id0|reg2_o[26]~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~3 , openmips0|ex_mem0|mem_wdata~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[26] , openmips0|ex_mem0|mem_wdata[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~5 , gpio_top0|wb_dat_o[17]~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~26 , openmips0|ex_mem0|mem_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[26] , openmips0|ex_mem0|mem_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~0 , openmips0|mem0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~1 , openmips0|mem0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~0 , openmips0|mem0|WideOr2~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1 , openmips0|mem0|WideOr2~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1clkctrl , openmips0|mem0|WideOr2~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[26] , openmips0|mem0|mem_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~26 , openmips0|dwishbone_bus_if|wishbone_data_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[26] , openmips0|dwishbone_bus_if|wishbone_data_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux41~0 , wb_conmax_top0|s2|Mux41~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26]~feeder , gpio_top0|rgpio_ints[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o~2 , openmips0|dwishbone_bus_if|wishbone_we_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o , openmips0|dwishbone_bus_if|wishbone_we_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~8 , gpio_top0|always2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~7 , openmips0|id_ex0|ex_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[11] , openmips0|id_ex0|ex_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~6 , openmips0|ex0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~8 , openmips0|ex0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~10 , openmips0|ex0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~12 , openmips0|ex0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~6 , openmips0|ex0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~8 , openmips0|ex0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~10 , openmips0|ex0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~12 , openmips0|ex0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~71 , openmips0|ex0|Add1~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[6] , openmips0|ex_mem0|mem_mem_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~12 , openmips0|dwishbone_bus_if|wishbone_addr_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[6] , openmips0|dwishbone_bus_if|wishbone_addr_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~14 , openmips0|ex0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~14 , openmips0|ex0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~72 , openmips0|ex0|Add1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[7] , openmips0|ex_mem0|mem_mem_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~13 , openmips0|dwishbone_bus_if|wishbone_addr_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[7] , openmips0|dwishbone_bus_if|wishbone_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~10 , openmips0|dwishbone_bus_if|wishbone_addr_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[0] , openmips0|dwishbone_bus_if|wishbone_addr_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~11 , openmips0|dwishbone_bus_if|wishbone_addr_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1] , openmips0|dwishbone_bus_if|wishbone_addr_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~0 , gpio_top0|full_decoding~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector2~0 , openmips0|dwishbone_bus_if|Selector2~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector2~1 , openmips0|dwishbone_bus_if|Selector2~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_cyc_o , openmips0|dwishbone_bus_if|wishbone_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~0 , wb_conmax_top0|m0|s2_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o~feeder , wb_conmax_top0|m0|s2_cyc_o~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o , wb_conmax_top0|m0|s2_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_cyc_r , wb_conmax_top0|s2|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err~0 , gpio_top0|wb_err~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~9 , gpio_top0|always2~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~10 , gpio_top0|always2~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|always11~8 , gpio_top0|always11~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26] , gpio_top0|rgpio_ints[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26]~feeder , gpio_top0|rgpio_inte[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[2]~0 , openmips0|dwishbone_bus_if|wishbone_sel_o[2]~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~1 , openmips0|dwishbone_bus_if|wishbone_sel_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~8 , openmips0|dwishbone_bus_if|wishbone_sel_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~9 , openmips0|dwishbone_bus_if|wishbone_sel_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3] , openmips0|dwishbone_bus_if|wishbone_sel_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15]~12 , gpio_top0|rgpio_inte[15]~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31]~9 , gpio_top0|rgpio_inte[31]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26] , gpio_top0|rgpio_inte[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~4 , gpio_top0|wb_dat_o[17]~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|always3~0 , gpio_top0|always3~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15]~12 , gpio_top0|rgpio_ptrig[15]~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31]~9 , gpio_top0|rgpio_ptrig[31]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26] , gpio_top0|rgpio_ptrig[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26]~feeder , gpio_top0|rgpio_out[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~13 , gpio_top0|rgpio_out[8]~13, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~12 , gpio_top0|rgpio_out[24]~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26] , gpio_top0|rgpio_out[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15]~12 , gpio_top0|rgpio_oe[15]~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31]~9 , gpio_top0|rgpio_oe[31]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[26] , gpio_top0|rgpio_oe[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~0 , gpio_top0|Mux5~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~1 , gpio_top0|Mux5~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~2 , gpio_top0|Mux5~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26] , gpio_top0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~27 , openmips0|dwishbone_bus_if|rd_buf~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[10]~18 , openmips0|dwishbone_bus_if|rd_buf[10]~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[10]~19 , openmips0|dwishbone_bus_if|rd_buf[10]~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[26] , openmips0|dwishbone_bus_if|rd_buf[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector118~0 , openmips0|dwishbone_bus_if|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector113~0 , openmips0|dwishbone_bus_if|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[26] , openmips0|dwishbone_bus_if|cpu_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~12 , openmips0|mem0|wdata_o[26]~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~13 , openmips0|mem0|wdata_o[26]~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~7 , openmips0|csr0|mtime~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[26]~feeder , openmips0|csr0|marchid[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[26] , openmips0|csr0|marchid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[26]~feeder , openmips0|csr0|mtime[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[26] , openmips0|csr0|mtime[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~0 , openmips0|csr0|Selector107~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[26] , openmips0|csr0|mhartid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[26] , openmips0|csr0|minstreth[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[26]~feeder , openmips0|csr0|minstret[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[26] , openmips0|csr0|minstret[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~1 , openmips0|csr0|Selector107~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~2 , openmips0|csr0|Selector107~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[26]~feeder , openmips0|csr0|mip[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[26] , openmips0|csr0|mip[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[26] , openmips0|csr0|misa[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[26]~feeder , openmips0|csr0|mscratch[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[26] , openmips0|csr0|mscratch[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~5 , openmips0|csr0|Selector107~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector6~0 , openmips0|csr0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[26] , openmips0|csr0|mcause[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~0 , openmips0|csr0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[26] , openmips0|csr0|mtvec[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[26] , openmips0|csr0|mie[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[26] , openmips0|csr0|fcsr[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~7 , openmips0|csr0|Selector107~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[26] , openmips0|csr0|mstatus[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~6 , openmips0|csr0|Selector107~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~8 , openmips0|csr0|Selector107~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~27 , openmips0|id_ex0|ex_current_inst_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[26] , openmips0|id_ex0|ex_current_inst_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~26 , openmips0|ex_mem0|mem_current_inst_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[26] , openmips0|ex_mem0|mem_current_inst_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~6 , openmips0|id0|reg2_o[23]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~6 , openmips0|ex0|Add4|auto_generated|_~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~7 , openmips0|id0|reg2_o[22]~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~7 , openmips0|mem_wb0|wb_wdata~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[22] , openmips0|mem_wb0|wb_wdata[22], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[22] , openmips0|regfile1|wrdata[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~6 , openmips0|mem_wb0|wb_wdata~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[23] , openmips0|mem_wb0|wb_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[23] , openmips0|regfile1|wrdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~21 , openmips0|if_id0|id_pc~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[23] , openmips0|if_id0|id_pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~21 , openmips0|id_ex0|ex_current_inst_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[22] , openmips0|id_ex0|ex_current_inst_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~20 , openmips0|ex_mem0|mem_current_inst_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[22] , openmips0|ex_mem0|mem_current_inst_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~24 , openmips0|id_ex0|ex_current_inst_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[21] , openmips0|id_ex0|ex_current_inst_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~23 , openmips0|ex_mem0|mem_current_inst_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[21] , openmips0|ex_mem0|mem_current_inst_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~72 , openmips0|csr0|Add2~72, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~74 , openmips0|csr0|Add2~74, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~76 , openmips0|csr0|Add2~76, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~11 , openmips0|csr0|mtime~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[22] , openmips0|csr0|mtime[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[22]~feeder , openmips0|csr0|marchid[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[22] , openmips0|csr0|marchid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~0 , openmips0|csr0|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[22] , openmips0|csr0|mhartid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[22]~feeder , openmips0|csr0|minstret[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[22] , openmips0|csr0|minstret[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[22]~feeder , openmips0|csr0|minstreth[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[22] , openmips0|csr0|minstreth[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~1 , openmips0|csr0|Selector111~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~2 , openmips0|csr0|Selector111~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[22] , openmips0|csr0|mvendorid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~3 , openmips0|csr0|Selector111~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[22]~feeder , openmips0|csr0|mip[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[22] , openmips0|csr0|mip[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[22] , openmips0|csr0|mtval[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~4 , openmips0|csr0|Selector111~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector10~0 , openmips0|csr0|Selector10~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[22] , openmips0|csr0|mcause[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[22]~feeder , openmips0|csr0|mscratch[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[22] , openmips0|csr0|mscratch[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[22] , openmips0|csr0|misa[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~5 , openmips0|csr0|Selector111~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[22]~feeder , openmips0|csr0|fflags[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[22] , openmips0|csr0|fflags[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[22] , openmips0|csr0|frm[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~9 , openmips0|csr0|Selector111~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[22] , openmips0|csr0|mstatus[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~6 , openmips0|csr0|Selector111~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[22] , openmips0|csr0|fcsr[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[22] , openmips0|csr0|mie[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~0 , openmips0|csr0|Selector78~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[22] , openmips0|csr0|mtvec[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~7 , openmips0|csr0|Selector111~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~8 , openmips0|csr0|Selector111~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~10 , openmips0|csr0|Selector111~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~11 , openmips0|csr0|Selector111~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~12 , openmips0|csr0|Selector111~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[22] , openmips0|csr0|mimpid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~13 , openmips0|csr0|Selector111~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~14 , openmips0|csr0|Selector111~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[22] , openmips0|csr0|data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~15 , openmips0|ex0|moveres~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector232~0 , openmips0|ex0|Selector232~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector232~1 , openmips0|ex0|Selector232~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[22] , openmips0|ex0|csr_reg_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~13 , openmips0|ex_mem0|mem_csr_reg_data~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[22] , openmips0|ex_mem0|mem_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~20 , openmips0|mem_wb0|wb_csr_reg_data~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[22] , openmips0|mem_wb0|wb_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~78 , openmips0|csr0|Add2~78, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~79 , openmips0|csr0|Add2~79, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[22] , openmips0|csr0|mepc[22], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22]~25 , openmips0|ctrl0|new_pc[22]~25, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22] , openmips0|ctrl0|new_pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~32 , openmips0|pc_reg0|Add0~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~34 , openmips0|pc_reg0|Add0~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~36 , openmips0|pc_reg0|Add0~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~38 , openmips0|pc_reg0|Add0~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~40 , openmips0|pc_reg0|Add0~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[25] , openmips0|regfile1|wrdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~3 , openmips0|mem_wb0|wb_wdata~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[26] , openmips0|mem_wb0|wb_wdata[26], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[26] , openmips0|regfile1|wrdata[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~2 , openmips0|mem_wb0|wb_wdata~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[27] , openmips0|mem_wb0|wb_wdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[27] , openmips0|regfile1|wrdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~1 , openmips0|mem_wb0|wb_wdata~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[28] , openmips0|mem_wb0|wb_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[28] , openmips0|regfile1|wrdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[29] , openmips0|regfile1|wrdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|reg_ram0|altsyncram_component|auto_generated|ram_block1a12 , openmips0|regfile1|reg_ram0|altsyncram_component|auto_generated|ram_block1a12, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|addr_a[0]~0 , openmips0|regfile1|addr_a[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~87 , openmips0|regfile1|rdata1[22]~87, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~88 , openmips0|regfile1|rdata1[22]~88, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~7 , openmips0|regfile1|always1~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~89 , openmips0|regfile1|rdata1[21]~89, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~90 , openmips0|regfile1|rdata1[21]~90, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~91 , openmips0|regfile1|rdata1[20]~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~92 , openmips0|regfile1|rdata1[20]~92, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~86 , openmips0|regfile1|rdata1[19]~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~85 , openmips0|regfile1|rdata1[18]~85, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~84 , openmips0|regfile1|rdata1[17]~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~83 , openmips0|regfile1|rdata1[16]~83, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~82 , openmips0|regfile1|rdata1[15]~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~81 , openmips0|regfile1|rdata1[14]~81, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~80 , openmips0|regfile1|rdata1[13]~80, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~79 , openmips0|regfile1|rdata1[12]~79, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~78 , openmips0|regfile1|rdata1[11]~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~77 , openmips0|regfile1|rdata1[10]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~18 , openmips0|id0|Add5~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~20 , openmips0|id0|Add5~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~22 , openmips0|id0|Add5~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~24 , openmips0|id0|Add5~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~26 , openmips0|id0|Add5~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~28 , openmips0|id0|Add5~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~30 , openmips0|id0|Add5~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~32 , openmips0|id0|Add5~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~34 , openmips0|id0|Add5~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~36 , openmips0|id0|Add5~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~38 , openmips0|id0|Add5~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~40 , openmips0|id0|Add5~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~42 , openmips0|id0|Add5~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~36 , openmips0|id0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~38 , openmips0|id0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~40 , openmips0|id0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~42 , openmips0|id0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~18 , openmips0|id0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~20 , openmips0|id0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~22 , openmips0|id0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~24 , openmips0|id0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~26 , openmips0|id0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~28 , openmips0|id0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~30 , openmips0|id0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~32 , openmips0|id0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~34 , openmips0|id0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~36 , openmips0|id0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~38 , openmips0|id0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~40 , openmips0|id0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~42 , openmips0|id0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~97 , openmips0|pc_reg0|pc~97, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~98 , openmips0|pc_reg0|pc~98, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~99 , openmips0|pc_reg0|pc~99, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[22] , openmips0|pc_reg0|pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~20 , openmips0|if_id0|id_pc~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[22] , openmips0|if_id0|id_pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~34 , openmips0|id0|Add3~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~36 , openmips0|id0|Add3~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~38 , openmips0|id0|Add3~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~40 , openmips0|id0|Add3~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~42 , openmips0|id0|Add3~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~44 , openmips0|id0|Add3~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~11 , openmips0|id_ex0|ex_link_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~12 , openmips0|id_ex0|ex_link_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[24] , openmips0|id_ex0|ex_link_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~2 , openmips0|ex0|Mux24~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~37 , openmips0|div0|Add5~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~39 , openmips0|div0|Add5~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector154~0 , openmips0|ex0|Selector154~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~93 , openmips0|id0|reg2_o[18]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~94 , openmips0|id0|reg2_o[18]~94, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~95 , openmips0|id0|reg2_o[18]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18] , openmips0|id0|reg2_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~18 , openmips0|id_ex0|ex_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[18] , openmips0|id_ex0|ex_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector155~0 , openmips0|ex0|Selector155~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector156~0 , openmips0|ex0|Selector156~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~19 , openmips0|ex0|Add3~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~21 , openmips0|ex0|Add3~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~23 , openmips0|ex0|Add3~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~25 , openmips0|ex0|Add3~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~27 , openmips0|ex0|Add3~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~29 , openmips0|ex0|Add3~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~31 , openmips0|ex0|Add3~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~33 , openmips0|ex0|Add3~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~35 , openmips0|ex0|Add3~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata2_mult~0 , openmips0|ex0|opdata2_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~0 , openmips0|ex0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~1 , openmips0|ex0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~3 , openmips0|ex0|Add4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~5 , openmips0|ex0|Add4~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~7 , openmips0|ex0|Add4~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~9 , openmips0|ex0|Add4~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~11 , openmips0|ex0|Add4~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~13 , openmips0|ex0|Add4~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~15 , openmips0|ex0|Add4~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~17 , openmips0|ex0|Add4~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~19 , openmips0|ex0|Add4~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~21 , openmips0|ex0|Add4~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8]~3 , openmips0|div0|dividend[8]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8]~4 , openmips0|div0|dividend[8]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector131~0 , openmips0|ex0|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector132~0 , openmips0|ex0|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector133~0 , openmips0|ex0|Selector133~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector134~0 , openmips0|ex0|Selector134~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector135~0 , openmips0|ex0|Selector135~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector136~0 , openmips0|ex0|Selector136~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector137~0 , openmips0|ex0|Selector137~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector138~0 , openmips0|ex0|Selector138~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector139~0 , openmips0|ex0|Selector139~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector140~0 , openmips0|ex0|Selector140~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector141~0 , openmips0|ex0|Selector141~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~0 , openmips0|div0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~2 , openmips0|div0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~4 , openmips0|div0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~6 , openmips0|div0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~8 , openmips0|div0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~10 , openmips0|div0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~12 , openmips0|div0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~14 , openmips0|div0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~16 , openmips0|div0|Add1~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~18 , openmips0|div0|Add1~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~20 , openmips0|div0|Add1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[6]~22 , openmips0|ex0|div_opdata1_o[6]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[5]~23 , openmips0|ex0|div_opdata1_o[5]~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[3]~25 , openmips0|ex0|div_opdata1_o[3]~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[2]~26 , openmips0|ex0|div_opdata1_o[2]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector142~0 , openmips0|ex0|Selector142~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~30 , openmips0|id_ex0|ex_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[30] , openmips0|id_ex0|ex_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector143~0 , openmips0|ex0|Selector143~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector144~0 , openmips0|ex0|Selector144~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector145~0 , openmips0|ex0|Selector145~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector146~0 , openmips0|ex0|Selector146~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector147~0 , openmips0|ex0|Selector147~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~114 , openmips0|id0|reg2_o[25]~114, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~115 , openmips0|id0|reg2_o[25]~115, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~116 , openmips0|id0|reg2_o[25]~116, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25] , openmips0|id0|reg2_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~25 , openmips0|id_ex0|ex_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[25] , openmips0|id_ex0|ex_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector148~0 , openmips0|ex0|Selector148~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~5 , openmips0|id0|reg2_o[24]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~111 , openmips0|id0|reg2_o[24]~111, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~112 , openmips0|id0|reg2_o[24]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~113 , openmips0|id0|reg2_o[24]~113, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24] , openmips0|id0|reg2_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~24 , openmips0|id_ex0|ex_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[24] , openmips0|id_ex0|ex_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector149~0 , openmips0|ex0|Selector149~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector150~0 , openmips0|ex0|Selector150~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector151~0 , openmips0|ex0|Selector151~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~8 , openmips0|id0|reg2_o[21]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~102 , openmips0|id0|reg2_o[21]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~103 , openmips0|id0|reg2_o[21]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~104 , openmips0|id0|reg2_o[21]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21] , openmips0|id0|reg2_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~21 , openmips0|id_ex0|ex_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[21] , openmips0|id_ex0|ex_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector152~0 , openmips0|ex0|Selector152~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~99 , openmips0|id0|reg2_o[20]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~100 , openmips0|id0|reg2_o[20]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~101 , openmips0|id0|reg2_o[20]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20] , openmips0|id0|reg2_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~20 , openmips0|id_ex0|ex_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[20] , openmips0|id_ex0|ex_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector153~0 , openmips0|ex0|Selector153~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~38 , openmips0|div0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~40 , openmips0|div0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~42 , openmips0|div0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~44 , openmips0|div0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~46 , openmips0|div0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~48 , openmips0|div0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~50 , openmips0|div0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~52 , openmips0|div0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~54 , openmips0|div0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~56 , openmips0|div0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~58 , openmips0|div0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~60 , openmips0|div0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~62 , openmips0|div0|Add2~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~31 , openmips0|div0|temp_op2~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~0 , openmips0|div0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~3 , openmips0|div0|Equal0~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~1 , openmips0|div0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~2 , openmips0|div0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~4 , openmips0|div0|Equal0~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31]~3 , openmips0|div0|divisor[31]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31] , openmips0|div0|divisor[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~0 , openmips0|div0|temp_op2~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~5 , openmips0|div0|temp_op2~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[25] , openmips0|div0|divisor[25], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~6 , openmips0|div0|temp_op2~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[24] , openmips0|div0|divisor[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~7 , openmips0|div0|temp_op2~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[23] , openmips0|div0|divisor[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~8 , openmips0|div0|temp_op2~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[22] , openmips0|div0|divisor[22], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~9 , openmips0|div0|temp_op2~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[21] , openmips0|div0|divisor[21], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~10 , openmips0|div0|temp_op2~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[20] , openmips0|div0|divisor[20], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~36 , openmips0|div0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~12 , openmips0|div0|temp_op2~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[18] , openmips0|div0|divisor[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~34 , openmips0|div0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~13 , openmips0|div0|temp_op2~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[17] , openmips0|div0|divisor[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~14 , openmips0|id0|reg2_o[15]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~84 , openmips0|id0|reg2_o[15]~84, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~85 , openmips0|id0|reg2_o[15]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~86 , openmips0|id0|reg2_o[15]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15] , openmips0|id0|reg2_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~15 , openmips0|id_ex0|ex_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[15] , openmips0|id_ex0|ex_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector158~0 , openmips0|ex0|Selector158~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~78 , openmips0|id0|reg2_o[13]~78, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~79 , openmips0|id0|reg2_o[13]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~80 , openmips0|id0|reg2_o[13]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13] , openmips0|id0|reg2_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~13 , openmips0|id_ex0|ex_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[13] , openmips0|id_ex0|ex_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector160~0 , openmips0|ex0|Selector160~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector161~0 , openmips0|ex0|Selector161~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector162~0 , openmips0|ex0|Selector162~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector164~0 , openmips0|ex0|Selector164~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector165~0 , openmips0|ex0|Selector165~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector166~0 , openmips0|ex0|Selector166~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector167~0 , openmips0|ex0|Selector167~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector168~0 , openmips0|ex0|Selector168~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector169~0 , openmips0|ex0|Selector169~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector170~0 , openmips0|ex0|Selector170~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector171~0 , openmips0|ex0|Selector171~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector172~0 , openmips0|ex0|Selector172~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector173~0 , openmips0|ex0|Selector173~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~0 , openmips0|div0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~2 , openmips0|div0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~4 , openmips0|div0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~6 , openmips0|div0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~8 , openmips0|div0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~10 , openmips0|div0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~12 , openmips0|div0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~14 , openmips0|div0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~16 , openmips0|div0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~18 , openmips0|div0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~20 , openmips0|div0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~22 , openmips0|div0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~24 , openmips0|div0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~26 , openmips0|div0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~28 , openmips0|div0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~30 , openmips0|div0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~32 , openmips0|div0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~14 , openmips0|div0|temp_op2~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[16] , openmips0|div0|divisor[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~15 , openmips0|div0|temp_op2~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[15] , openmips0|div0|divisor[15], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~11 , openmips0|div0|Add5~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~13 , openmips0|div0|Add5~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~24 , openmips0|div0|temp_op2~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[6] , openmips0|div0|divisor[6], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~25 , openmips0|div0|temp_op2~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[5] , openmips0|div0|divisor[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~26 , openmips0|div0|temp_op2~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[4] , openmips0|div0|divisor[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~27 , openmips0|div0|temp_op2~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[3] , openmips0|div0|divisor[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~28 , openmips0|div0|temp_op2~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[2] , openmips0|div0|divisor[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~29 , openmips0|div0|temp_op2~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[1] , openmips0|div0|divisor[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~30 , openmips0|div0|temp_op2~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[0] , openmips0|div0|divisor[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[0]~0 , openmips0|div0|div_temp[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[1]~2 , openmips0|div0|div_temp[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[2]~4 , openmips0|div0|div_temp[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[3]~6 , openmips0|div0|div_temp[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[4]~8 , openmips0|div0|div_temp[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[5]~10 , openmips0|div0|div_temp[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[6]~12 , openmips0|div0|div_temp[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~106 , openmips0|div0|Add5~106, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~107 , openmips0|div0|Add5~107, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~32 , openmips0|div0|temp_op2~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[30] , openmips0|div0|divisor[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~1 , openmips0|div0|temp_op2~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[29] , openmips0|div0|divisor[29], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~2 , openmips0|div0|temp_op2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[28] , openmips0|div0|divisor[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~3 , openmips0|div0|temp_op2~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[27] , openmips0|div0|divisor[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~4 , openmips0|div0|temp_op2~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[26] , openmips0|div0|divisor[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[25]~50 , openmips0|div0|div_temp[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[26]~52 , openmips0|div0|div_temp[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[27]~54 , openmips0|div0|div_temp[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[28]~56 , openmips0|div0|div_temp[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[29]~58 , openmips0|div0|div_temp[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[30]~60 , openmips0|div0|div_temp[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[31]~62 , openmips0|div0|div_temp[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~124 , openmips0|div0|Add5~124, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~121 , openmips0|div0|Add5~121, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~125 , openmips0|div0|Add5~125, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~127 , openmips0|div0|Add5~127, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[64] , openmips0|div0|dividend[64], openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37]~0 , openmips0|div0|dividend[37]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37]~1 , openmips0|div0|dividend[37]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37]~2 , openmips0|div0|dividend[37]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[39] , openmips0|div0|dividend[39], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~15 , openmips0|div0|Add5~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~23 , openmips0|div0|temp_op2~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[7] , openmips0|div0|divisor[7], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[7]~14 , openmips0|div0|div_temp[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~104 , openmips0|div0|Add5~104, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~105 , openmips0|div0|Add5~105, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[40] , openmips0|div0|dividend[40], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~17 , openmips0|div0|Add5~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~22 , openmips0|div0|temp_op2~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[8] , openmips0|div0|divisor[8], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[8]~16 , openmips0|div0|div_temp[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~102 , openmips0|div0|Add5~102, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~103 , openmips0|div0|Add5~103, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[41] , openmips0|div0|dividend[41], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~19 , openmips0|div0|Add5~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~21 , openmips0|div0|temp_op2~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[9] , openmips0|div0|divisor[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[9]~18 , openmips0|div0|div_temp[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~100 , openmips0|div0|Add5~100, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~101 , openmips0|div0|Add5~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[42] , openmips0|div0|dividend[42], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~20 , openmips0|div0|temp_op2~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[10] , openmips0|div0|divisor[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[10]~20 , openmips0|div0|div_temp[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~98 , openmips0|div0|Add5~98, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~21 , openmips0|div0|Add5~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~99 , openmips0|div0|Add5~99, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[43] , openmips0|div0|dividend[43], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~23 , openmips0|div0|Add5~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~19 , openmips0|div0|temp_op2~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[11] , openmips0|div0|divisor[11], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[11]~22 , openmips0|div0|div_temp[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~96 , openmips0|div0|Add5~96, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~97 , openmips0|div0|Add5~97, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[44] , openmips0|div0|dividend[44], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~25 , openmips0|div0|Add5~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~18 , openmips0|div0|temp_op2~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[12] , openmips0|div0|divisor[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[12]~24 , openmips0|div0|div_temp[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~94 , openmips0|div0|Add5~94, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~95 , openmips0|div0|Add5~95, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[45] , openmips0|div0|dividend[45], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~27 , openmips0|div0|Add5~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~17 , openmips0|div0|temp_op2~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[13] , openmips0|div0|divisor[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[13]~26 , openmips0|div0|div_temp[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~92 , openmips0|div0|Add5~92, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~93 , openmips0|div0|Add5~93, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[46] , openmips0|div0|dividend[46], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[14]~28 , openmips0|div0|div_temp[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[15]~30 , openmips0|div0|div_temp[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[16]~32 , openmips0|div0|div_temp[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[17]~34 , openmips0|div0|div_temp[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[18]~36 , openmips0|div0|div_temp[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[19]~38 , openmips0|div0|div_temp[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[20]~40 , openmips0|div0|div_temp[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[21]~42 , openmips0|div0|div_temp[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[22]~44 , openmips0|div0|div_temp[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[23]~46 , openmips0|div0|div_temp[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[24]~48 , openmips0|div0|div_temp[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~68 , openmips0|div0|Add5~68, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~47 , openmips0|div0|Add5~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~49 , openmips0|div0|Add5~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~51 , openmips0|div0|Add5~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~69 , openmips0|div0|Add5~69, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[58] , openmips0|div0|dividend[58], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~53 , openmips0|div0|Add5~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~66 , openmips0|div0|Add5~66, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~67 , openmips0|div0|Add5~67, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[59] , openmips0|div0|dividend[59], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~55 , openmips0|div0|Add5~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~64 , openmips0|div0|Add5~64, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~65 , openmips0|div0|Add5~65, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[60] , openmips0|div0|dividend[60], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~62 , openmips0|div0|Add5~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~57 , openmips0|div0|Add5~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~63 , openmips0|div0|Add5~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[61] , openmips0|div0|dividend[61], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~59 , openmips0|div0|Add5~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~0 , openmips0|div0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~61 , openmips0|div0|Add5~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[62] , openmips0|div0|dividend[62], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~120 , openmips0|div0|Add5~120, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~123 , openmips0|div0|Add5~123, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[63] , openmips0|div0|dividend[63], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add0~0 , openmips0|div0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~0 , openmips0|div0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~2 , openmips0|div0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[0] , openmips0|div0|dividend[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~1 , openmips0|div0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~2 , openmips0|div0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[0]~28 , openmips0|ex0|div_opdata1_o[0]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~0 , openmips0|div0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~1 , openmips0|div0|Selector73~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[4]~5 , openmips0|div0|dividend[4]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[4]~6 , openmips0|div0|dividend[4]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[1] , openmips0|div0|dividend[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~4 , openmips0|div0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[1]~27 , openmips0|ex0|div_opdata1_o[1]~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~0 , openmips0|div0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~1 , openmips0|div0|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[2] , openmips0|div0|dividend[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~6 , openmips0|div0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~0 , openmips0|div0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~1 , openmips0|div0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[3] , openmips0|div0|dividend[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~8 , openmips0|div0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~0 , openmips0|div0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~1 , openmips0|div0|Selector70~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[4] , openmips0|div0|dividend[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~10 , openmips0|div0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[4]~24 , openmips0|ex0|div_opdata1_o[4]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~0 , openmips0|div0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~1 , openmips0|div0|Selector69~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[5] , openmips0|div0|dividend[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~12 , openmips0|div0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~0 , openmips0|div0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~1 , openmips0|div0|Selector68~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[6] , openmips0|div0|dividend[6], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~14 , openmips0|div0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~0 , openmips0|div0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~1 , openmips0|div0|Selector67~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[7] , openmips0|div0|dividend[7], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~16 , openmips0|div0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[7]~21 , openmips0|ex0|div_opdata1_o[7]~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~0 , openmips0|div0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~1 , openmips0|div0|Selector66~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8] , openmips0|div0|dividend[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[8]~20 , openmips0|ex0|div_opdata1_o[8]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~18 , openmips0|div0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~0 , openmips0|div0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~1 , openmips0|div0|Selector65~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[9] , openmips0|div0|dividend[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[9]~19 , openmips0|ex0|div_opdata1_o[9]~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~20 , openmips0|div0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~0 , openmips0|div0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~1 , openmips0|div0|Selector64~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[10] , openmips0|div0|dividend[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[10]~18 , openmips0|ex0|div_opdata1_o[10]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~22 , openmips0|div0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~0 , openmips0|div0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~1 , openmips0|div0|Selector63~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[11] , openmips0|div0|dividend[11], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~37 , openmips0|div0|result_o~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[4]~1 , openmips0|div0|result_o[4]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[11] , openmips0|div0|result_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~60 , openmips0|ex0|ShiftLeft0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~45 , openmips0|ex0|ShiftLeft0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~61 , openmips0|ex0|ShiftLeft0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~43 , openmips0|ex0|ShiftLeft0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~58 , openmips0|ex0|ShiftLeft0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~59 , openmips0|ex0|ShiftLeft0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~62 , openmips0|ex0|ShiftLeft0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~63 , openmips0|ex0|ShiftLeft0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~20 , openmips0|ex0|ShiftLeft0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~64 , openmips0|ex0|ShiftLeft0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~65 , openmips0|ex0|ShiftLeft0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~3 , openmips0|ex0|Mux3~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~11 , openmips0|regfile1|rdata1[24]~11, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~12 , openmips0|regfile1|rdata1[24]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~32 , openmips0|id0|reg1_o[24]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~33 , openmips0|id0|reg1_o[24]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~34 , openmips0|id0|reg1_o[24]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24] , openmips0|id0|reg1_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~5 , openmips0|id_ex0|ex_reg1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[24] , openmips0|id_ex0|ex_reg1[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~27 , openmips0|ex0|ShiftRight0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~31 , openmips0|ex0|ShiftRight0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~49 , openmips0|ex0|ShiftRight0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~45 , openmips0|ex0|ShiftRight0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~50 , openmips0|ex0|ShiftRight0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~51 , openmips0|ex0|ShiftRight0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~52 , openmips0|ex0|ShiftRight0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~14 , openmips0|ex0|ShiftRight0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~15 , openmips0|ex0|ShiftRight0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~16 , openmips0|ex0|ShiftRight0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~41 , openmips0|ex0|ShiftLeft0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~17 , openmips0|ex0|ShiftRight0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~84 , openmips0|ex0|ShiftRight0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~89 , openmips0|ex0|ShiftRight0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~90 , openmips0|ex0|ShiftRight0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~68 , openmips0|ex0|ShiftRight0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~63 , openmips0|ex0|ShiftRight0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~69 , openmips0|ex0|ShiftRight0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~91 , openmips0|ex0|ShiftRight0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~92 , openmips0|ex0|ShiftRight0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~93 , openmips0|ex0|ShiftRight0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~4 , openmips0|ex0|ShiftRight0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~3 , openmips0|ex0|ShiftLeft1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~22 , openmips0|ex0|ShiftLeft1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~4 , openmips0|ex0|Mux3~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~0 , openmips0|ex0|Selector33~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~1 , openmips0|ex0|Selector33~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[11] , openmips0|ex0|logicout[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~0 , openmips0|ex0|csr_reg_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie~0 , openmips0|csr0|mie~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[11]~feeder , openmips0|csr0|marchid[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[11] , openmips0|csr0|marchid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[11] , openmips0|csr0|mtime[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~0 , openmips0|csr0|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[11]~feeder , openmips0|csr0|mhartid[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[11] , openmips0|csr0|mhartid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~1 , openmips0|csr0|Selector122~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[11] , openmips0|csr0|mvendorid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~3 , openmips0|csr0|Selector122~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector21~0 , openmips0|csr0|Selector21~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[11] , openmips0|csr0|mcause[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[11] , openmips0|csr0|mtval[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~8 , openmips0|csr0|Selector122~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[11] , openmips0|csr0|mie[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~0 , openmips0|csr0|Selector89~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[11] , openmips0|csr0|mtvec[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~4 , openmips0|csr0|Selector122~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[11] , openmips0|csr0|fcsr[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~3 , openmips0|csr0|mstatus~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[11]~4 , openmips0|csr0|mstatus[11]~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[11] , openmips0|csr0|mstatus[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~5 , openmips0|csr0|Selector122~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~6 , openmips0|csr0|Selector122~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip~1 , openmips0|csr0|mip~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[11] , openmips0|csr0|mip[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~7 , openmips0|csr0|Selector122~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[11] , openmips0|csr0|misa[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[11] , openmips0|csr0|mscratch[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~9 , openmips0|csr0|Selector122~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[11] , openmips0|csr0|frm[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[11]~feeder , openmips0|csr0|fflags[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[11] , openmips0|csr0|fflags[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~10 , openmips0|csr0|Selector122~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~11 , openmips0|csr0|Selector122~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~12 , openmips0|csr0|Selector122~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[11] , openmips0|csr0|mimpid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~13 , openmips0|csr0|Selector122~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[11] , openmips0|csr0|minstreth[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[11] , openmips0|csr0|minstret[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~2 , openmips0|csr0|Selector122~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~14 , openmips0|csr0|Selector122~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[11] , openmips0|csr0|data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~1 , openmips0|ex0|csr_reg_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[11] , openmips0|ex0|moveres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~5 , openmips0|ex0|Mux3~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~38 , openmips0|div0|result_o~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[43] , openmips0|div0|result_o[43], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~6 , openmips0|ex0|Mux3~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~7 , openmips0|ex0|Mux3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~8 , openmips0|id0|Add3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~10 , openmips0|id0|Add3~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~12 , openmips0|id0|Add3~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~14 , openmips0|id0|Add3~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~16 , openmips0|id0|Add3~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~18 , openmips0|id0|Add3~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~37 , openmips0|id_ex0|ex_link_address~37, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~38 , openmips0|id_ex0|ex_link_address~38, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[11] , openmips0|id_ex0|ex_link_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~2 , openmips0|ex0|Mux3~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~8 , openmips0|ex0|Mux3~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~23 , openmips0|ex0|Add4~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~25 , openmips0|ex0|Add4~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~27 , openmips0|ex0|Add4~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~29 , openmips0|ex0|Add4~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~31 , openmips0|ex0|Add4~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~33 , openmips0|ex0|Add4~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~35 , openmips0|ex0|Add4~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult1 , openmips0|ex0|Mult0|auto_generated|mac_mult1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out2 , openmips0|ex0|Mult0|auto_generated|mac_out2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~1 , openmips0|ex0|Add6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~2 , openmips0|ex0|Add6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~4 , openmips0|ex0|Add6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~6 , openmips0|ex0|Add6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~8 , openmips0|ex0|Add6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~10 , openmips0|ex0|Add6~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~12 , openmips0|ex0|Add6~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~14 , openmips0|ex0|Add6~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~16 , openmips0|ex0|Add6~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~18 , openmips0|ex0|Add6~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~20 , openmips0|ex0|Add6~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~22 , openmips0|ex0|Add6~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~0 , openmips0|ex0|Mux3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~37 , openmips0|ex0|Add4~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~39 , openmips0|ex0|Add4~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~41 , openmips0|ex0|Add4~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~43 , openmips0|ex0|Add4~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~45 , openmips0|ex0|Add4~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~47 , openmips0|ex0|Add4~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~49 , openmips0|ex0|Add4~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~51 , openmips0|ex0|Add4~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~53 , openmips0|ex0|Add4~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~55 , openmips0|ex0|Add4~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~57 , openmips0|ex0|Add4~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~59 , openmips0|ex0|Add4~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~61 , openmips0|ex0|Add4~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~63 , openmips0|ex0|Add4~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult3 , openmips0|ex0|Mult0|auto_generated|mac_mult3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out4 , openmips0|ex0|Mult0|auto_generated|mac_out4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~37 , openmips0|ex0|Add3~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~39 , openmips0|ex0|Add3~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~41 , openmips0|ex0|Add3~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~43 , openmips0|ex0|Add3~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~45 , openmips0|ex0|Add3~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~47 , openmips0|ex0|Add3~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~49 , openmips0|ex0|Add3~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~51 , openmips0|ex0|Add3~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~53 , openmips0|ex0|Add3~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~55 , openmips0|ex0|Add3~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~57 , openmips0|ex0|Add3~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~59 , openmips0|ex0|Add3~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~61 , openmips0|ex0|Add3~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~63 , openmips0|ex0|Add3~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult5 , openmips0|ex0|Mult0|auto_generated|mac_mult5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out6 , openmips0|ex0|Mult0|auto_generated|mac_out6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult7 , openmips0|ex0|Mult0|auto_generated|mac_mult7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out8 , openmips0|ex0|Mult0|auto_generated|mac_out8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[0]~0 , openmips0|ex0|Mult0|auto_generated|add9_result[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[1]~2 , openmips0|ex0|Mult0|auto_generated|add9_result[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[2]~4 , openmips0|ex0|Mult0|auto_generated|add9_result[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[3]~6 , openmips0|ex0|Mult0|auto_generated|add9_result[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[4]~8 , openmips0|ex0|Mult0|auto_generated|add9_result[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[5]~10 , openmips0|ex0|Mult0|auto_generated|add9_result[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[6]~12 , openmips0|ex0|Mult0|auto_generated|add9_result[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[7]~14 , openmips0|ex0|Mult0|auto_generated|add9_result[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[8]~16 , openmips0|ex0|Mult0|auto_generated|add9_result[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[9]~18 , openmips0|ex0|Mult0|auto_generated|add9_result[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[10]~20 , openmips0|ex0|Mult0|auto_generated|add9_result[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[11]~22 , openmips0|ex0|Mult0|auto_generated|add9_result[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[12]~24 , openmips0|ex0|Mult0|auto_generated|add9_result[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[13]~26 , openmips0|ex0|Mult0|auto_generated|add9_result[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[14]~28 , openmips0|ex0|Mult0|auto_generated|add9_result[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[15]~30 , openmips0|ex0|Mult0|auto_generated|add9_result[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[16]~32 , openmips0|ex0|Mult0|auto_generated|add9_result[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[17]~34 , openmips0|ex0|Mult0|auto_generated|add9_result[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[18]~36 , openmips0|ex0|Mult0|auto_generated|add9_result[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[19]~38 , openmips0|ex0|Mult0|auto_generated|add9_result[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[20]~40 , openmips0|ex0|Mult0|auto_generated|add9_result[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[21]~42 , openmips0|ex0|Mult0|auto_generated|add9_result[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[22]~44 , openmips0|ex0|Mult0|auto_generated|add9_result[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[23]~46 , openmips0|ex0|Mult0|auto_generated|add9_result[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[24]~48 , openmips0|ex0|Mult0|auto_generated|add9_result[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[25]~50 , openmips0|ex0|Mult0|auto_generated|add9_result[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~0 , openmips0|ex0|Mult0|auto_generated|op_1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~2 , openmips0|ex0|Mult0|auto_generated|op_1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~4 , openmips0|ex0|Mult0|auto_generated|op_1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~6 , openmips0|ex0|Mult0|auto_generated|op_1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~8 , openmips0|ex0|Mult0|auto_generated|op_1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~10 , openmips0|ex0|Mult0|auto_generated|op_1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~12 , openmips0|ex0|Mult0|auto_generated|op_1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~14 , openmips0|ex0|Mult0|auto_generated|op_1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~16 , openmips0|ex0|Mult0|auto_generated|op_1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~18 , openmips0|ex0|Mult0|auto_generated|op_1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~20 , openmips0|ex0|Mult0|auto_generated|op_1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~22 , openmips0|ex0|Mult0|auto_generated|op_1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~24 , openmips0|ex0|Mult0|auto_generated|op_1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~26 , openmips0|ex0|Mult0|auto_generated|op_1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~28 , openmips0|ex0|Mult0|auto_generated|op_1~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~30 , openmips0|ex0|Mult0|auto_generated|op_1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~32 , openmips0|ex0|Mult0|auto_generated|op_1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~34 , openmips0|ex0|Mult0|auto_generated|op_1~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~36 , openmips0|ex0|Mult0|auto_generated|op_1~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~38 , openmips0|ex0|Mult0|auto_generated|op_1~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~40 , openmips0|ex0|Mult0|auto_generated|op_1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~42 , openmips0|ex0|Mult0|auto_generated|op_1~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~44 , openmips0|ex0|Mult0|auto_generated|op_1~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~46 , openmips0|ex0|Mult0|auto_generated|op_1~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~48 , openmips0|ex0|Mult0|auto_generated|op_1~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~50 , openmips0|ex0|Mult0|auto_generated|op_1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~24 , openmips0|ex0|Add6~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~26 , openmips0|ex0|Add6~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~28 , openmips0|ex0|Add6~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~30 , openmips0|ex0|Add6~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~32 , openmips0|ex0|Add6~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~34 , openmips0|ex0|Add6~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~36 , openmips0|ex0|Add6~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~38 , openmips0|ex0|Add6~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~40 , openmips0|ex0|Add6~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~42 , openmips0|ex0|Add6~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~44 , openmips0|ex0|Add6~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~46 , openmips0|ex0|Add6~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~48 , openmips0|ex0|Add6~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~50 , openmips0|ex0|Add6~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~52 , openmips0|ex0|Add6~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~54 , openmips0|ex0|Add6~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~56 , openmips0|ex0|Add6~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~58 , openmips0|ex0|Add6~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~60 , openmips0|ex0|Add6~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~62 , openmips0|ex0|Add6~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~64 , openmips0|ex0|Add6~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~66 , openmips0|ex0|Add6~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~68 , openmips0|ex0|Add6~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~70 , openmips0|ex0|Add6~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~72 , openmips0|ex0|Add6~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~74 , openmips0|ex0|Add6~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~76 , openmips0|ex0|Add6~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~78 , openmips0|ex0|Add6~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~80 , openmips0|ex0|Add6~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~82 , openmips0|ex0|Add6~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~84 , openmips0|ex0|Add6~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~86 , openmips0|ex0|Add6~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~1 , openmips0|ex0|Mux3~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~18 , openmips0|ex0|Add4|auto_generated|_~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~19 , openmips0|ex0|Add4|auto_generated|_~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[10]~20 , openmips0|ex0|Add4|auto_generated|result_int[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[11]~22 , openmips0|ex0|Add4|auto_generated|result_int[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[12]~24 , openmips0|ex0|Add4|auto_generated|result_int[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector65~2 , openmips0|ex0|Selector65~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1clkctrl , openmips0|ex0|WideOr13~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[11] , openmips0|ex0|arithmeticres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3 , openmips0|ex0|Mux3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[11] , openmips0|ex0|wdata_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~71 , openmips0|id0|reg2_o[11]~71, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~72 , openmips0|id0|reg2_o[11]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~73 , openmips0|id0|reg2_o[11]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11] , openmips0|id0|reg2_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~11 , openmips0|id_ex0|ex_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[11] , openmips0|id_ex0|ex_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[26]~52 , openmips0|ex0|Mult0|auto_generated|add9_result[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[27]~54 , openmips0|ex0|Mult0|auto_generated|add9_result[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[28]~56 , openmips0|ex0|Mult0|auto_generated|add9_result[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[29]~58 , openmips0|ex0|Mult0|auto_generated|add9_result[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[30]~60 , openmips0|ex0|Mult0|auto_generated|add9_result[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~52 , openmips0|ex0|Mult0|auto_generated|op_1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~54 , openmips0|ex0|Mult0|auto_generated|op_1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~56 , openmips0|ex0|Mult0|auto_generated|op_1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~58 , openmips0|ex0|Mult0|auto_generated|op_1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~60 , openmips0|ex0|Mult0|auto_generated|op_1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~88 , openmips0|ex0|Add6~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~90 , openmips0|ex0|Add6~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~92 , openmips0|ex0|Add6~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~94 , openmips0|ex0|Add6~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~96 , openmips0|ex0|Add6~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~4 , openmips0|ex0|Mux16~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~5 , openmips0|ex0|Mux16~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~9 , openmips0|ex0|ShiftRight0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~10 , openmips0|ex0|ShiftRight0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~22 , openmips0|ex0|ShiftRight0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~28 , openmips0|ex0|ShiftRight0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~66 , openmips0|ex0|ShiftRight0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~58 , openmips0|ex0|ShiftRight0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~64 , openmips0|ex0|ShiftRight0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~40 , openmips0|ex0|ShiftRight0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~46 , openmips0|ex0|ShiftRight0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~65 , openmips0|ex0|ShiftRight0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~67 , openmips0|ex0|ShiftRight0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~11 , openmips0|ex0|shiftres~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~2 , openmips0|ex0|Mux21~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~3 , openmips0|ex0|Mux21~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector126~0 , openmips0|ex0|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[15]~13 , openmips0|ex0|div_opdata1_o[15]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector127~0 , openmips0|ex0|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[14]~14 , openmips0|ex0|div_opdata1_o[14]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector128~0 , openmips0|ex0|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector129~0 , openmips0|ex0|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector130~0 , openmips0|ex0|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~22 , openmips0|div0|Add1~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~24 , openmips0|div0|Add1~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~26 , openmips0|div0|Add1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[11]~17 , openmips0|ex0|div_opdata1_o[11]~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~24 , openmips0|div0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~0 , openmips0|div0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~1 , openmips0|div0|Selector62~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[12] , openmips0|div0|dividend[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~26 , openmips0|div0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[12]~16 , openmips0|ex0|div_opdata1_o[12]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~0 , openmips0|div0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~1 , openmips0|div0|Selector61~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[13] , openmips0|div0|dividend[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~28 , openmips0|div0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[13]~15 , openmips0|ex0|div_opdata1_o[13]~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~0 , openmips0|div0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~1 , openmips0|div0|Selector60~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[14] , openmips0|div0|dividend[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~30 , openmips0|div0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~0 , openmips0|div0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~28 , openmips0|div0|Add1~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~1 , openmips0|div0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[15] , openmips0|div0|dividend[15], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~32 , openmips0|div0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~0 , openmips0|div0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~30 , openmips0|div0|Add1~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~1 , openmips0|div0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[16] , openmips0|div0|dividend[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~27 , openmips0|div0|result_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[16] , openmips0|div0|result_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~34 , openmips0|ex0|ShiftLeft0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~10 , openmips0|ex0|ShiftLeft0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~35 , openmips0|ex0|ShiftLeft0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~25 , openmips0|ex0|ShiftLeft0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~46 , openmips0|ex0|ShiftLeft0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~81 , openmips0|ex0|ShiftLeft0~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~39 , openmips0|ex0|ShiftLeft0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~17 , openmips0|ex0|ShiftLeft0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~40 , openmips0|ex0|ShiftLeft0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~22 , openmips0|ex0|ShiftLeft0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~44 , openmips0|ex0|ShiftLeft0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~82 , openmips0|ex0|ShiftLeft0~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~3 , openmips0|ex0|Mux13~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~4 , openmips0|ex0|Mux21~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~2 , openmips0|ex0|Mux16~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~7 , openmips0|ex0|Mux16~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~6 , openmips0|ex0|Mux21~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~96 , openmips0|ex0|ShiftLeft0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~5 , openmips0|ex0|Mux21~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~8 , openmips0|ex0|Mux16~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~9 , openmips0|ex0|Mux16~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~10 , openmips0|ex0|Mux16~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~28 , openmips0|div0|result_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[48] , openmips0|div0|result_o[48], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~11 , openmips0|ex0|Mux16~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~15 , openmips0|ex0|Mux16~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~28 , openmips0|id0|Add3~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~27 , openmips0|id_ex0|ex_link_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~28 , openmips0|id_ex0|ex_link_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[16] , openmips0|id_ex0|ex_link_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~6 , openmips0|ex0|Mux16~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~12 , openmips0|ex0|Mux16~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~13 , openmips0|ex0|Add4|auto_generated|_~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~14 , openmips0|ex0|Add4|auto_generated|_~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~15 , openmips0|ex0|Add4|auto_generated|_~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~16 , openmips0|ex0|Add4|auto_generated|_~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~17 , openmips0|ex0|Add4|auto_generated|_~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[13]~26 , openmips0|ex0|Add4|auto_generated|result_int[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[14]~28 , openmips0|ex0|Add4|auto_generated|result_int[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[15]~30 , openmips0|ex0|Add4|auto_generated|result_int[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[16]~32 , openmips0|ex0|Add4|auto_generated|result_int[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[17]~34 , openmips0|ex0|Add4|auto_generated|result_int[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector60~2 , openmips0|ex0|Selector60~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[16] , openmips0|ex0|arithmeticres[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~13 , openmips0|ex0|Mux16~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~0 , openmips0|ex0|Selector28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~1 , openmips0|ex0|Selector28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[16] , openmips0|ex0|logicout[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~17 , openmips0|csr0|mtime~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[16]~feeder , openmips0|csr0|marchid[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[16] , openmips0|csr0|marchid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[16] , openmips0|csr0|mtime[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~0 , openmips0|csr0|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[16]~feeder , openmips0|csr0|minstret[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[16] , openmips0|csr0|minstret[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[16] , openmips0|csr0|minstreth[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~1 , openmips0|csr0|Selector117~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[16] , openmips0|csr0|mhartid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~2 , openmips0|csr0|Selector117~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[16]~feeder , openmips0|csr0|mip[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[16] , openmips0|csr0|mip[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[16] , openmips0|csr0|mtval[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~4 , openmips0|csr0|Selector117~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector16~0 , openmips0|csr0|Selector16~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[16] , openmips0|csr0|mcause[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[16] , openmips0|csr0|misa[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[16]~feeder , openmips0|csr0|mscratch[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[16] , openmips0|csr0|mscratch[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~5 , openmips0|csr0|Selector117~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[16] , openmips0|csr0|frm[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16]~feeder , openmips0|csr0|fflags[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16] , openmips0|csr0|fflags[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~9 , openmips0|csr0|Selector117~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[16] , openmips0|csr0|mstatus[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~6 , openmips0|csr0|Selector117~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[16] , openmips0|csr0|fcsr[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[16] , openmips0|csr0|mie[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~0 , openmips0|csr0|Selector84~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[16] , openmips0|csr0|mtvec[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~7 , openmips0|csr0|Selector117~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~8 , openmips0|csr0|Selector117~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~10 , openmips0|csr0|Selector117~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~11 , openmips0|csr0|Selector117~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~12 , openmips0|csr0|Selector117~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[16] , openmips0|csr0|mimpid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[16] , openmips0|csr0|mvendorid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~3 , openmips0|csr0|Selector117~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~13 , openmips0|csr0|Selector117~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~14 , openmips0|csr0|Selector117~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[16] , openmips0|csr0|data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~27 , openmips0|ex0|moveres~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~28 , openmips0|ex0|moveres~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[16] , openmips0|ex0|moveres[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~3 , openmips0|ex0|Mux16~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~14 , openmips0|ex0|Mux16~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[16] , openmips0|ex0|wdata_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~87 , openmips0|id0|reg2_o[16]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~88 , openmips0|id0|reg2_o[16]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~89 , openmips0|id0|reg2_o[16]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16] , openmips0|id0|reg2_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~16 , openmips0|id_ex0|ex_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[16] , openmips0|id_ex0|ex_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector157~0 , openmips0|ex0|Selector157~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~11 , openmips0|div0|temp_op2~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[19] , openmips0|div0|divisor[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~80 , openmips0|div0|Add5~80, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~81 , openmips0|div0|Add5~81, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[52] , openmips0|div0|dividend[52], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~41 , openmips0|div0|Add5~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~78 , openmips0|div0|Add5~78, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~79 , openmips0|div0|Add5~79, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[53] , openmips0|div0|dividend[53], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~43 , openmips0|div0|Add5~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~76 , openmips0|div0|Add5~76, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~77 , openmips0|div0|Add5~77, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54] , openmips0|div0|dividend[54], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~45 , openmips0|div0|Add5~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~74 , openmips0|div0|Add5~74, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~75 , openmips0|div0|Add5~75, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[55] , openmips0|div0|dividend[55], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~72 , openmips0|div0|Add5~72, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~73 , openmips0|div0|Add5~73, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[56] , openmips0|div0|dividend[56], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~70 , openmips0|div0|Add5~70, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~71 , openmips0|div0|Add5~71, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[57] , openmips0|div0|dividend[57], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~12 , openmips0|div0|result_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[56] , openmips0|div0|result_o[56], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~9 , openmips0|ex0|ShiftLeft1~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~5 , openmips0|ex0|Mux27~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~25 , openmips0|ex0|ShiftRight0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~83 , openmips0|ex0|ShiftLeft0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~13 , openmips0|ex0|ShiftRight0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~12 , openmips0|ex0|ShiftRight0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~31 , openmips0|ex0|ShiftLeft0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~7 , openmips0|ex0|ShiftLeft0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~32 , openmips0|ex0|ShiftLeft0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~3 , openmips0|ex0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~36 , openmips0|ex0|ShiftLeft0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~13 , openmips0|ex0|ShiftLeft0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~37 , openmips0|ex0|ShiftLeft0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~4 , openmips0|ex0|Mux24~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector119~0 , openmips0|ex0|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector120~0 , openmips0|ex0|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector121~0 , openmips0|ex0|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector122~0 , openmips0|ex0|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector123~0 , openmips0|ex0|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector124~0 , openmips0|ex0|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector125~0 , openmips0|ex0|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~32 , openmips0|div0|Add1~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~34 , openmips0|div0|Add1~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~36 , openmips0|div0|Add1~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~38 , openmips0|div0|Add1~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~40 , openmips0|div0|Add1~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~42 , openmips0|div0|Add1~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~44 , openmips0|div0|Add1~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[21]~7 , openmips0|ex0|div_opdata1_o[21]~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[19]~9 , openmips0|ex0|div_opdata1_o[19]~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[16]~12 , openmips0|ex0|div_opdata1_o[16]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~34 , openmips0|div0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~0 , openmips0|div0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~1 , openmips0|div0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[17] , openmips0|div0|dividend[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[17]~11 , openmips0|ex0|div_opdata1_o[17]~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~36 , openmips0|div0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~0 , openmips0|div0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~1 , openmips0|div0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[18] , openmips0|div0|dividend[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[18]~10 , openmips0|ex0|div_opdata1_o[18]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~38 , openmips0|div0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~0 , openmips0|div0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~1 , openmips0|div0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[19] , openmips0|div0|dividend[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~40 , openmips0|div0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~0 , openmips0|div0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~1 , openmips0|div0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[20] , openmips0|div0|dividend[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[20]~8 , openmips0|ex0|div_opdata1_o[20]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~42 , openmips0|div0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~0 , openmips0|div0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~1 , openmips0|div0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[21] , openmips0|div0|dividend[21], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~44 , openmips0|div0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~0 , openmips0|div0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~1 , openmips0|div0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[22] , openmips0|div0|dividend[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[22]~6 , openmips0|ex0|div_opdata1_o[22]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~46 , openmips0|div0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~0 , openmips0|div0|Selector51~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~1 , openmips0|div0|Selector51~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[23] , openmips0|div0|dividend[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~48 , openmips0|div0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector118~0 , openmips0|ex0|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[23]~5 , openmips0|ex0|div_opdata1_o[23]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~0 , openmips0|div0|Selector50~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~46 , openmips0|div0|Add1~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~1 , openmips0|div0|Selector50~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[24] , openmips0|div0|dividend[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~11 , openmips0|div0|result_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[24] , openmips0|div0|result_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~5 , openmips0|ex0|Mux24~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~20 , openmips0|ex0|ShiftRight0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~26 , openmips0|ex0|ShiftRight0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~29 , openmips0|ex0|ShiftRight0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~6 , openmips0|ex0|Mux24~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~24 , openmips0|mem_wb0|wb_csr_reg_data~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[24] , openmips0|mem_wb0|wb_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[24]~feeder , openmips0|csr0|mhartid[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[24] , openmips0|csr0|mhartid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~9 , openmips0|csr0|mtime~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[24]~feeder , openmips0|csr0|minstret[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[24] , openmips0|csr0|minstret[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[24] , openmips0|csr0|minstreth[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~1 , openmips0|csr0|Selector109~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~2 , openmips0|csr0|Selector109~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[24] , openmips0|csr0|mvendorid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~3 , openmips0|csr0|Selector109~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[24] , openmips0|csr0|mie[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~0 , openmips0|csr0|Selector76~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[24] , openmips0|csr0|mtvec[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~4 , openmips0|csr0|Selector109~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[24] , openmips0|csr0|fcsr[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[24] , openmips0|csr0|mstatus[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~5 , openmips0|csr0|Selector109~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~6 , openmips0|csr0|Selector109~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[24] , openmips0|csr0|frm[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[24]~feeder , openmips0|csr0|fflags[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[24] , openmips0|csr0|fflags[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~10 , openmips0|csr0|Selector109~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[24]~feeder , openmips0|csr0|mscratch[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[24] , openmips0|csr0|mscratch[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[24] , openmips0|csr0|misa[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~9 , openmips0|csr0|Selector109~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~11 , openmips0|csr0|Selector109~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector8~0 , openmips0|csr0|Selector8~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[24] , openmips0|csr0|mcause[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[24] , openmips0|csr0|mip[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~8 , openmips0|csr0|Selector109~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~25 , openmips0|id_ex0|ex_current_inst_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[24] , openmips0|id_ex0|ex_current_inst_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~24 , openmips0|ex_mem0|mem_current_inst_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[24] , openmips0|ex_mem0|mem_current_inst_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~22 , openmips0|id_ex0|ex_current_inst_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[23] , openmips0|id_ex0|ex_current_inst_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~21 , openmips0|ex_mem0|mem_current_inst_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[23] , openmips0|ex_mem0|mem_current_inst_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~80 , openmips0|csr0|Add2~80, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~88 , openmips0|csr0|Add2~88, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~90 , openmips0|csr0|Add2~90, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~91 , openmips0|csr0|Add2~91, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[24] , openmips0|csr0|mepc[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[24] , openmips0|csr0|mtval[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~7 , openmips0|csr0|Selector109~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~12 , openmips0|csr0|Selector109~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[24] , openmips0|csr0|mimpid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~13 , openmips0|csr0|Selector109~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[24] , openmips0|csr0|mtime[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[24]~feeder , openmips0|csr0|marchid[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[24] , openmips0|csr0|marchid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~0 , openmips0|csr0|Selector109~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~14 , openmips0|csr0|Selector109~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[24] , openmips0|csr0|data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~11 , openmips0|ex0|moveres~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector230~0 , openmips0|ex0|Selector230~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector230~1 , openmips0|ex0|Selector230~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[24] , openmips0|ex0|csr_reg_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~11 , openmips0|ex_mem0|mem_csr_reg_data~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[24] , openmips0|ex_mem0|mem_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~12 , openmips0|ex0|moveres~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[24] , openmips0|ex0|moveres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~0 , openmips0|ex0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~1 , openmips0|ex0|Selector20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[24] , openmips0|ex0|logicout[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~7 , openmips0|ex0|Mux24~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~8 , openmips0|ex0|Mux24~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~9 , openmips0|ex0|Mux24~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~10 , openmips0|ex0|Mux24~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[31]~62 , openmips0|ex0|Mult0|auto_generated|add9_result[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[32]~64 , openmips0|ex0|Mult0|auto_generated|add9_result[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~62 , openmips0|ex0|Mult0|auto_generated|op_1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~64 , openmips0|ex0|Mult0|auto_generated|op_1~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~66 , openmips0|ex0|Mult0|auto_generated|op_1~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~68 , openmips0|ex0|Mult0|auto_generated|op_1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~70 , openmips0|ex0|Mult0|auto_generated|op_1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~72 , openmips0|ex0|Mult0|auto_generated|op_1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~74 , openmips0|ex0|Mult0|auto_generated|op_1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~76 , openmips0|ex0|Mult0|auto_generated|op_1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~0 , openmips0|ex0|Mux24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~98 , openmips0|ex0|Add6~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~100 , openmips0|ex0|Add6~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~102 , openmips0|ex0|Add6~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~104 , openmips0|ex0|Add6~104, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~106 , openmips0|ex0|Add6~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~108 , openmips0|ex0|Add6~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~110 , openmips0|ex0|Add6~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~112 , openmips0|ex0|Add6~112, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~1 , openmips0|ex0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~5 , openmips0|ex0|Add4|auto_generated|_~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[24]~48 , openmips0|ex0|Add4|auto_generated|result_int[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[25]~50 , openmips0|ex0|Add4|auto_generated|result_int[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector52~2 , openmips0|ex0|Selector52~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[24] , openmips0|ex0|arithmeticres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24 , openmips0|ex0|Mux24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[24] , openmips0|ex0|wdata_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~5 , openmips0|ex_mem0|mem_wdata~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[24] , openmips0|ex_mem0|mem_wdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~24 , openmips0|ex_mem0|mem_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[24] , openmips0|ex_mem0|mem_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~0 , openmips0|ex_mem0|mem_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[0] , openmips0|ex_mem0|mem_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~0 , openmips0|mem0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~1 , openmips0|mem0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[24] , openmips0|mem0|mem_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~24 , openmips0|dwishbone_bus_if|wishbone_data_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[24] , openmips0|dwishbone_bus_if|wishbone_data_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux43~0 , wb_conmax_top0|s2|Mux43~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24] , gpio_top0|rgpio_out[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[24] , gpio_top0|rgpio_oe[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~0 , gpio_top0|Mux7~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[24]~feeder , gpio_top0|rgpio_inte[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[24] , gpio_top0|rgpio_inte[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24] , gpio_top0|rgpio_ptrig[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~1 , gpio_top0|Mux7~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[24] , gpio_top0|rgpio_ints[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~2 , gpio_top0|Mux7~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[24] , gpio_top0|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~29 , openmips0|dwishbone_bus_if|rd_buf~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[24] , openmips0|dwishbone_bus_if|rd_buf[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector115~0 , openmips0|dwishbone_bus_if|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[24] , openmips0|dwishbone_bus_if|cpu_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~16 , openmips0|mem0|wdata_o[24]~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~17 , openmips0|mem0|wdata_o[24]~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~5 , openmips0|mem_wb0|wb_wdata~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[24] , openmips0|mem_wb0|wb_wdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[24]~feeder , openmips0|regfile1|wrdata[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[24] , openmips0|regfile1|wrdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~17 , openmips0|regfile1|rdata1[21]~17, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~18 , openmips0|regfile1|rdata1[21]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~41 , openmips0|id0|reg1_o[21]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~42 , openmips0|id0|reg1_o[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~43 , openmips0|id0|reg1_o[21]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21] , openmips0|id0|reg1_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~8 , openmips0|id_ex0|ex_reg1~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[21] , openmips0|id_ex0|ex_reg1[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[21] , openmips0|csr0|mhartid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~1 , openmips0|csr0|Selector112~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~12 , openmips0|csr0|mtime~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[21] , openmips0|csr0|marchid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[21] , openmips0|csr0|mtime[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~0 , openmips0|csr0|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[21]~feeder , openmips0|csr0|minstret[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[21] , openmips0|csr0|minstret[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[21] , openmips0|csr0|minstreth[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~2 , openmips0|csr0|Selector112~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[21] , openmips0|csr0|mvendorid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~3 , openmips0|csr0|Selector112~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[21] , openmips0|csr0|misa[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[21]~feeder , openmips0|csr0|mscratch[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[21] , openmips0|csr0|mscratch[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~8 , openmips0|csr0|Selector112~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[21] , openmips0|csr0|mtval[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[21]~feeder , openmips0|csr0|fflags[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[21] , openmips0|csr0|fflags[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[21] , openmips0|csr0|frm[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~9 , openmips0|csr0|Selector112~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~10 , openmips0|csr0|Selector112~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector11~0 , openmips0|csr0|Selector11~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[21] , openmips0|csr0|mcause[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~86 , openmips0|csr0|Add2~86, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~87 , openmips0|csr0|Add2~87, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[21] , openmips0|csr0|mepc[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~7 , openmips0|csr0|Selector112~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[21] , openmips0|csr0|mip[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~11 , openmips0|csr0|Selector112~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[21] , openmips0|csr0|mstatus[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~5 , openmips0|csr0|Selector112~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[21] , openmips0|csr0|fcsr[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[21] , openmips0|csr0|mie[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~0 , openmips0|csr0|Selector79~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[21] , openmips0|csr0|mtvec[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~4 , openmips0|csr0|Selector112~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~6 , openmips0|csr0|Selector112~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~12 , openmips0|csr0|Selector112~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[21] , openmips0|csr0|mimpid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~13 , openmips0|csr0|Selector112~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~14 , openmips0|csr0|Selector112~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[21] , openmips0|csr0|data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~17 , openmips0|ex0|moveres~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector233~0 , openmips0|ex0|Selector233~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector233~1 , openmips0|ex0|Selector233~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[21] , openmips0|ex0|csr_reg_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~14 , openmips0|ex_mem0|mem_csr_reg_data~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[21] , openmips0|ex_mem0|mem_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~23 , openmips0|mem_wb0|wb_csr_reg_data~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[21] , openmips0|mem_wb0|wb_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21]~28 , openmips0|ctrl0|new_pc[21]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21] , openmips0|ctrl0|new_pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~106 , openmips0|pc_reg0|pc~106, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~107 , openmips0|pc_reg0|pc~107, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~108 , openmips0|pc_reg0|pc~108, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[21] , openmips0|pc_reg0|pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~23 , openmips0|if_id0|id_pc~23, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[21] , openmips0|if_id0|id_pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~17 , openmips0|id_ex0|ex_link_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~18 , openmips0|id_ex0|ex_link_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[21] , openmips0|id_ex0|ex_link_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~15 , openmips0|ex0|Mux21~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~18 , openmips0|div0|result_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[53] , openmips0|div0|result_o[53], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~14 , openmips0|ex0|ShiftLeft0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~15 , openmips0|ex0|ShiftLeft0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~11 , openmips0|ex0|ShiftLeft0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~12 , openmips0|ex0|ShiftLeft0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~16 , openmips0|ex0|ShiftLeft0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~90 , openmips0|ex0|ShiftLeft0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~18 , openmips0|ex0|ShiftLeft0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~19 , openmips0|ex0|ShiftLeft0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~91 , openmips0|ex0|ShiftLeft0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~44 , openmips0|ex0|ShiftRight0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~5 , openmips0|ex0|ShiftRight0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~6 , openmips0|ex0|ShiftRight0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~37 , openmips0|ex0|ShiftRight0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~41 , openmips0|ex0|ShiftRight0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~18 , openmips0|ex0|ShiftRight0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~23 , openmips0|ex0|ShiftRight0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~42 , openmips0|ex0|ShiftRight0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~10 , openmips0|ex0|Mux21~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~11 , openmips0|ex0|Mux21~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~23 , openmips0|ex0|ShiftLeft0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~24 , openmips0|ex0|ShiftLeft0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~26 , openmips0|ex0|ShiftLeft0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~27 , openmips0|ex0|ShiftLeft0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~28 , openmips0|ex0|ShiftLeft0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~12 , openmips0|ex0|Mux21~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~17 , openmips0|div0|result_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[21] , openmips0|div0|result_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~13 , openmips0|ex0|Mux21~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~43 , openmips0|ex0|ShiftRight0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~11 , openmips0|ex0|ShiftLeft1~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~12 , openmips0|ex0|ShiftLeft1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~6 , openmips0|ex0|shiftres~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~14 , openmips0|ex0|Mux21~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~16 , openmips0|ex0|Mux21~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~8 , openmips0|ex0|Add4|auto_generated|_~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~9 , openmips0|ex0|Add4|auto_generated|_~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~11 , openmips0|ex0|Add4|auto_generated|_~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~12 , openmips0|ex0|Add4|auto_generated|_~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[18]~36 , openmips0|ex0|Add4|auto_generated|result_int[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[19]~38 , openmips0|ex0|Add4|auto_generated|result_int[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[20]~40 , openmips0|ex0|Add4|auto_generated|result_int[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[21]~42 , openmips0|ex0|Add4|auto_generated|result_int[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[22]~44 , openmips0|ex0|Add4|auto_generated|result_int[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector55~2 , openmips0|ex0|Selector55~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[21] , openmips0|ex0|arithmeticres[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~8 , openmips0|ex0|Mux21~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~9 , openmips0|ex0|Mux21~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~17 , openmips0|ex0|Mux21~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~18 , openmips0|ex0|moveres~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[21] , openmips0|ex0|moveres[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~0 , openmips0|ex0|Selector23~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~1 , openmips0|ex0|Selector23~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[21] , openmips0|ex0|logicout[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~7 , openmips0|ex0|Mux21~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~18 , openmips0|ex0|Mux21~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[21] , openmips0|ex0|wdata_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~8 , openmips0|ex_mem0|mem_wdata~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[21] , openmips0|ex_mem0|mem_wdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~21 , openmips0|ex_mem0|mem_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[21] , openmips0|ex_mem0|mem_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~5 , openmips0|ex_mem0|mem_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[5] , openmips0|ex_mem0|mem_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector62~0 , openmips0|mem0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[21] , openmips0|mem0|mem_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~21 , openmips0|dwishbone_bus_if|wishbone_data_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[21] , openmips0|dwishbone_bus_if|wishbone_data_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux46~0 , wb_conmax_top0|s2|Mux46~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~6 , openmips0|dwishbone_bus_if|wishbone_sel_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~7 , openmips0|dwishbone_bus_if|wishbone_sel_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[2] , openmips0|dwishbone_bus_if|wishbone_sel_o[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23]~10 , gpio_top0|rgpio_inte[23]~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[21] , gpio_top0|rgpio_inte[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23]~10 , gpio_top0|rgpio_ptrig[23]~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[21] , gpio_top0|rgpio_ptrig[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21]~feeder , gpio_top0|rgpio_out[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~11 , gpio_top0|rgpio_out[16]~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21] , gpio_top0|rgpio_out[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23]~10 , gpio_top0|rgpio_oe[23]~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21] , gpio_top0|rgpio_oe[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~0 , gpio_top0|Mux10~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~1 , gpio_top0|Mux10~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[21] , gpio_top0|rgpio_ints[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~2 , gpio_top0|Mux10~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[21] , gpio_top0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~31 , openmips0|dwishbone_bus_if|rd_buf~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[21] , openmips0|dwishbone_bus_if|rd_buf[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector118~1 , openmips0|dwishbone_bus_if|Selector118~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[21] , openmips0|dwishbone_bus_if|cpu_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~22 , openmips0|mem0|wdata_o[21]~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~23 , openmips0|mem0|wdata_o[21]~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~8 , openmips0|mem_wb0|wb_wdata~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[21] , openmips0|mem_wb0|wb_wdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[21] , openmips0|regfile1|wrdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~105 , openmips0|id0|reg2_o[22]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~106 , openmips0|id0|reg2_o[22]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~107 , openmips0|id0|reg2_o[22]~107, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22] , openmips0|id0|reg2_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~22 , openmips0|id_ex0|ex_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[22] , openmips0|id_ex0|ex_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~0 , openmips0|ex0|Selector22~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~1 , openmips0|ex0|Selector22~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[22] , openmips0|ex0|logicout[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~16 , openmips0|ex0|moveres~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[22] , openmips0|ex0|moveres[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~2 , openmips0|ex0|Mux22~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~16 , openmips0|div0|result_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[54] , openmips0|div0|result_o[54], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~76 , openmips0|ex0|ShiftLeft0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~72 , openmips0|ex0|ShiftLeft0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~89 , openmips0|ex0|ShiftLeft0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~19 , openmips0|ex0|ShiftRight0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~38 , openmips0|ex0|ShiftRight0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~39 , openmips0|ex0|ShiftRight0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~36 , openmips0|ex0|ShiftRight0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~6 , openmips0|ex0|Mux22~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~7 , openmips0|ex0|Mux22~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~51 , openmips0|ex0|ShiftLeft0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~67 , openmips0|ex0|ShiftLeft0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~73 , openmips0|ex0|ShiftLeft0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~87 , openmips0|ex0|ShiftLeft0~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~49 , openmips0|ex0|ShiftLeft0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~66 , openmips0|ex0|ShiftLeft0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~53 , openmips0|ex0|ShiftLeft0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~68 , openmips0|ex0|ShiftLeft0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~88 , openmips0|ex0|ShiftLeft0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~8 , openmips0|ex0|Mux22~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~15 , openmips0|div0|result_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[22] , openmips0|div0|result_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~9 , openmips0|ex0|Mux22~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~2 , openmips0|ex0|Mux31~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~10 , openmips0|ex0|ShiftLeft1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~5 , openmips0|ex0|shiftres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~10 , openmips0|ex0|Mux22~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~14 , openmips0|ex0|Mux22~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~15 , openmips0|id_ex0|ex_link_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~16 , openmips0|id_ex0|ex_link_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[22] , openmips0|id_ex0|ex_link_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~5 , openmips0|ex0|Mux22~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~11 , openmips0|ex0|Mux22~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~7 , openmips0|ex0|Add4|auto_generated|_~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[23]~46 , openmips0|ex0|Add4|auto_generated|result_int[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector54~2 , openmips0|ex0|Selector54~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[22] , openmips0|ex0|arithmeticres[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~3 , openmips0|ex0|Mux22~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~4 , openmips0|ex0|Mux22~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~12 , openmips0|ex0|Mux22~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~13 , openmips0|ex0|Mux22~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[22] , openmips0|ex0|wdata_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~7 , openmips0|ex_mem0|mem_wdata~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[22] , openmips0|ex_mem0|mem_wdata[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~22 , openmips0|ex_mem0|mem_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[22] , openmips0|ex_mem0|mem_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector61~0 , openmips0|mem0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[22] , openmips0|mem0|mem_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~22 , openmips0|dwishbone_bus_if|wishbone_data_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[22] , openmips0|dwishbone_bus_if|wishbone_data_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux45~0 , wb_conmax_top0|s2|Mux45~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22]~feeder , gpio_top0|rgpio_inte[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22] , gpio_top0|rgpio_inte[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[22] , gpio_top0|rgpio_ptrig[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22]~feeder , gpio_top0|rgpio_out[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22] , gpio_top0|rgpio_out[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[22] , gpio_top0|rgpio_oe[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~0 , gpio_top0|Mux9~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~1 , gpio_top0|Mux9~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[22] , gpio_top0|rgpio_ints[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~2 , gpio_top0|Mux9~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[22] , gpio_top0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~30 , openmips0|dwishbone_bus_if|rd_buf~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[22] , openmips0|dwishbone_bus_if|rd_buf[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector117~0 , openmips0|dwishbone_bus_if|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[22] , openmips0|dwishbone_bus_if|cpu_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~20 , openmips0|mem0|wdata_o[22]~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~21 , openmips0|mem0|wdata_o[22]~21, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~15 , openmips0|regfile1|rdata1[22]~15, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~16 , openmips0|regfile1|rdata1[22]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~38 , openmips0|id0|reg1_o[22]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~39 , openmips0|id0|reg1_o[22]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~40 , openmips0|id0|reg1_o[22]~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22] , openmips0|id0|reg1_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~7 , openmips0|id_ex0|ex_reg1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[22] , openmips0|id_ex0|ex_reg1[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector53~2 , openmips0|ex0|Selector53~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[23] , openmips0|ex0|arithmeticres[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~14 , openmips0|div0|result_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[55] , openmips0|div0|result_o[55], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~4 , openmips0|ex0|ShiftLeft0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~32 , openmips0|ex0|ShiftRight0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~33 , openmips0|ex0|ShiftRight0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~30 , openmips0|ex0|ShiftRight0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~34 , openmips0|ex0|ShiftRight0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~3 , openmips0|ex0|shiftres~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~4 , openmips0|ex0|shiftres~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~35 , openmips0|ex0|ShiftRight0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~3 , openmips0|ex0|Mux23~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~86 , openmips0|ex0|ShiftLeft0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~4 , openmips0|ex0|Mux23~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~50 , openmips0|ex0|ShiftLeft0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~54 , openmips0|ex0|ShiftLeft0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~85 , openmips0|ex0|ShiftLeft0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~52 , openmips0|ex0|ShiftLeft0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~84 , openmips0|ex0|ShiftLeft0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~5 , openmips0|ex0|Mux23~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~13 , openmips0|div0|result_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[23] , openmips0|div0|result_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~6 , openmips0|ex0|Mux23~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~7 , openmips0|ex0|Mux23~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~13 , openmips0|id_ex0|ex_link_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~14 , openmips0|id_ex0|ex_link_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[23] , openmips0|id_ex0|ex_link_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~8 , openmips0|ex0|Mux23~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~9 , openmips0|ex0|Mux23~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~1 , openmips0|ex0|Mux23~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~2 , openmips0|ex0|Mux23~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~10 , openmips0|ex0|Mux23~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~0 , openmips0|ex0|Selector21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~1 , openmips0|ex0|Selector21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[23] , openmips0|ex0|logicout[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~10 , openmips0|csr0|mtime~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[23]~feeder , openmips0|csr0|minstret[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[23] , openmips0|csr0|minstret[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[23] , openmips0|csr0|minstreth[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~1 , openmips0|csr0|Selector110~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[23] , openmips0|csr0|mhartid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~2 , openmips0|csr0|Selector110~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[23]~feeder , openmips0|csr0|marchid[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[23] , openmips0|csr0|marchid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[23] , openmips0|csr0|mtime[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~0 , openmips0|csr0|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[23] , openmips0|csr0|mvendorid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~3 , openmips0|csr0|Selector110~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[23] , openmips0|csr0|mimpid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23]~feeder , openmips0|csr0|fflags[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23] , openmips0|csr0|fflags[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[23] , openmips0|csr0|frm[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~10 , openmips0|csr0|Selector110~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[23] , openmips0|csr0|misa[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[23]~feeder , openmips0|csr0|mscratch[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[23] , openmips0|csr0|mscratch[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~9 , openmips0|csr0|Selector110~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~11 , openmips0|csr0|Selector110~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[23] , openmips0|csr0|mip[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[23] , openmips0|csr0|mtval[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~8 , openmips0|csr0|Selector110~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector9~0 , openmips0|csr0|Selector9~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[23] , openmips0|csr0|mcause[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~7 , openmips0|csr0|Selector110~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[23] , openmips0|csr0|mie[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~0 , openmips0|csr0|Selector77~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[23] , openmips0|csr0|mtvec[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~4 , openmips0|csr0|Selector110~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[23] , openmips0|csr0|fcsr[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[23] , openmips0|csr0|mstatus[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~5 , openmips0|csr0|Selector110~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~6 , openmips0|csr0|Selector110~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~12 , openmips0|csr0|Selector110~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~13 , openmips0|csr0|Selector110~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~14 , openmips0|csr0|Selector110~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[23] , openmips0|csr0|data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~13 , openmips0|ex0|moveres~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~14 , openmips0|ex0|moveres~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[23] , openmips0|ex0|moveres[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~0 , openmips0|ex0|Mux23~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~11 , openmips0|ex0|Mux23~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[23] , openmips0|ex0|wdata_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~108 , openmips0|id0|reg2_o[23]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~109 , openmips0|id0|reg2_o[23]~109, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~110 , openmips0|id0|reg2_o[23]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23] , openmips0|id0|reg2_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~23 , openmips0|id_ex0|ex_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[23] , openmips0|id_ex0|ex_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~23 , openmips0|ex_mem0|mem_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[23] , openmips0|ex_mem0|mem_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~7 , openmips0|ex_mem0|mem_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[7] , openmips0|ex_mem0|mem_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector60~0 , openmips0|mem0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector60~1 , openmips0|mem0|Selector60~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[23] , openmips0|mem0|mem_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~23 , openmips0|dwishbone_bus_if|wishbone_data_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[23] , openmips0|dwishbone_bus_if|wishbone_data_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux44~0 , wb_conmax_top0|s2|Mux44~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23]~feeder , gpio_top0|rgpio_inte[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23] , gpio_top0|rgpio_inte[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23] , gpio_top0|rgpio_ptrig[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23]~feeder , gpio_top0|rgpio_out[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23] , gpio_top0|rgpio_out[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23] , gpio_top0|rgpio_oe[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~0 , gpio_top0|Mux8~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~1 , gpio_top0|Mux8~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23]~feeder , gpio_top0|rgpio_ints[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23] , gpio_top0|rgpio_ints[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~2 , gpio_top0|Mux8~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[23] , gpio_top0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~22 , openmips0|dwishbone_bus_if|rd_buf~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[23] , openmips0|dwishbone_bus_if|rd_buf[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector116~0 , openmips0|dwishbone_bus_if|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[23] , openmips0|dwishbone_bus_if|cpu_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~18 , openmips0|mem0|wdata_o[23]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~6 , openmips0|ex_mem0|mem_wdata~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[23] , openmips0|ex_mem0|mem_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~19 , openmips0|mem0|wdata_o[23]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~35 , openmips0|id0|reg1_o[23]~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~13 , openmips0|regfile1|rdata1[23]~13, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~14 , openmips0|regfile1|rdata1[23]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~36 , openmips0|id0|reg1_o[23]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~37 , openmips0|id0|reg1_o[23]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23] , openmips0|id0|reg1_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~6 , openmips0|id_ex0|ex_reg1~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[23] , openmips0|id_ex0|ex_reg1[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector231~0 , openmips0|ex0|Selector231~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector231~1 , openmips0|ex0|Selector231~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[23] , openmips0|ex0|csr_reg_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~12 , openmips0|ex_mem0|mem_csr_reg_data~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[23] , openmips0|ex_mem0|mem_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~21 , openmips0|mem_wb0|wb_csr_reg_data~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[23] , openmips0|mem_wb0|wb_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~82 , openmips0|csr0|Add2~82, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~83 , openmips0|csr0|Add2~83, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[23] , openmips0|csr0|mepc[23], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23]~26 , openmips0|ctrl0|new_pc[23]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23] , openmips0|ctrl0|new_pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~44 , openmips0|id0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~93 , openmips0|regfile1|rdata1[23]~93, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~94 , openmips0|regfile1|rdata1[23]~94, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~44 , openmips0|id0|Add5~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~42 , openmips0|pc_reg0|Add0~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~44 , openmips0|id0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~100 , openmips0|pc_reg0|pc~100, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~101 , openmips0|pc_reg0|pc~101, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~102 , openmips0|pc_reg0|pc~102, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[23] , openmips0|pc_reg0|pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~44 , openmips0|pc_reg0|Add0~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~95 , openmips0|regfile1|rdata1[24]~95, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~96 , openmips0|regfile1|rdata1[24]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~46 , openmips0|id0|Add5~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~46 , openmips0|id0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~46 , openmips0|id0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~109 , openmips0|pc_reg0|pc~109, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~110 , openmips0|pc_reg0|pc~110, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24]~29 , openmips0|ctrl0|new_pc[24]~29, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24] , openmips0|ctrl0|new_pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~111 , openmips0|pc_reg0|pc~111, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[24] , openmips0|pc_reg0|pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~24 , openmips0|if_id0|id_pc~24, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[24] , openmips0|if_id0|id_pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~48 , openmips0|id0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~97 , openmips0|regfile1|rdata1[25]~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~98 , openmips0|regfile1|rdata1[25]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~48 , openmips0|id0|Add5~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~48 , openmips0|id0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~46 , openmips0|pc_reg0|Add0~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~112 , openmips0|pc_reg0|pc~112, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~113 , openmips0|pc_reg0|pc~113, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~8 , openmips0|csr0|mtime~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[25]~feeder , openmips0|csr0|minstret[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[25] , openmips0|csr0|minstret[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[25] , openmips0|csr0|minstreth[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~2 , openmips0|csr0|Selector108~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[25] , openmips0|csr0|mtime[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[25]~feeder , openmips0|csr0|marchid[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[25] , openmips0|csr0|marchid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~0 , openmips0|csr0|Selector108~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[25] , openmips0|csr0|mhartid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~1 , openmips0|csr0|Selector108~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[25] , openmips0|csr0|frm[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[25]~feeder , openmips0|csr0|fflags[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[25] , openmips0|csr0|fflags[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~8 , openmips0|csr0|Selector108~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[25] , openmips0|csr0|mie[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~0 , openmips0|csr0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[25] , openmips0|csr0|mtvec[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~5 , openmips0|csr0|Selector108~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[25] , openmips0|csr0|fcsr[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[25] , openmips0|csr0|mstatus[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~6 , openmips0|csr0|Selector108~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~7 , openmips0|csr0|Selector108~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~9 , openmips0|csr0|Selector108~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector7~0 , openmips0|csr0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[25] , openmips0|csr0|mcause[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[25] , openmips0|csr0|misa[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[25]~feeder , openmips0|csr0|mscratch[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[25] , openmips0|csr0|mscratch[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~4 , openmips0|csr0|Selector108~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~10 , openmips0|csr0|Selector108~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[25]~feeder , openmips0|csr0|mip[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[25] , openmips0|csr0|mip[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~11 , openmips0|csr0|Selector108~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[25] , openmips0|csr0|mimpid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~12 , openmips0|csr0|Selector108~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[25] , openmips0|csr0|mvendorid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~13 , openmips0|csr0|Selector108~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[25] , openmips0|csr0|mtval[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~3 , openmips0|csr0|Selector108~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~14 , openmips0|csr0|Selector108~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~15 , openmips0|csr0|Selector108~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[25] , openmips0|csr0|data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~9 , openmips0|ex0|moveres~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector229~0 , openmips0|ex0|Selector229~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector229~1 , openmips0|ex0|Selector229~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[25] , openmips0|ex0|csr_reg_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~10 , openmips0|ex_mem0|mem_csr_reg_data~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[25] , openmips0|ex_mem0|mem_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~25 , openmips0|mem_wb0|wb_csr_reg_data~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[25] , openmips0|mem_wb0|wb_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~92 , openmips0|csr0|Add2~92, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~94 , openmips0|csr0|Add2~94, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~95 , openmips0|csr0|Add2~95, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[25] , openmips0|csr0|mepc[25], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25]~30 , openmips0|ctrl0|new_pc[25]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25] , openmips0|ctrl0|new_pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~114 , openmips0|pc_reg0|pc~114, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[25] , openmips0|pc_reg0|pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~25 , openmips0|if_id0|id_pc~25, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[25] , openmips0|if_id0|id_pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~26 , openmips0|id_ex0|ex_current_inst_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[25] , openmips0|id_ex0|ex_current_inst_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~25 , openmips0|ex_mem0|mem_current_inst_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[25] , openmips0|ex_mem0|mem_current_inst_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~96 , openmips0|csr0|Add2~96, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~98 , openmips0|csr0|Add2~98, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~99 , openmips0|csr0|Add2~99, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[26] , openmips0|csr0|mepc[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[26] , openmips0|csr0|frm[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[26]~feeder , openmips0|csr0|fflags[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[26] , openmips0|csr0|fflags[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~9 , openmips0|csr0|Selector107~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~10 , openmips0|csr0|Selector107~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~11 , openmips0|csr0|Selector107~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[26] , openmips0|csr0|mtval[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~4 , openmips0|csr0|Selector107~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~12 , openmips0|csr0|Selector107~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[26] , openmips0|csr0|mimpid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[26] , openmips0|csr0|mvendorid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~3 , openmips0|csr0|Selector107~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~13 , openmips0|csr0|Selector107~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~14 , openmips0|csr0|Selector107~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[26] , openmips0|csr0|data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~7 , openmips0|ex0|moveres~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector228~0 , openmips0|ex0|Selector228~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector228~1 , openmips0|ex0|Selector228~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[26] , openmips0|ex0|csr_reg_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~9 , openmips0|ex_mem0|mem_csr_reg_data~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[26] , openmips0|ex_mem0|mem_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~26 , openmips0|mem_wb0|wb_csr_reg_data~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[26] , openmips0|mem_wb0|wb_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~31 , openmips0|ctrl0|new_pc[26]~31, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26] , openmips0|ctrl0|new_pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~48 , openmips0|pc_reg0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~99 , openmips0|regfile1|rdata1[26]~99, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~100 , openmips0|regfile1|rdata1[26]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~50 , openmips0|id0|Add5~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~50 , openmips0|id0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~50 , openmips0|id0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~115 , openmips0|pc_reg0|pc~115, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~116 , openmips0|pc_reg0|pc~116, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~117 , openmips0|pc_reg0|pc~117, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[26] , openmips0|pc_reg0|pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~26 , openmips0|if_id0|id_pc~26, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[26] , openmips0|if_id0|id_pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~7 , openmips0|regfile1|rdata1[26]~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~8 , openmips0|regfile1|rdata1[26]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~26 , openmips0|id0|reg1_o[26]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~27 , openmips0|id0|reg1_o[26]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~28 , openmips0|id0|reg1_o[26]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26] , openmips0|id0|reg1_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~3 , openmips0|id_ex0|ex_reg1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[26] , openmips0|id_ex0|ex_reg1[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~4 , openmips0|ex0|Add4|auto_generated|_~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[26]~52 , openmips0|ex0|Add4|auto_generated|result_int[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[27]~54 , openmips0|ex0|Add4|auto_generated|result_int[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector50~2 , openmips0|ex0|Selector50~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[26] , openmips0|ex0|arithmeticres[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~46 , openmips0|id0|Add3~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~48 , openmips0|id0|Add3~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~7 , openmips0|id_ex0|ex_link_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~8 , openmips0|id_ex0|ex_link_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[26] , openmips0|id_ex0|ex_link_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~2 , openmips0|ex0|Mux26~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~0 , openmips0|ex0|Selector18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~1 , openmips0|ex0|Selector18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[26] , openmips0|ex0|logicout[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~8 , openmips0|ex0|moveres~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[26] , openmips0|ex0|moveres[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~7 , openmips0|ex0|Mux26~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~8 , openmips0|div0|result_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[58] , openmips0|div0|result_o[58], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~21 , openmips0|ex0|ShiftRight0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~147 , openmips0|ex0|ShiftRight0~147, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~5 , openmips0|ex0|ShiftLeft1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~6 , openmips0|ex0|ShiftLeft1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector116~0 , openmips0|ex0|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector117~0 , openmips0|ex0|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~48 , openmips0|div0|Add1~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~50 , openmips0|div0|Add1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[25]~3 , openmips0|ex0|div_opdata1_o[25]~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[24]~4 , openmips0|ex0|div_opdata1_o[24]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~50 , openmips0|div0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~0 , openmips0|div0|Selector49~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~1 , openmips0|div0|Selector49~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[25] , openmips0|div0|dividend[25], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~52 , openmips0|div0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~0 , openmips0|div0|Selector48~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~1 , openmips0|div0|Selector48~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[26] , openmips0|div0|dividend[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~7 , openmips0|div0|result_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[26] , openmips0|div0|result_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~74 , openmips0|ex0|ShiftLeft0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~77 , openmips0|ex0|ShiftLeft0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~69 , openmips0|ex0|ShiftLeft0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~30 , openmips0|ex0|ShiftLeft0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~70 , openmips0|ex0|ShiftLeft0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~71 , openmips0|ex0|ShiftLeft0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~3 , openmips0|ex0|Mux26~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~4 , openmips0|ex0|Mux26~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~5 , openmips0|ex0|Mux26~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~6 , openmips0|ex0|Mux26~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~8 , openmips0|ex0|Mux26~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~9 , openmips0|ex0|Mux26~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~10 , openmips0|ex0|Mux26~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~78 , openmips0|ex0|Mult0|auto_generated|op_1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~80 , openmips0|ex0|Mult0|auto_generated|op_1~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~0 , openmips0|ex0|Mux26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~114 , openmips0|ex0|Add6~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~116 , openmips0|ex0|Add6~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~1 , openmips0|ex0|Mux26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26 , openmips0|ex0|Mux26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[26] , openmips0|ex0|wdata_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~117 , openmips0|id0|reg2_o[26]~117, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~118 , openmips0|id0|reg2_o[26]~118, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~119 , openmips0|id0|reg2_o[26]~119, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26] , openmips0|id0|reg2_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~26 , openmips0|id_ex0|ex_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[26] , openmips0|id_ex0|ex_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~3 , openmips0|ex0|Add4|auto_generated|_~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[28]~56 , openmips0|ex0|Add4|auto_generated|result_int[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector49~2 , openmips0|ex0|Selector49~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[27] , openmips0|ex0|arithmeticres[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[27] , openmips0|csr0|mhartid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~6 , openmips0|csr0|mtime~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[27]~feeder , openmips0|csr0|minstret[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[27] , openmips0|csr0|minstret[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[27] , openmips0|csr0|minstreth[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~1 , openmips0|csr0|Selector106~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~2 , openmips0|csr0|Selector106~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[27] , openmips0|csr0|mip[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector5~0 , openmips0|csr0|Selector5~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[27] , openmips0|csr0|mcause[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[27] , openmips0|csr0|misa[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[27]~feeder , openmips0|csr0|mscratch[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[27] , openmips0|csr0|mscratch[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~5 , openmips0|csr0|Selector106~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[27] , openmips0|csr0|mstatus[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~6 , openmips0|csr0|Selector106~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[27] , openmips0|csr0|fcsr[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[27] , openmips0|csr0|mie[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~0 , openmips0|csr0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[27] , openmips0|csr0|mtvec[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~7 , openmips0|csr0|Selector106~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~8 , openmips0|csr0|Selector106~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[27] , openmips0|csr0|frm[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[27]~feeder , openmips0|csr0|fflags[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[27] , openmips0|csr0|fflags[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~9 , openmips0|csr0|Selector106~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~10 , openmips0|csr0|Selector106~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~11 , openmips0|csr0|Selector106~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[27] , openmips0|csr0|mtval[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~4 , openmips0|csr0|Selector106~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~12 , openmips0|csr0|Selector106~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[27] , openmips0|csr0|mimpid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[27] , openmips0|csr0|mvendorid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~3 , openmips0|csr0|Selector106~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~13 , openmips0|csr0|Selector106~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[27]~feeder , openmips0|csr0|marchid[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[27] , openmips0|csr0|marchid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[27] , openmips0|csr0|mtime[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~0 , openmips0|csr0|Selector106~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~14 , openmips0|csr0|Selector106~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[27] , openmips0|csr0|data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~5 , openmips0|ex0|moveres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector227~0 , openmips0|ex0|Selector227~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector227~1 , openmips0|ex0|Selector227~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[27] , openmips0|ex0|csr_reg_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~8 , openmips0|ex_mem0|mem_csr_reg_data~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[27] , openmips0|ex_mem0|mem_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~27 , openmips0|mem_wb0|wb_csr_reg_data~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[27] , openmips0|mem_wb0|wb_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~28 , openmips0|id_ex0|ex_current_inst_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[27] , openmips0|id_ex0|ex_current_inst_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~27 , openmips0|ex_mem0|mem_current_inst_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[27] , openmips0|ex_mem0|mem_current_inst_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~100 , openmips0|csr0|Add2~100, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~102 , openmips0|csr0|Add2~102, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~103 , openmips0|csr0|Add2~103, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[27] , openmips0|csr0|mepc[27], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27]~32 , openmips0|ctrl0|new_pc[27]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27] , openmips0|ctrl0|new_pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~52 , openmips0|id0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~50 , openmips0|pc_reg0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~52 , openmips0|id0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~118 , openmips0|pc_reg0|pc~118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~101 , openmips0|regfile1|rdata1[27]~101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~102 , openmips0|regfile1|rdata1[27]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~52 , openmips0|id0|Add5~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~119 , openmips0|pc_reg0|pc~119, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~120 , openmips0|pc_reg0|pc~120, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[27] , openmips0|pc_reg0|pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~27 , openmips0|if_id0|id_pc~27, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[27] , openmips0|if_id0|id_pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~50 , openmips0|id0|Add3~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~5 , openmips0|id_ex0|ex_link_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~6 , openmips0|id_ex0|ex_link_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[27] , openmips0|id_ex0|ex_link_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~2 , openmips0|ex0|Mux27~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~6 , openmips0|ex0|moveres~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[27] , openmips0|ex0|moveres[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~0 , openmips0|ex0|Selector17~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~1 , openmips0|ex0|Selector17~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[27] , openmips0|ex0|logicout[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~8 , openmips0|ex0|Mux27~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~4 , openmips0|ex0|ShiftLeft1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector115~0 , openmips0|ex0|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[26]~2 , openmips0|ex0|div_opdata1_o[26]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~54 , openmips0|div0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~0 , openmips0|div0|Selector47~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~52 , openmips0|div0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~1 , openmips0|div0|Selector47~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[27] , openmips0|div0|dividend[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~5 , openmips0|div0|result_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[27] , openmips0|div0|result_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~55 , openmips0|ex0|ShiftLeft0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~5 , openmips0|ex0|ShiftLeft0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~56 , openmips0|ex0|ShiftLeft0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~57 , openmips0|ex0|ShiftLeft0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~3 , openmips0|ex0|Mux27~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~4 , openmips0|ex0|Mux27~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~6 , openmips0|ex0|Mux27~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~146 , openmips0|ex0|ShiftRight0~146, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~7 , openmips0|ex0|Mux27~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~6 , openmips0|div0|result_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[59] , openmips0|div0|result_o[59], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~9 , openmips0|ex0|Mux27~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~10 , openmips0|ex0|Mux27~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~11 , openmips0|ex0|Mux27~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~0 , openmips0|ex0|Mux27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~82 , openmips0|ex0|Mult0|auto_generated|op_1~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~118 , openmips0|ex0|Add6~118, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~1 , openmips0|ex0|Mux27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27 , openmips0|ex0|Mux27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[27] , openmips0|ex0|wdata_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~2 , openmips0|ex_mem0|mem_wdata~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[27] , openmips0|ex_mem0|mem_wdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~10 , openmips0|mem0|wdata_o[27]~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~11 , openmips0|mem0|wdata_o[27]~11, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~5 , openmips0|regfile1|rdata1[27]~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~6 , openmips0|regfile1|rdata1[27]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~23 , openmips0|id0|reg1_o[27]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~24 , openmips0|id0|reg1_o[27]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~25 , openmips0|id0|reg1_o[27]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27] , openmips0|id0|reg1_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~2 , openmips0|id_ex0|ex_reg1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[27] , openmips0|id_ex0|ex_reg1[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector114~0 , openmips0|ex0|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~54 , openmips0|div0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~56 , openmips0|div0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~58 , openmips0|div0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~60 , openmips0|div0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~62 , openmips0|div0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[30]~30 , openmips0|ex0|div_opdata1_o[30]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[27]~1 , openmips0|ex0|div_opdata1_o[27]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~56 , openmips0|div0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~0 , openmips0|div0|Selector46~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~1 , openmips0|div0|Selector46~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[28] , openmips0|div0|dividend[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~58 , openmips0|div0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[28]~0 , openmips0|ex0|div_opdata1_o[28]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~0 , openmips0|div0|Selector45~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~1 , openmips0|div0|Selector45~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[29] , openmips0|div0|dividend[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[29]~29 , openmips0|ex0|div_opdata1_o[29]~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~60 , openmips0|div0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~0 , openmips0|div0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~1 , openmips0|div0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[30] , openmips0|div0|dividend[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~62 , openmips0|div0|Add4~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~0 , openmips0|div0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~1 , openmips0|div0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[31] , openmips0|div0|dividend[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~0 , openmips0|div0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~2 , openmips0|div0|Selector42~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~3 , openmips0|div0|Selector42~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[32] , openmips0|div0|dividend[32], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~118 , openmips0|div0|Add5~118, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~119 , openmips0|div0|Add5~119, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33] , openmips0|div0|dividend[33], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~116 , openmips0|div0|Add5~116, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~2 , openmips0|div0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~3 , openmips0|div0|Add5~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~117 , openmips0|div0|Add5~117, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[34] , openmips0|div0|dividend[34], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~5 , openmips0|div0|Add5~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~114 , openmips0|div0|Add5~114, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~115 , openmips0|div0|Add5~115, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[35] , openmips0|div0|dividend[35], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~7 , openmips0|div0|Add5~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~112 , openmips0|div0|Add5~112, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~113 , openmips0|div0|Add5~113, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[36] , openmips0|div0|dividend[36], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~9 , openmips0|div0|Add5~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~110 , openmips0|div0|Add5~110, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~111 , openmips0|div0|Add5~111, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37] , openmips0|div0|dividend[37], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~108 , openmips0|div0|Add5~108, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~109 , openmips0|div0|Add5~109, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[38] , openmips0|div0|dividend[38], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~50 , openmips0|div0|result_o~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[37] , openmips0|div0|result_o[37], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~48 , openmips0|ex0|moveres~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[5] , openmips0|ex0|moveres[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~0 , openmips0|ex0|Selector39~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~1 , openmips0|ex0|Selector39~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[5] , openmips0|ex0|logicout[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~6 , openmips0|ex0|Mux9~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~26 , openmips0|ex0|ShiftLeft1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~28 , openmips0|ex0|ShiftLeft1~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~49 , openmips0|div0|result_o~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[5] , openmips0|div0|result_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~4 , openmips0|ex0|Mux9~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~54 , openmips0|ex0|ShiftRight0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~59 , openmips0|ex0|ShiftRight0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~78 , openmips0|ex0|ShiftRight0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~71 , openmips0|ex0|ShiftRight0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~79 , openmips0|ex0|ShiftRight0~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~80 , openmips0|ex0|ShiftRight0~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~119 , openmips0|ex0|ShiftRight0~119, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~118 , openmips0|ex0|ShiftRight0~118, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~120 , openmips0|ex0|ShiftRight0~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~99 , openmips0|ex0|ShiftRight0~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~94 , openmips0|ex0|ShiftRight0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~100 , openmips0|ex0|ShiftRight0~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~121 , openmips0|ex0|ShiftRight0~121, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~122 , openmips0|ex0|ShiftRight0~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~5 , openmips0|ex0|Mux9~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~7 , openmips0|ex0|Mux9~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~8 , openmips0|ex0|Mux9~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~25 , openmips0|ex0|Add4|auto_generated|_~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~26 , openmips0|ex0|Add4|auto_generated|_~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~27 , openmips0|ex0|Add4|auto_generated|_~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~28 , openmips0|ex0|Add4|auto_generated|_~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~29 , openmips0|ex0|Add4|auto_generated|_~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[0]~1 , openmips0|ex0|Add4|auto_generated|result_int[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[1]~2 , openmips0|ex0|Add4|auto_generated|result_int[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[2]~4 , openmips0|ex0|Add4|auto_generated|result_int[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[3]~6 , openmips0|ex0|Add4|auto_generated|result_int[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[4]~8 , openmips0|ex0|Add4|auto_generated|result_int[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[5]~10 , openmips0|ex0|Add4|auto_generated|result_int[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[6]~12 , openmips0|ex0|Add4|auto_generated|result_int[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector71~2 , openmips0|ex0|Selector71~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[5] , openmips0|ex0|arithmeticres[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~2 , openmips0|ex0|Mux9~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~3 , openmips0|ex0|Mux9~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9 , openmips0|ex0|Mux9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[5] , openmips0|ex0|wdata_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~51 , openmips0|id0|reg2_o[5]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~52 , openmips0|id0|reg2_o[5]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~54 , openmips0|id0|reg2_o[5]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5] , openmips0|id0|reg2_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~5 , openmips0|id_ex0|ex_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[5] , openmips0|id_ex0|ex_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~24 , openmips0|ex0|Add4|auto_generated|_~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[7]~14 , openmips0|ex0|Add4|auto_generated|result_int[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[8]~16 , openmips0|ex0|Add4|auto_generated|result_int[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[9]~18 , openmips0|ex0|Add4|auto_generated|result_int[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector67~2 , openmips0|ex0|Selector67~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[9] , openmips0|ex0|arithmeticres[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~41 , openmips0|id_ex0|ex_link_address~41, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~42 , openmips0|id_ex0|ex_link_address~42, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[9] , openmips0|id_ex0|ex_link_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~2 , openmips0|ex0|Mux5~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~7 , openmips0|ex0|ShiftLeft1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~24 , openmips0|ex0|ShiftLeft1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~79 , openmips0|ex0|ShiftLeft0~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~80 , openmips0|ex0|ShiftLeft0~80, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~41 , openmips0|div0|result_o~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[9] , openmips0|div0|result_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~3 , openmips0|ex0|Mux5~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~7 , openmips0|ex0|ShiftRight0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~61 , openmips0|ex0|ShiftRight0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~101 , openmips0|ex0|ShiftRight0~101, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~102 , openmips0|ex0|ShiftRight0~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~103 , openmips0|ex0|ShiftRight0~103, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~4 , openmips0|ex0|Mux5~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~42 , openmips0|div0|result_o~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[41] , openmips0|div0|result_o[41], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~40 , openmips0|ex0|moveres~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[9] , openmips0|ex0|moveres[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~0 , openmips0|ex0|Selector35~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~1 , openmips0|ex0|Selector35~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[9] , openmips0|ex0|logicout[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~5 , openmips0|ex0|Mux5~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~6 , openmips0|ex0|Mux5~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~7 , openmips0|ex0|Mux5~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~8 , openmips0|ex0|Mux5~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~0 , openmips0|ex0|Mux5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~1 , openmips0|ex0|Mux5~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5 , openmips0|ex0|Mux5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[9] , openmips0|ex0|wdata_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~78 , openmips0|id0|reg1_o[9]~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~41 , openmips0|regfile1|rdata1[9]~41, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~42 , openmips0|regfile1|rdata1[9]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~79 , openmips0|id0|reg1_o[9]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~80 , openmips0|id0|reg1_o[9]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9] , openmips0|id0|reg1_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~20 , openmips0|id_ex0|ex_reg1~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[9] , openmips0|id_ex0|ex_reg1[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~0 , openmips0|ex0|Mux4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~1 , openmips0|ex0|Mux4~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~22 , openmips0|csr0|mtime~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[10]~feeder , openmips0|csr0|marchid[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[10] , openmips0|csr0|marchid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[10] , openmips0|csr0|mtime[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~0 , openmips0|csr0|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[10] , openmips0|csr0|mhartid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[10]~feeder , openmips0|csr0|minstret[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[10] , openmips0|csr0|minstret[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[10] , openmips0|csr0|minstreth[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~1 , openmips0|csr0|Selector123~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~2 , openmips0|csr0|Selector123~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[10] , openmips0|csr0|mtval[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~4 , openmips0|csr0|Selector123~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[10]~feeder , openmips0|csr0|mip[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[10] , openmips0|csr0|mip[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[10] , openmips0|csr0|misa[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[10] , openmips0|csr0|mscratch[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~5 , openmips0|csr0|Selector123~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector22~0 , openmips0|csr0|Selector22~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[10] , openmips0|csr0|mcause[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[10] , openmips0|csr0|frm[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[10]~feeder , openmips0|csr0|fflags[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[10] , openmips0|csr0|fflags[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~9 , openmips0|csr0|Selector123~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~0 , openmips0|csr0|Selector90~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[10] , openmips0|csr0|mtvec[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[10] , openmips0|csr0|mie[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[10] , openmips0|csr0|fcsr[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~7 , openmips0|csr0|Selector123~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[10] , openmips0|csr0|mstatus[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~6 , openmips0|csr0|Selector123~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~8 , openmips0|csr0|Selector123~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~10 , openmips0|csr0|Selector123~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~11 , openmips0|csr0|Selector123~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~12 , openmips0|csr0|Selector123~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[10] , openmips0|csr0|mvendorid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~3 , openmips0|csr0|Selector123~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[10] , openmips0|csr0|mimpid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~13 , openmips0|csr0|Selector123~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~14 , openmips0|csr0|Selector123~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[10] , openmips0|csr0|data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~37 , openmips0|ex0|moveres~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~38 , openmips0|ex0|moveres~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[10] , openmips0|ex0|moveres[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~0 , openmips0|ex0|Selector34~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~1 , openmips0|ex0|Selector34~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[10] , openmips0|ex0|logicout[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~5 , openmips0|ex0|Mux4~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~39 , openmips0|div0|result_o~39, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[10] , openmips0|div0|result_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~3 , openmips0|ex0|Mux4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~23 , openmips0|ex0|ShiftLeft1~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~55 , openmips0|ex0|ShiftRight0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~56 , openmips0|ex0|ShiftRight0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~72 , openmips0|ex0|ShiftRight0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~95 , openmips0|ex0|ShiftRight0~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~96 , openmips0|ex0|ShiftRight0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~97 , openmips0|ex0|ShiftRight0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~98 , openmips0|ex0|ShiftRight0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~4 , openmips0|ex0|Mux4~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~40 , openmips0|div0|result_o~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[42] , openmips0|div0|result_o[42], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~6 , openmips0|ex0|Mux4~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~7 , openmips0|ex0|Mux4~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~39 , openmips0|id_ex0|ex_link_address~39, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~40 , openmips0|id_ex0|ex_link_address~40, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[10] , openmips0|id_ex0|ex_link_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~2 , openmips0|ex0|Mux4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~8 , openmips0|ex0|Mux4~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector66~2 , openmips0|ex0|Selector66~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[10] , openmips0|ex0|arithmeticres[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4 , openmips0|ex0|Mux4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[10] , openmips0|ex0|wdata_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~75 , openmips0|id0|reg1_o[10]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~76 , openmips0|id0|reg1_o[10]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~77 , openmips0|id0|reg1_o[10]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10] , openmips0|id0|reg1_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~19 , openmips0|id_ex0|ex_reg1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[10] , openmips0|id_ex0|ex_reg1[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector244~0 , openmips0|ex0|Selector244~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector244~1 , openmips0|ex0|Selector244~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[10] , openmips0|ex0|csr_reg_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~24 , openmips0|ex_mem0|mem_csr_reg_data~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[10] , openmips0|ex_mem0|mem_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~11 , openmips0|mem_wb0|wb_csr_reg_data~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[10] , openmips0|mem_wb0|wb_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~16 , openmips0|csr0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~38 , openmips0|csr0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~39 , openmips0|csr0|Add2~39, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10] , openmips0|csr0|mepc[10], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10]~15 , openmips0|ctrl0|new_pc[10]~15, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10] , openmips0|ctrl0|new_pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~16 , openmips0|pc_reg0|Add0~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~18 , openmips0|id0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~67 , openmips0|pc_reg0|pc~67, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~68 , openmips0|pc_reg0|pc~68, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~69 , openmips0|pc_reg0|pc~69, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[10] , openmips0|pc_reg0|pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~10 , openmips0|if_id0|id_pc~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[10] , openmips0|if_id0|id_pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~11 , openmips0|id_ex0|ex_current_inst_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[10] , openmips0|id_ex0|ex_current_inst_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~10 , openmips0|ex_mem0|mem_current_inst_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[10] , openmips0|ex_mem0|mem_current_inst_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~18 , openmips0|csr0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~20 , openmips0|csr0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~21 , openmips0|csr0|Add2~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[11] , openmips0|csr0|mepc[11], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11]~16 , openmips0|ctrl0|new_pc[11]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11] , openmips0|ctrl0|new_pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~20 , openmips0|id0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~18 , openmips0|pc_reg0|Add0~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~70 , openmips0|pc_reg0|pc~70, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~71 , openmips0|pc_reg0|pc~71, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~72 , openmips0|pc_reg0|pc~72, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[11] , openmips0|pc_reg0|pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~11 , openmips0|if_id0|id_pc~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[11] , openmips0|if_id0|id_pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~20 , openmips0|id0|Add3~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~35 , openmips0|id_ex0|ex_link_address~35, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~36 , openmips0|id_ex0|ex_link_address~36, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[12] , openmips0|id_ex0|ex_link_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~2 , openmips0|ex0|Mux2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~36 , openmips0|div0|result_o~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[44] , openmips0|div0|result_o[44], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~21 , openmips0|csr0|mtime~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[12] , openmips0|csr0|minstret[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[12] , openmips0|csr0|minstreth[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~1 , openmips0|csr0|Selector121~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[12] , openmips0|csr0|mhartid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~2 , openmips0|csr0|Selector121~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[12] , openmips0|csr0|mvendorid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[12] , openmips0|csr0|mimpid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~12 , openmips0|csr0|Selector121~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~13 , openmips0|csr0|Selector121~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[12] , openmips0|csr0|mtval[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~3 , openmips0|csr0|Selector121~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector20~0 , openmips0|csr0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[12] , openmips0|csr0|mcause[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~5 , openmips0|csr0|mstatus~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[12] , openmips0|csr0|mstatus[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~6 , openmips0|csr0|Selector121~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[12] , openmips0|csr0|mie[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~0 , openmips0|csr0|Selector88~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[12] , openmips0|csr0|mtvec[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~5 , openmips0|csr0|Selector121~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[12] , openmips0|csr0|fcsr[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~7 , openmips0|csr0|Selector121~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[12]~feeder , openmips0|csr0|fflags[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[12] , openmips0|csr0|fflags[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[12] , openmips0|csr0|frm[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~8 , openmips0|csr0|Selector121~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~13 , openmips0|id_ex0|ex_current_inst_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[12] , openmips0|id_ex0|ex_current_inst_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~12 , openmips0|ex_mem0|mem_current_inst_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[12] , openmips0|ex_mem0|mem_current_inst_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~40 , openmips0|csr0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~42 , openmips0|csr0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~43 , openmips0|csr0|Add2~43, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[12] , openmips0|csr0|mepc[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~9 , openmips0|csr0|Selector121~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[12] , openmips0|csr0|mscratch[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[12]~2 , openmips0|csr0|misa[12]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[12] , openmips0|csr0|misa[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~4 , openmips0|csr0|Selector121~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~10 , openmips0|csr0|Selector121~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[12] , openmips0|csr0|mip[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~11 , openmips0|csr0|Selector121~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~14 , openmips0|csr0|Selector121~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[12]~feeder , openmips0|csr0|marchid[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[12] , openmips0|csr0|marchid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[12] , openmips0|csr0|mtime[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~0 , openmips0|csr0|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~15 , openmips0|csr0|Selector121~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[12] , openmips0|csr0|data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~35 , openmips0|ex0|moveres~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~36 , openmips0|ex0|moveres~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[12] , openmips0|ex0|moveres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~0 , openmips0|ex0|Selector32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~1 , openmips0|ex0|Selector32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[12] , openmips0|ex0|logicout[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~5 , openmips0|ex0|Mux2~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~85 , openmips0|ex0|ShiftRight0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~86 , openmips0|ex0|ShiftRight0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~83 , openmips0|ex0|ShiftRight0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~87 , openmips0|ex0|ShiftRight0~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~88 , openmips0|ex0|ShiftRight0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~21 , openmips0|ex0|ShiftLeft1~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~47 , openmips0|ex0|ShiftLeft0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~42 , openmips0|ex0|ShiftLeft0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~48 , openmips0|ex0|ShiftLeft0~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~35 , openmips0|div0|result_o~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[12] , openmips0|div0|result_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~3 , openmips0|ex0|Mux2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~4 , openmips0|ex0|Mux2~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~6 , openmips0|ex0|Mux2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~7 , openmips0|ex0|Mux2~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~8 , openmips0|ex0|Mux2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~0 , openmips0|ex0|Mux2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~1 , openmips0|ex0|Mux2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector64~2 , openmips0|ex0|Selector64~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[12] , openmips0|ex0|arithmeticres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2 , openmips0|ex0|Mux2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[12] , openmips0|ex0|wdata_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~35 , openmips0|regfile1|rdata1[12]~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~36 , openmips0|regfile1|rdata1[12]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~68 , openmips0|id0|reg1_o[12]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~69 , openmips0|id0|reg1_o[12]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~17 , openmips0|id0|reg2_o[12]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~70 , openmips0|id0|reg1_o[12]~70, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12] , openmips0|id0|reg1_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~17 , openmips0|id_ex0|ex_reg1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[12] , openmips0|id_ex0|ex_reg1[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector242~0 , openmips0|ex0|Selector242~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector242~1 , openmips0|ex0|Selector242~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[12] , openmips0|ex0|csr_reg_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~23 , openmips0|ex_mem0|mem_csr_reg_data~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[12] , openmips0|ex_mem0|mem_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~12 , openmips0|mem_wb0|wb_csr_reg_data~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[12] , openmips0|mem_wb0|wb_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12]~17 , openmips0|ctrl0|new_pc[12]~17, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12] , openmips0|ctrl0|new_pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~20 , openmips0|pc_reg0|Add0~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~22 , openmips0|id0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~73 , openmips0|pc_reg0|pc~73, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~74 , openmips0|pc_reg0|pc~74, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~75 , openmips0|pc_reg0|pc~75, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[12] , openmips0|pc_reg0|pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~12 , openmips0|if_id0|id_pc~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[12] , openmips0|if_id0|id_pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~24 , openmips0|id0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~26 , openmips0|id0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~28 , openmips0|id0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~30 , openmips0|id0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~32 , openmips0|id0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~34 , openmips0|id0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~94 , openmips0|pc_reg0|pc~94, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~95 , openmips0|pc_reg0|pc~95, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~96 , openmips0|pc_reg0|pc~96, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[19] , openmips0|pc_reg0|pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~19 , openmips0|if_id0|id_pc~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[19] , openmips0|if_id0|id_pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~20 , openmips0|id_ex0|ex_current_inst_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[19] , openmips0|id_ex0|ex_current_inst_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~19 , openmips0|ex_mem0|mem_current_inst_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[19] , openmips0|ex_mem0|mem_current_inst_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~84 , openmips0|csr0|Add2~84, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~85 , openmips0|csr0|Add2~85, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[20] , openmips0|csr0|mepc[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[20] , openmips0|csr0|frm[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20]~feeder , openmips0|csr0|fflags[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20] , openmips0|csr0|fflags[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~9 , openmips0|csr0|Selector113~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~0 , openmips0|csr0|Selector80~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[20] , openmips0|csr0|mtvec[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[20] , openmips0|csr0|mstatus[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~7 , openmips0|csr0|Selector113~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[20] , openmips0|csr0|mie[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[20]~feeder , openmips0|csr0|fcsr[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[20] , openmips0|csr0|fcsr[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~6 , openmips0|csr0|Selector113~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~8 , openmips0|csr0|Selector113~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~10 , openmips0|csr0|Selector113~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~11 , openmips0|csr0|Selector113~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~12 , openmips0|csr0|Selector113~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[20] , openmips0|csr0|mvendorid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~3 , openmips0|csr0|Selector113~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[20] , openmips0|csr0|mimpid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~13 , openmips0|csr0|Selector113~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~14 , openmips0|csr0|Selector113~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[20] , openmips0|csr0|data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~19 , openmips0|ex0|moveres~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector234~0 , openmips0|ex0|Selector234~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector234~1 , openmips0|ex0|Selector234~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[20] , openmips0|ex0|csr_reg_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~15 , openmips0|ex_mem0|mem_csr_reg_data~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[20] , openmips0|ex_mem0|mem_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~22 , openmips0|mem_wb0|wb_csr_reg_data~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[20] , openmips0|mem_wb0|wb_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20]~27 , openmips0|ctrl0|new_pc[20]~27, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20] , openmips0|ctrl0|new_pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~103 , openmips0|pc_reg0|pc~103, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~104 , openmips0|pc_reg0|pc~104, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~105 , openmips0|pc_reg0|pc~105, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[20] , openmips0|pc_reg0|pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~22 , openmips0|if_id0|id_pc~22, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[20] , openmips0|if_id0|id_pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~19 , openmips0|regfile1|rdata1[20]~19, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~20 , openmips0|regfile1|rdata1[20]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~44 , openmips0|id0|reg1_o[20]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~45 , openmips0|id0|reg1_o[20]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~46 , openmips0|id0|reg1_o[20]~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20] , openmips0|id0|reg1_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~9 , openmips0|id_ex0|ex_reg1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[20] , openmips0|id_ex0|ex_reg1[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector56~2 , openmips0|ex0|Selector56~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[20] , openmips0|ex0|arithmeticres[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~19 , openmips0|id_ex0|ex_link_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~20 , openmips0|id_ex0|ex_link_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[20] , openmips0|id_ex0|ex_link_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~8 , openmips0|ex0|Mux20~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~20 , openmips0|div0|result_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[52] , openmips0|div0|result_o[52], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~47 , openmips0|ex0|ShiftRight0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~48 , openmips0|ex0|ShiftRight0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~13 , openmips0|ex0|ShiftLeft1~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~7 , openmips0|ex0|shiftres~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~19 , openmips0|div0|result_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[20] , openmips0|div0|result_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~38 , openmips0|ex0|ShiftLeft0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~3 , openmips0|ex0|Mux20~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~92 , openmips0|ex0|ShiftLeft0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~93 , openmips0|ex0|ShiftLeft0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~4 , openmips0|ex0|Mux20~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~5 , openmips0|ex0|Mux20~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~6 , openmips0|ex0|Mux20~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~7 , openmips0|ex0|Mux20~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~9 , openmips0|ex0|Mux20~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~1 , openmips0|ex0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~2 , openmips0|ex0|Mux20~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~10 , openmips0|ex0|Mux20~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~0 , openmips0|ex0|Selector24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~1 , openmips0|ex0|Selector24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[20] , openmips0|ex0|logicout[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~20 , openmips0|ex0|moveres~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[20] , openmips0|ex0|moveres[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~0 , openmips0|ex0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~11 , openmips0|ex0|Mux20~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[20] , openmips0|ex0|wdata_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~9 , openmips0|ex_mem0|mem_wdata~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[20] , openmips0|ex_mem0|mem_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~4 , openmips0|ex_mem0|mem_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[4] , openmips0|ex_mem0|mem_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~20 , openmips0|ex_mem0|mem_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[20] , openmips0|ex_mem0|mem_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector63~0 , openmips0|mem0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[20] , openmips0|mem0|mem_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~20 , openmips0|dwishbone_bus_if|wishbone_data_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[20] , openmips0|dwishbone_bus_if|wishbone_data_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux47~0 , wb_conmax_top0|s2|Mux47~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20]~feeder , gpio_top0|rgpio_ints[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20] , gpio_top0|rgpio_ints[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20]~feeder , gpio_top0|rgpio_out[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20] , gpio_top0|rgpio_out[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[20] , gpio_top0|rgpio_oe[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~0 , gpio_top0|Mux11~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[20] , gpio_top0|rgpio_ptrig[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20]~feeder , gpio_top0|rgpio_inte[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20] , gpio_top0|rgpio_inte[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~1 , gpio_top0|Mux11~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~2 , gpio_top0|Mux11~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20] , gpio_top0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~32 , openmips0|dwishbone_bus_if|rd_buf~32, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[20] , openmips0|dwishbone_bus_if|rd_buf[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector119~0 , openmips0|dwishbone_bus_if|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[20] , openmips0|dwishbone_bus_if|cpu_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~24 , openmips0|mem0|wdata_o[20]~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~25 , openmips0|mem0|wdata_o[20]~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~9 , openmips0|mem_wb0|wb_wdata~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[20] , openmips0|mem_wb0|wb_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[20] , openmips0|regfile1|wrdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~82 , openmips0|id0|reg2_o[14]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~15 , openmips0|id0|reg2_o[14]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~83 , openmips0|id0|reg2_o[14]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14] , openmips0|id0|reg2_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~14 , openmips0|id_ex0|ex_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[14] , openmips0|id_ex0|ex_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector159~0 , openmips0|ex0|Selector159~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~16 , openmips0|div0|temp_op2~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[14] , openmips0|div0|divisor[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~90 , openmips0|div0|Add5~90, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~29 , openmips0|div0|Add5~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~91 , openmips0|div0|Add5~91, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[47] , openmips0|div0|dividend[47], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~31 , openmips0|div0|Add5~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~88 , openmips0|div0|Add5~88, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~89 , openmips0|div0|Add5~89, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[48] , openmips0|div0|dividend[48], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~33 , openmips0|div0|Add5~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~86 , openmips0|div0|Add5~86, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~87 , openmips0|div0|Add5~87, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[49] , openmips0|div0|dividend[49], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~35 , openmips0|div0|Add5~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~84 , openmips0|div0|Add5~84, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~85 , openmips0|div0|Add5~85, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[50] , openmips0|div0|dividend[50], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~82 , openmips0|div0|Add5~82, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~83 , openmips0|div0|Add5~83, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[51] , openmips0|div0|dividend[51], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~24 , openmips0|div0|result_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[50] , openmips0|div0|result_o[50], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~23 , openmips0|div0|result_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[18] , openmips0|div0|result_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~3 , openmips0|ex0|Mux18~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~57 , openmips0|ex0|ShiftRight0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~9 , openmips0|ex0|shiftres~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~4 , openmips0|ex0|Mux18~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~5 , openmips0|ex0|Mux18~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~6 , openmips0|ex0|Mux18~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~7 , openmips0|ex0|Mux18~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~8 , openmips0|ex0|Mux18~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~9 , openmips0|ex0|Mux18~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector58~2 , openmips0|ex0|Selector58~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[18] , openmips0|ex0|arithmeticres[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~1 , openmips0|ex0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~2 , openmips0|ex0|Mux18~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~10 , openmips0|ex0|Mux18~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~18 , openmips0|mem_wb0|wb_csr_reg_data~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[18] , openmips0|mem_wb0|wb_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[18] , openmips0|csr0|mhartid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~1 , openmips0|csr0|Selector115~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~15 , openmips0|csr0|mtime~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[18]~feeder , openmips0|csr0|marchid[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[18] , openmips0|csr0|marchid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[18] , openmips0|csr0|mtime[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~0 , openmips0|csr0|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[18]~feeder , openmips0|csr0|minstret[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[18] , openmips0|csr0|minstret[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[18] , openmips0|csr0|minstreth[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~2 , openmips0|csr0|Selector115~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[18] , openmips0|csr0|mtval[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~4 , openmips0|csr0|Selector115~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[18] , openmips0|csr0|mip[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector14~0 , openmips0|csr0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[18] , openmips0|csr0|mcause[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~66 , openmips0|csr0|Add2~66, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~67 , openmips0|csr0|Add2~67, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[18] , openmips0|csr0|mepc[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[18] , openmips0|csr0|frm[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[18] , openmips0|csr0|fflags[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~9 , openmips0|csr0|Selector115~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[18] , openmips0|csr0|mstatus[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~6 , openmips0|csr0|Selector115~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[18] , openmips0|csr0|fcsr[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[18] , openmips0|csr0|mie[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~0 , openmips0|csr0|Selector82~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[18] , openmips0|csr0|mtvec[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~7 , openmips0|csr0|Selector115~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~8 , openmips0|csr0|Selector115~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~10 , openmips0|csr0|Selector115~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[18]~feeder , openmips0|csr0|mscratch[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[18] , openmips0|csr0|mscratch[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[18] , openmips0|csr0|misa[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~5 , openmips0|csr0|Selector115~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~11 , openmips0|csr0|Selector115~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~12 , openmips0|csr0|Selector115~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[18] , openmips0|csr0|mimpid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[18] , openmips0|csr0|mvendorid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~3 , openmips0|csr0|Selector115~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~13 , openmips0|csr0|Selector115~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~14 , openmips0|csr0|Selector115~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[18] , openmips0|csr0|data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~23 , openmips0|ex0|moveres~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector236~0 , openmips0|ex0|Selector236~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector236~1 , openmips0|ex0|Selector236~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[18] , openmips0|ex0|csr_reg_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~17 , openmips0|ex_mem0|mem_csr_reg_data~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[18] , openmips0|ex_mem0|mem_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~24 , openmips0|ex0|moveres~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[18] , openmips0|ex0|moveres[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~0 , openmips0|ex0|Selector26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~1 , openmips0|ex0|Selector26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[18] , openmips0|ex0|logicout[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~0 , openmips0|ex0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~11 , openmips0|ex0|Mux18~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[18] , openmips0|ex0|wdata_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~11 , openmips0|ex_mem0|mem_wdata~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[18] , openmips0|ex_mem0|mem_wdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~18 , openmips0|ex_mem0|mem_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[18] , openmips0|ex_mem0|mem_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector65~0 , openmips0|mem0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[18] , openmips0|mem0|mem_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~18 , openmips0|dwishbone_bus_if|wishbone_data_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[18] , openmips0|dwishbone_bus_if|wishbone_data_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux49~0 , wb_conmax_top0|s2|Mux49~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18] , gpio_top0|rgpio_ints[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18]~feeder , gpio_top0|rgpio_inte[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18] , gpio_top0|rgpio_inte[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[18] , gpio_top0|rgpio_ptrig[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18]~feeder , gpio_top0|rgpio_out[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18] , gpio_top0|rgpio_out[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18] , gpio_top0|rgpio_oe[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~0 , gpio_top0|Mux13~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~1 , gpio_top0|Mux13~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~2 , gpio_top0|Mux13~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[18] , gpio_top0|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~34 , openmips0|dwishbone_bus_if|rd_buf~34, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[18] , openmips0|dwishbone_bus_if|rd_buf[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector121~0 , openmips0|dwishbone_bus_if|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[18] , openmips0|dwishbone_bus_if|cpu_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~28 , openmips0|mem0|wdata_o[18]~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~29 , openmips0|mem0|wdata_o[18]~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~11 , openmips0|mem_wb0|wb_wdata~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[18] , openmips0|mem_wb0|wb_wdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[18] , openmips0|regfile1|wrdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~91 , openmips0|id0|reg2_o[17]~91, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~12 , openmips0|id0|reg2_o[17]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~92 , openmips0|id0|reg2_o[17]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17] , openmips0|id0|reg2_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~17 , openmips0|id_ex0|ex_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[17] , openmips0|id_ex0|ex_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~17 , openmips0|ex_mem0|mem_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[17] , openmips0|ex_mem0|mem_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector66~0 , openmips0|mem0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[17] , openmips0|mem0|mem_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~17 , openmips0|dwishbone_bus_if|wishbone_data_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[17] , openmips0|dwishbone_bus_if|wishbone_data_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux50~0 , wb_conmax_top0|s2|Mux50~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17]~feeder , gpio_top0|rgpio_ints[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17] , gpio_top0|rgpio_ints[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[17]~feeder , gpio_top0|rgpio_inte[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[17] , gpio_top0|rgpio_inte[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17] , gpio_top0|rgpio_ptrig[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17]~feeder , gpio_top0|rgpio_out[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17] , gpio_top0|rgpio_out[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[17] , gpio_top0|rgpio_oe[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~0 , gpio_top0|Mux14~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~1 , gpio_top0|Mux14~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~2 , gpio_top0|Mux14~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17] , gpio_top0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~35 , openmips0|dwishbone_bus_if|rd_buf~35, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[17] , openmips0|dwishbone_bus_if|rd_buf[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector122~0 , openmips0|dwishbone_bus_if|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[17] , openmips0|dwishbone_bus_if|cpu_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~30 , openmips0|mem0|wdata_o[17]~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~31 , openmips0|mem0|wdata_o[17]~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~12 , openmips0|mem_wb0|wb_wdata~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[17] , openmips0|mem_wb0|wb_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[17] , openmips0|regfile1|wrdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~75 , openmips0|id0|reg2_o[12]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~76 , openmips0|id0|reg2_o[12]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~77 , openmips0|id0|reg2_o[12]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12] , openmips0|id0|reg2_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~12 , openmips0|id_ex0|ex_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[12] , openmips0|id_ex0|ex_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~12 , openmips0|ex_mem0|mem_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[12] , openmips0|ex_mem0|mem_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~0 , openmips0|mem0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~1 , openmips0|mem0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[28] , openmips0|mem0|mem_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~28 , openmips0|dwishbone_bus_if|wishbone_data_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[28] , openmips0|dwishbone_bus_if|wishbone_data_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux39~0 , wb_conmax_top0|s2|Mux39~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28]~feeder , gpio_top0|rgpio_out[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28] , gpio_top0|rgpio_out[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[28] , gpio_top0|rgpio_oe[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~0 , gpio_top0|Mux3~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[28] , gpio_top0|rgpio_inte[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28] , gpio_top0|rgpio_ptrig[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~1 , gpio_top0|Mux3~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[28] , gpio_top0|rgpio_ints[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~2 , gpio_top0|Mux3~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[28] , gpio_top0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~25 , openmips0|dwishbone_bus_if|rd_buf~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[28] , openmips0|dwishbone_bus_if|rd_buf[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector111~0 , openmips0|dwishbone_bus_if|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[28] , openmips0|dwishbone_bus_if|cpu_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~8 , openmips0|mem0|wdata_o[28]~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~9 , openmips0|mem0|wdata_o[28]~9, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~3 , openmips0|regfile1|rdata1[28]~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~4 , openmips0|regfile1|rdata1[28]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~20 , openmips0|id0|reg1_o[28]~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~5 , openmips0|csr0|mtime~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[28]~feeder , openmips0|csr0|marchid[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[28] , openmips0|csr0|marchid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[28] , openmips0|csr0|mtime[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~0 , openmips0|csr0|Selector105~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[28] , openmips0|csr0|mhartid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[28]~feeder , openmips0|csr0|minstret[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[28] , openmips0|csr0|minstret[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[28]~feeder , openmips0|csr0|minstreth[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[28] , openmips0|csr0|minstreth[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~1 , openmips0|csr0|Selector105~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~2 , openmips0|csr0|Selector105~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[28] , openmips0|csr0|mvendorid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~3 , openmips0|csr0|Selector105~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[28] , openmips0|csr0|mimpid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector4~0 , openmips0|csr0|Selector4~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[28] , openmips0|csr0|mcause[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[28]~feeder , openmips0|csr0|fflags[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[28] , openmips0|csr0|fflags[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[28] , openmips0|csr0|frm[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~9 , openmips0|csr0|Selector105~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~0 , openmips0|csr0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[28] , openmips0|csr0|mtvec[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[28] , openmips0|csr0|mie[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[28]~feeder , openmips0|csr0|fcsr[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[28] , openmips0|csr0|fcsr[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~6 , openmips0|csr0|Selector105~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[28] , openmips0|csr0|mstatus[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~7 , openmips0|csr0|Selector105~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~8 , openmips0|csr0|Selector105~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~10 , openmips0|csr0|Selector105~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[28]~feeder , openmips0|csr0|mscratch[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[28] , openmips0|csr0|mscratch[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[28] , openmips0|csr0|misa[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~5 , openmips0|csr0|Selector105~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~11 , openmips0|csr0|Selector105~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[28]~feeder , openmips0|csr0|mip[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[28] , openmips0|csr0|mip[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[28] , openmips0|csr0|mtval[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~4 , openmips0|csr0|Selector105~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~12 , openmips0|csr0|Selector105~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~13 , openmips0|csr0|Selector105~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~14 , openmips0|csr0|Selector105~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[28] , openmips0|csr0|data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~3 , openmips0|ex0|moveres~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector226~0 , openmips0|ex0|Selector226~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector226~1 , openmips0|ex0|Selector226~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[28] , openmips0|ex0|csr_reg_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~7 , openmips0|ex_mem0|mem_csr_reg_data~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[28] , openmips0|ex_mem0|mem_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~28 , openmips0|mem_wb0|wb_csr_reg_data~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[28] , openmips0|mem_wb0|wb_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~29 , openmips0|id_ex0|ex_current_inst_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[28] , openmips0|id_ex0|ex_current_inst_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~28 , openmips0|ex_mem0|mem_current_inst_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[28] , openmips0|ex_mem0|mem_current_inst_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~104 , openmips0|csr0|Add2~104, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~106 , openmips0|csr0|Add2~106, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~107 , openmips0|csr0|Add2~107, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[28] , openmips0|csr0|mepc[28], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28]~33 , openmips0|ctrl0|new_pc[28]~33, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28] , openmips0|ctrl0|new_pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~52 , openmips0|pc_reg0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~103 , openmips0|regfile1|rdata1[28]~103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~104 , openmips0|regfile1|rdata1[28]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~54 , openmips0|id0|Add5~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~54 , openmips0|id0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~54 , openmips0|id0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~121 , openmips0|pc_reg0|pc~121, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~122 , openmips0|pc_reg0|pc~122, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~123 , openmips0|pc_reg0|pc~123, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[28] , openmips0|pc_reg0|pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~28 , openmips0|if_id0|id_pc~28, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[28] , openmips0|if_id0|id_pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~21 , openmips0|id0|reg1_o[28]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~22 , openmips0|id0|reg1_o[28]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28] , openmips0|id0|reg1_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~1 , openmips0|id_ex0|ex_reg1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[28] , openmips0|id_ex0|ex_reg1[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[29]~58 , openmips0|ex0|Add4|auto_generated|result_int[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector48~2 , openmips0|ex0|Selector48~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[28] , openmips0|ex0|arithmeticres[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~13 , openmips0|ex0|Mux29~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~21 , openmips0|ex0|Mux29~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~14 , openmips0|ex0|Mux29~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~0 , openmips0|ex0|Selector16~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~1 , openmips0|ex0|Selector16~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[28] , openmips0|ex0|logicout[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~7 , openmips0|ex0|Mux28~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~11 , openmips0|ex0|ShiftRight0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~2 , openmips0|ex0|shiftres~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~6 , openmips0|ex0|Mux29~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~7 , openmips0|ex0|Mux29~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~33 , openmips0|ex0|ShiftLeft0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~3 , openmips0|ex0|Mux28~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~4 , openmips0|ex0|Mux28~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~5 , openmips0|ex0|Mux28~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~6 , openmips0|ex0|Mux28~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~8 , openmips0|ex0|Mux28~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~4 , openmips0|div0|result_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[28] , openmips0|div0|result_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~3 , openmips0|div0|result_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[60] , openmips0|div0|result_o[60], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~9 , openmips0|ex0|Mux28~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~52 , openmips0|id0|Add3~52, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~3 , openmips0|id_ex0|ex_link_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~4 , openmips0|id_ex0|ex_link_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[28] , openmips0|id_ex0|ex_link_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~2 , openmips0|ex0|Mux28~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~10 , openmips0|ex0|Mux28~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~84 , openmips0|ex0|Mult0|auto_generated|op_1~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~0 , openmips0|ex0|Mux28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~120 , openmips0|ex0|Add6~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~1 , openmips0|ex0|Mux28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~11 , openmips0|ex0|Mux28~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~4 , openmips0|ex0|moveres~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[28] , openmips0|ex0|moveres[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~12 , openmips0|ex0|Mux28~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[28] , openmips0|ex0|wdata_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~123 , openmips0|id0|reg2_o[28]~123, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~124 , openmips0|id0|reg2_o[28]~124, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~125 , openmips0|id0|reg2_o[28]~125, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28] , openmips0|id0|reg2_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~1 , openmips0|id0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~3 , openmips0|id0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~5 , openmips0|id0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~7 , openmips0|id0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~9 , openmips0|id0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~11 , openmips0|id0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~13 , openmips0|id0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~15 , openmips0|id0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~17 , openmips0|id0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~19 , openmips0|id0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~21 , openmips0|id0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~23 , openmips0|id0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~25 , openmips0|id0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~27 , openmips0|id0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~29 , openmips0|id0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~31 , openmips0|id0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~33 , openmips0|id0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~35 , openmips0|id0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~37 , openmips0|id0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~39 , openmips0|id0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~41 , openmips0|id0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~43 , openmips0|id0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~45 , openmips0|id0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~47 , openmips0|id0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~49 , openmips0|id0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~51 , openmips0|id0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~53 , openmips0|id0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~55 , openmips0|id0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~57 , openmips0|id0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~59 , openmips0|id0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~61 , openmips0|id0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~62 , openmips0|id0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~27 , openmips0|pc_reg0|pc[2]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~0 , openmips0|id0|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~1 , openmips0|id0|LessThan1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~3 , openmips0|id0|LessThan1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~5 , openmips0|id0|LessThan1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~7 , openmips0|id0|LessThan1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~9 , openmips0|id0|LessThan1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~11 , openmips0|id0|LessThan1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~13 , openmips0|id0|LessThan1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~15 , openmips0|id0|LessThan1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~17 , openmips0|id0|LessThan1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~19 , openmips0|id0|LessThan1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~21 , openmips0|id0|LessThan1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~23 , openmips0|id0|LessThan1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~25 , openmips0|id0|LessThan1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~27 , openmips0|id0|LessThan1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~29 , openmips0|id0|LessThan1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~31 , openmips0|id0|LessThan1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~33 , openmips0|id0|LessThan1~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~35 , openmips0|id0|LessThan1~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~37 , openmips0|id0|LessThan1~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~39 , openmips0|id0|LessThan1~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~41 , openmips0|id0|LessThan1~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~43 , openmips0|id0|LessThan1~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~45 , openmips0|id0|LessThan1~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~47 , openmips0|id0|LessThan1~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~49 , openmips0|id0|LessThan1~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~51 , openmips0|id0|LessThan1~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~53 , openmips0|id0|LessThan1~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~55 , openmips0|id0|LessThan1~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~57 , openmips0|id0|LessThan1~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~59 , openmips0|id0|LessThan1~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~61 , openmips0|id0|LessThan1~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~62 , openmips0|id0|LessThan1~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~26 , openmips0|pc_reg0|pc[2]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[0]~1 , openmips0|id0|reg2_o_mux[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[1]~3 , openmips0|id0|reg2_o_mux[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[2]~5 , openmips0|id0|reg2_o_mux[2]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[3]~7 , openmips0|id0|reg2_o_mux[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[4]~9 , openmips0|id0|reg2_o_mux[4]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[5]~11 , openmips0|id0|reg2_o_mux[5]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[6]~13 , openmips0|id0|reg2_o_mux[6]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[7]~15 , openmips0|id0|reg2_o_mux[7]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[8]~17 , openmips0|id0|reg2_o_mux[8]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[9]~19 , openmips0|id0|reg2_o_mux[9]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[10]~21 , openmips0|id0|reg2_o_mux[10]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[11]~23 , openmips0|id0|reg2_o_mux[11]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[12]~25 , openmips0|id0|reg2_o_mux[12]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[13]~27 , openmips0|id0|reg2_o_mux[13]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[14]~29 , openmips0|id0|reg2_o_mux[14]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[15]~31 , openmips0|id0|reg2_o_mux[15]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[16]~33 , openmips0|id0|reg2_o_mux[16]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[17]~35 , openmips0|id0|reg2_o_mux[17]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[18]~37 , openmips0|id0|reg2_o_mux[18]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[19]~39 , openmips0|id0|reg2_o_mux[19]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[20]~41 , openmips0|id0|reg2_o_mux[20]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[21]~43 , openmips0|id0|reg2_o_mux[21]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[22]~45 , openmips0|id0|reg2_o_mux[22]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[23]~47 , openmips0|id0|reg2_o_mux[23]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[24]~49 , openmips0|id0|reg2_o_mux[24]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[25]~51 , openmips0|id0|reg2_o_mux[25]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[26]~53 , openmips0|id0|reg2_o_mux[26]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[27]~55 , openmips0|id0|reg2_o_mux[27]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[28]~57 , openmips0|id0|reg2_o_mux[28]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[29]~59 , openmips0|id0|reg2_o_mux[29]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[30]~61 , openmips0|id0|reg2_o_mux[30]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[31]~62 , openmips0|id0|reg2_o_mux[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~20 , openmips0|pc_reg0|pc[2]~20, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~140 , openmips0|pc_reg0|pc[2]~140, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~28 , openmips0|pc_reg0|pc[2]~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~30 , openmips0|pc_reg0|pc[2]~30, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~58 , openmips0|pc_reg0|pc~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~59 , openmips0|pc_reg0|pc~59, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~60 , openmips0|pc_reg0|pc~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[7] , openmips0|pc_reg0|pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~7 , openmips0|if_id0|id_pc~7, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[7] , openmips0|if_id0|id_pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~84 , openmips0|id0|reg1_o[7]~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~45 , openmips0|regfile1|rdata1[7]~45, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~46 , openmips0|regfile1|rdata1[7]~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~85 , openmips0|id0|reg1_o[7]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~86 , openmips0|id0|reg1_o[7]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7] , openmips0|id0|reg1_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~22 , openmips0|id_ex0|ex_reg1~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[7] , openmips0|id_ex0|ex_reg1[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~0 , openmips0|ex0|Mux1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~1 , openmips0|ex0|Mux1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~22 , openmips0|id0|Add3~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~33 , openmips0|id_ex0|ex_link_address~33, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~34 , openmips0|id_ex0|ex_link_address~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[13] , openmips0|id_ex0|ex_link_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~2 , openmips0|ex0|Mux1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~0 , openmips0|ex0|Selector31~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~1 , openmips0|ex0|Selector31~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[13] , openmips0|ex0|logicout[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~20 , openmips0|csr0|mtime~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[13]~feeder , openmips0|csr0|marchid[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[13] , openmips0|csr0|marchid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[13] , openmips0|csr0|mtime[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~0 , openmips0|csr0|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[13] , openmips0|csr0|minstreth[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[13]~feeder , openmips0|csr0|minstret[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[13] , openmips0|csr0|minstret[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~2 , openmips0|csr0|Selector120~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[13] , openmips0|csr0|mtval[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~3 , openmips0|csr0|Selector120~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[13]~feeder , openmips0|csr0|mscratch[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[13] , openmips0|csr0|mscratch[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[13] , openmips0|csr0|misa[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~6 , openmips0|csr0|Selector120~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[13] , openmips0|csr0|mip[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[13]~feeder , openmips0|csr0|fflags[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[13] , openmips0|csr0|fflags[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[13] , openmips0|csr0|frm[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~10 , openmips0|csr0|Selector120~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~14 , openmips0|id_ex0|ex_current_inst_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[13] , openmips0|id_ex0|ex_current_inst_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~13 , openmips0|ex_mem0|mem_current_inst_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[13] , openmips0|ex_mem0|mem_current_inst_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~44 , openmips0|csr0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~46 , openmips0|csr0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~47 , openmips0|csr0|Add2~47, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[13] , openmips0|csr0|mepc[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[13] , openmips0|csr0|mstatus[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~8 , openmips0|csr0|Selector120~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[13] , openmips0|csr0|fcsr[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[13] , openmips0|csr0|mie[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~0 , openmips0|csr0|Selector87~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[13] , openmips0|csr0|mtvec[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~7 , openmips0|csr0|Selector120~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~9 , openmips0|csr0|Selector120~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~11 , openmips0|csr0|Selector120~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~12 , openmips0|csr0|Selector120~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[13] , openmips0|csr0|mimpid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[13] , openmips0|csr0|mvendorid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~5 , openmips0|csr0|Selector120~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector19~0 , openmips0|csr0|Selector19~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[13] , openmips0|csr0|mcause[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~4 , openmips0|csr0|Selector120~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~13 , openmips0|csr0|Selector120~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[13] , openmips0|csr0|mhartid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~1 , openmips0|csr0|Selector120~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~14 , openmips0|csr0|Selector120~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[13] , openmips0|csr0|data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~33 , openmips0|ex0|moveres~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~34 , openmips0|ex0|moveres~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[13] , openmips0|ex0|moveres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~5 , openmips0|ex0|Mux1~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~34 , openmips0|div0|result_o~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[45] , openmips0|div0|result_o[45], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~2 , openmips0|ex0|ShiftLeft1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~20 , openmips0|ex0|ShiftLeft1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~77 , openmips0|ex0|ShiftRight0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~81 , openmips0|ex0|ShiftRight0~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~82 , openmips0|ex0|ShiftRight0~82, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~33 , openmips0|div0|result_o~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[13] , openmips0|div0|result_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~21 , openmips0|ex0|ShiftLeft0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~29 , openmips0|ex0|ShiftLeft0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~3 , openmips0|ex0|Mux1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~4 , openmips0|ex0|Mux1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~6 , openmips0|ex0|Mux1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~7 , openmips0|ex0|Mux1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~8 , openmips0|ex0|Mux1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector63~2 , openmips0|ex0|Selector63~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[13] , openmips0|ex0|arithmeticres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1 , openmips0|ex0|Mux1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[13] , openmips0|ex0|wdata_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~65 , openmips0|id0|reg1_o[13]~65, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~33 , openmips0|regfile1|rdata1[13]~33, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~34 , openmips0|regfile1|rdata1[13]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~66 , openmips0|id0|reg1_o[13]~66, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~67 , openmips0|id0|reg1_o[13]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13] , openmips0|id0|reg1_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~16 , openmips0|id_ex0|ex_reg1~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[13] , openmips0|id_ex0|ex_reg1[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector241~0 , openmips0|ex0|Selector241~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector241~1 , openmips0|ex0|Selector241~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[13] , openmips0|ex0|csr_reg_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~22 , openmips0|ex_mem0|mem_csr_reg_data~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[13] , openmips0|ex_mem0|mem_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~13 , openmips0|mem_wb0|wb_csr_reg_data~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[13] , openmips0|mem_wb0|wb_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13]~18 , openmips0|ctrl0|new_pc[13]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13] , openmips0|ctrl0|new_pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~22 , openmips0|pc_reg0|Add0~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~76 , openmips0|pc_reg0|pc~76, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~77 , openmips0|pc_reg0|pc~77, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~78 , openmips0|pc_reg0|pc~78, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[13] , openmips0|pc_reg0|pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~13 , openmips0|if_id0|id_pc~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[13] , openmips0|if_id0|id_pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~24 , openmips0|id0|Add3~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~31 , openmips0|id_ex0|ex_link_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~32 , openmips0|id_ex0|ex_link_address~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[14] , openmips0|id_ex0|ex_link_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~2 , openmips0|ex0|Mux0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~0 , openmips0|ex0|Selector30~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~1 , openmips0|ex0|Selector30~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[14] , openmips0|ex0|logicout[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~19 , openmips0|csr0|mtime~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[14]~feeder , openmips0|csr0|marchid[14]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[14] , openmips0|csr0|marchid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[14] , openmips0|csr0|mtime[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~0 , openmips0|csr0|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[14] , openmips0|csr0|minstret[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[14] , openmips0|csr0|minstreth[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~1 , openmips0|csr0|Selector119~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[14] , openmips0|csr0|mhartid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~2 , openmips0|csr0|Selector119~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[14] , openmips0|csr0|mvendorid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~3 , openmips0|csr0|Selector119~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[14] , openmips0|csr0|mtval[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~4 , openmips0|csr0|Selector119~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[14] , openmips0|csr0|mip[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector18~0 , openmips0|csr0|Selector18~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[14] , openmips0|csr0|mcause[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[14] , openmips0|csr0|misa[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[14] , openmips0|csr0|mscratch[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~5 , openmips0|csr0|Selector119~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[14] , openmips0|csr0|fcsr[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~0 , openmips0|csr0|Selector86~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[14] , openmips0|csr0|mtvec[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~7 , openmips0|csr0|Selector119~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[14] , openmips0|csr0|mstatus[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~6 , openmips0|csr0|Selector119~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[14] , openmips0|csr0|mie[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[14] , openmips0|csr0|fflags[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~8 , openmips0|csr0|Selector119~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[14] , openmips0|csr0|frm[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~9 , openmips0|csr0|Selector119~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~10 , openmips0|csr0|Selector119~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~11 , openmips0|csr0|Selector119~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~12 , openmips0|csr0|Selector119~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[14] , openmips0|csr0|mimpid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~13 , openmips0|csr0|Selector119~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~14 , openmips0|csr0|Selector119~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[14] , openmips0|csr0|data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~31 , openmips0|ex0|moveres~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~32 , openmips0|ex0|moveres~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[14] , openmips0|ex0|moveres[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~5 , openmips0|ex0|Mux0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~95 , openmips0|ex0|ShiftLeft0~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~99 , openmips0|ex0|ShiftLeft0~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~100 , openmips0|ex0|ShiftLeft0~100, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~31 , openmips0|div0|result_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[14] , openmips0|div0|result_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~3 , openmips0|ex0|Mux0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~73 , openmips0|ex0|ShiftRight0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~74 , openmips0|ex0|ShiftRight0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~75 , openmips0|ex0|ShiftRight0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~76 , openmips0|ex0|ShiftRight0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~19 , openmips0|ex0|ShiftLeft1~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~4 , openmips0|ex0|Mux0~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~32 , openmips0|div0|result_o~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[46] , openmips0|div0|result_o[46], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~6 , openmips0|ex0|Mux0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~7 , openmips0|ex0|Mux0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~8 , openmips0|ex0|Mux0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~0 , openmips0|ex0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~1 , openmips0|ex0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector62~2 , openmips0|ex0|Selector62~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[14] , openmips0|ex0|arithmeticres[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0 , openmips0|ex0|Mux0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[14] , openmips0|ex0|wdata_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~31 , openmips0|regfile1|rdata1[14]~31, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~32 , openmips0|regfile1|rdata1[14]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~62 , openmips0|id0|reg1_o[14]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~63 , openmips0|id0|reg1_o[14]~63, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~64 , openmips0|id0|reg1_o[14]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14] , openmips0|id0|reg1_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~15 , openmips0|id_ex0|ex_reg1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[14] , openmips0|id_ex0|ex_reg1[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector240~0 , openmips0|ex0|Selector240~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector240~1 , openmips0|ex0|Selector240~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[14] , openmips0|ex0|csr_reg_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~21 , openmips0|ex_mem0|mem_csr_reg_data~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[14] , openmips0|ex_mem0|mem_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~14 , openmips0|mem_wb0|wb_csr_reg_data~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[14] , openmips0|mem_wb0|wb_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~15 , openmips0|id_ex0|ex_current_inst_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[14] , openmips0|id_ex0|ex_current_inst_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~14 , openmips0|ex_mem0|mem_current_inst_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[14] , openmips0|ex_mem0|mem_current_inst_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~48 , openmips0|csr0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~50 , openmips0|csr0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~51 , openmips0|csr0|Add2~51, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[14] , openmips0|csr0|mepc[14], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14]~19 , openmips0|ctrl0|new_pc[14]~19, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14] , openmips0|ctrl0|new_pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~24 , openmips0|pc_reg0|Add0~24, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~79 , openmips0|pc_reg0|pc~79, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~80 , openmips0|pc_reg0|pc~80, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~81 , openmips0|pc_reg0|pc~81, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[14] , openmips0|pc_reg0|pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~14 , openmips0|if_id0|id_pc~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[14] , openmips0|if_id0|id_pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~26 , openmips0|id0|Add3~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~29 , openmips0|id_ex0|ex_link_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~30 , openmips0|id_ex0|ex_link_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[15] , openmips0|id_ex0|ex_link_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~12 , openmips0|ex0|Mux15~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[15] , openmips0|csr0|mvendorid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~3 , openmips0|csr0|Selector118~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[15] , openmips0|csr0|mimpid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~18 , openmips0|csr0|mtime~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[15] , openmips0|csr0|mtval[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~7 , openmips0|csr0|Selector118~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[15] , openmips0|csr0|mstatus[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~5 , openmips0|csr0|Selector118~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[15] , openmips0|csr0|fcsr[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[15] , openmips0|csr0|mie[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~0 , openmips0|csr0|Selector85~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[15] , openmips0|csr0|mtvec[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~4 , openmips0|csr0|Selector118~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~6 , openmips0|csr0|Selector118~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[15] , openmips0|csr0|frm[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[15]~feeder , openmips0|csr0|fflags[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[15] , openmips0|csr0|fflags[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~10 , openmips0|csr0|Selector118~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[15] , openmips0|csr0|misa[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[15]~feeder , openmips0|csr0|mscratch[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[15] , openmips0|csr0|mscratch[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~9 , openmips0|csr0|Selector118~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~11 , openmips0|csr0|Selector118~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[15] , openmips0|csr0|mip[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector17~0 , openmips0|csr0|Selector17~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[15] , openmips0|csr0|mcause[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~8 , openmips0|csr0|Selector118~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~12 , openmips0|csr0|Selector118~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~13 , openmips0|csr0|Selector118~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[15]~feeder , openmips0|csr0|marchid[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[15] , openmips0|csr0|marchid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[15] , openmips0|csr0|mtime[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~0 , openmips0|csr0|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[15]~feeder , openmips0|csr0|minstret[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[15] , openmips0|csr0|minstret[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[15] , openmips0|csr0|minstreth[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~1 , openmips0|csr0|Selector118~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[15] , openmips0|csr0|mhartid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~2 , openmips0|csr0|Selector118~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~14 , openmips0|csr0|Selector118~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[15] , openmips0|csr0|data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~29 , openmips0|ex0|moveres~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~30 , openmips0|ex0|moveres~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[15] , openmips0|ex0|moveres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~0 , openmips0|ex0|Selector29~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~1 , openmips0|ex0|Selector29~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[15] , openmips0|ex0|logicout[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~9 , openmips0|ex0|Mux15~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~29 , openmips0|div0|result_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[15] , openmips0|div0|result_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~97 , openmips0|ex0|ShiftLeft0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~98 , openmips0|ex0|ShiftLeft0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~6 , openmips0|ex0|Mux15~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~7 , openmips0|ex0|Mux15~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~70 , openmips0|ex0|ShiftRight0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~4 , openmips0|ex0|Mux15~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~5 , openmips0|ex0|Mux15~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~8 , openmips0|ex0|Mux15~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~30 , openmips0|div0|result_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[47] , openmips0|div0|result_o[47], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~10 , openmips0|ex0|Mux15~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~11 , openmips0|ex0|Mux15~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~2 , openmips0|ex0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~3 , openmips0|ex0|Mux15~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector61~2 , openmips0|ex0|Selector61~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[15] , openmips0|ex0|arithmeticres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15 , openmips0|ex0|Mux15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[15] , openmips0|ex0|wdata_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~14 , openmips0|ex_mem0|mem_wdata~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[15] , openmips0|ex_mem0|mem_wdata[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux26~0 , wb_conmax_top0|s15|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux27~0 , wb_conmax_top0|s15|Mux27~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[7] , openmips0|mem0|mem_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~7 , openmips0|dwishbone_bus_if|wishbone_data_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[7] , openmips0|dwishbone_bus_if|wishbone_data_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux60~0 , wb_conmax_top0|s15|Mux60~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7]~feeder , wb_conmax_top0|rf|conf5[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we~0 , wb_conmax_top0|rf|rf_we~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we , wb_conmax_top0|rf|rf_we, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux28~0 , wb_conmax_top0|s15|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux29~0 , wb_conmax_top0|s15|Mux29~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~34 , wb_conmax_top0|rf|Equal1~34, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~42 , wb_conmax_top0|rf|Equal1~42, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7] , wb_conmax_top0|rf|conf5[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~33 , wb_conmax_top0|rf|Equal1~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~45 , wb_conmax_top0|rf|Equal1~45, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[7] , wb_conmax_top0|rf|conf7[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~37 , wb_conmax_top0|rf|Equal1~37, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~50 , wb_conmax_top0|rf|Equal1~50, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[7] , wb_conmax_top0|rf|conf1[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7]~feeder , wb_conmax_top0|rf|conf3[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~39 , wb_conmax_top0|rf|Equal1~39, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~52 , wb_conmax_top0|rf|Equal1~52, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7] , wb_conmax_top0|rf|conf3[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~13 , wb_conmax_top0|rf|rf_dout~13, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~14 , wb_conmax_top0|rf|rf_dout~14, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7]~feeder , wb_conmax_top0|rf|conf4[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~36 , wb_conmax_top0|rf|Equal1~36, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~44 , wb_conmax_top0|rf|Equal1~44, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7] , wb_conmax_top0|rf|conf4[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~35 , wb_conmax_top0|rf|Equal1~35, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~43 , wb_conmax_top0|rf|Equal1~43, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7] , wb_conmax_top0|rf|conf6[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~38 , wb_conmax_top0|rf|Equal1~38, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~51 , wb_conmax_top0|rf|Equal1~51, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[7] , wb_conmax_top0|rf|conf0[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7]~feeder , wb_conmax_top0|rf|conf2[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~32 , wb_conmax_top0|rf|Equal1~32, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~40 , wb_conmax_top0|rf|Equal1~40, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7] , wb_conmax_top0|rf|conf2[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~15 , wb_conmax_top0|rf|rf_dout~15, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~16 , wb_conmax_top0|rf|rf_dout~16, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~17 , wb_conmax_top0|rf|rf_dout~17, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7]~feeder , wb_conmax_top0|rf|conf13[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~53 , wb_conmax_top0|rf|Equal1~53, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7] , wb_conmax_top0|rf|conf13[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~41 , wb_conmax_top0|rf|Equal1~41, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[7] , wb_conmax_top0|rf|conf15[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7]~feeder , wb_conmax_top0|rf|conf11[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~49 , wb_conmax_top0|rf|Equal1~49, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7] , wb_conmax_top0|rf|conf11[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~47 , wb_conmax_top0|rf|Equal1~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7] , wb_conmax_top0|rf|conf9[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~18 , wb_conmax_top0|rf|rf_dout~18, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~19 , wb_conmax_top0|rf|rf_dout~19, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7]~feeder , wb_conmax_top0|rf|conf14[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~54 , wb_conmax_top0|rf|Equal1~54, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7] , wb_conmax_top0|rf|conf14[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~55 , wb_conmax_top0|rf|Equal1~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[7] , wb_conmax_top0|rf|conf12[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7]~feeder , wb_conmax_top0|rf|conf10[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~46 , wb_conmax_top0|rf|Equal1~46, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7] , wb_conmax_top0|rf|conf10[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~48 , wb_conmax_top0|rf|Equal1~48, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[7] , wb_conmax_top0|rf|conf8[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~11 , wb_conmax_top0|rf|rf_dout~11, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~12 , wb_conmax_top0|rf|rf_dout~12, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~20 , wb_conmax_top0|rf|rf_dout~20, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~21 , wb_conmax_top0|rf|rf_dout~21, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[7] , wb_conmax_top0|rf|rf_dout[7], openmips_min_sopc, 1
instance = comp, \gpio_i[7]~input , gpio_i[7]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[7] , gpio_top0|sync[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[7] , gpio_top0|ext_pad_s[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7] , gpio_top0|rgpio_in[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux60~0 , wb_conmax_top0|s2|Mux60~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~2 , openmips0|dwishbone_bus_if|wishbone_sel_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~3 , openmips0|dwishbone_bus_if|wishbone_sel_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[0] , openmips0|dwishbone_bus_if|wishbone_sel_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~8 , gpio_top0|rgpio_out[0]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7]~11 , gpio_top0|rgpio_ptrig[7]~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7] , gpio_top0|rgpio_ptrig[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7]~11 , gpio_top0|rgpio_inte[7]~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7] , gpio_top0|rgpio_inte[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[0] , openmips0|mem0|mem_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~0 , openmips0|dwishbone_bus_if|wishbone_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[0] , openmips0|dwishbone_bus_if|wishbone_data_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~11 , gpio_top0|always2~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0]~6 , gpio_top0|rgpio_ctrl[0]~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0] , gpio_top0|rgpio_ctrl[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~5 , gpio_top0|rgpio_ints~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~6 , gpio_top0|rgpio_ints~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~7 , gpio_top0|rgpio_ints~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[7] , gpio_top0|rgpio_ints[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5]~2 , gpio_top0|wb_dat_o[5]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~0 , gpio_top0|Mux24~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7]~feeder , gpio_top0|rgpio_out[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~9 , gpio_top0|rgpio_out[0]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7] , gpio_top0|rgpio_out[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7]~11 , gpio_top0|rgpio_oe[7]~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7] , gpio_top0|rgpio_oe[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~1 , gpio_top0|Mux24~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~2 , gpio_top0|Mux24~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~3 , gpio_top0|Mux24~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[7] , gpio_top0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~2 , openmips0|dwishbone_bus_if|rd_buf~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector0~0 , openmips0|dwishbone_bus_if|Selector0~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~23 , openmips0|dwishbone_bus_if|rd_buf~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[7] , openmips0|dwishbone_bus_if|rd_buf[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector132~0 , openmips0|dwishbone_bus_if|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[7] , openmips0|dwishbone_bus_if|cpu_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~15 , openmips0|ex_mem0|mem_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[15] , openmips0|ex_mem0|mem_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector68~0 , openmips0|mem0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[15] , openmips0|mem0|mem_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~15 , openmips0|dwishbone_bus_if|wishbone_data_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[15] , openmips0|dwishbone_bus_if|wishbone_data_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux52~0 , wb_conmax_top0|s2|Mux52~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~4 , openmips0|dwishbone_bus_if|wishbone_sel_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~5 , openmips0|dwishbone_bus_if|wishbone_sel_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[1] , openmips0|dwishbone_bus_if|wishbone_sel_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15]~8 , gpio_top0|rgpio_ptrig[15]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15] , gpio_top0|rgpio_ptrig[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15]~feeder , gpio_top0|rgpio_out[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~10 , gpio_top0|rgpio_out[8]~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15] , gpio_top0|rgpio_out[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15]~8 , gpio_top0|rgpio_oe[15]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15] , gpio_top0|rgpio_oe[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15]~8 , gpio_top0|rgpio_inte[15]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15] , gpio_top0|rgpio_inte[15], openmips_min_sopc, 1
instance = comp, \gpio_i[15]~input , gpio_i[15]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[15] , gpio_top0|sync[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[15] , gpio_top0|ext_pad_s[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15]~feeder , gpio_top0|rgpio_in[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15] , gpio_top0|rgpio_in[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~2 , gpio_top0|rgpio_ints~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~3 , gpio_top0|rgpio_ints~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~4 , gpio_top0|rgpio_ints~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[15] , gpio_top0|rgpio_ints[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~0 , gpio_top0|Mux16~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~1 , gpio_top0|Mux16~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~2 , gpio_top0|Mux16~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~3 , gpio_top0|Mux16~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15] , gpio_top0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux52~0 , wb_conmax_top0|s15|Mux52~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15]~feeder , wb_conmax_top0|rf|conf7[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15] , wb_conmax_top0|rf|conf7[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15] , wb_conmax_top0|rf|conf5[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15]~feeder , wb_conmax_top0|rf|conf6[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15] , wb_conmax_top0|rf|conf6[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15] , wb_conmax_top0|rf|conf4[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~0 , wb_conmax_top0|rf|rf_dout~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~1 , wb_conmax_top0|rf|rf_dout~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15]~feeder , wb_conmax_top0|rf|conf14[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15] , wb_conmax_top0|rf|conf14[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[15] , wb_conmax_top0|rf|conf12[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~7 , wb_conmax_top0|rf|rf_dout~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15]~feeder , wb_conmax_top0|rf|conf13[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15] , wb_conmax_top0|rf|conf13[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[15] , wb_conmax_top0|rf|conf15[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~8 , wb_conmax_top0|rf|rf_dout~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15]~feeder , wb_conmax_top0|rf|conf2[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15] , wb_conmax_top0|rf|conf2[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[15] , wb_conmax_top0|rf|conf3[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15]~feeder , wb_conmax_top0|rf|conf1[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15] , wb_conmax_top0|rf|conf1[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[15] , wb_conmax_top0|rf|conf0[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~4 , wb_conmax_top0|rf|rf_dout~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~5 , wb_conmax_top0|rf|rf_dout~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15]~feeder , wb_conmax_top0|rf|conf10[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15] , wb_conmax_top0|rf|conf10[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15] , wb_conmax_top0|rf|conf11[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15]~feeder , wb_conmax_top0|rf|conf9[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15] , wb_conmax_top0|rf|conf9[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15] , wb_conmax_top0|rf|conf8[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~2 , wb_conmax_top0|rf|rf_dout~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~3 , wb_conmax_top0|rf|rf_dout~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~6 , wb_conmax_top0|rf|rf_dout~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~9 , wb_conmax_top0|rf|rf_dout~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~10 , wb_conmax_top0|rf|rf_dout~10, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[15] , wb_conmax_top0|rf|rf_dout[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~1 , openmips0|dwishbone_bus_if|rd_buf~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~17 , openmips0|dwishbone_bus_if|rd_buf~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[15] , openmips0|dwishbone_bus_if|rd_buf[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector124~0 , openmips0|dwishbone_bus_if|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[15] , openmips0|dwishbone_bus_if|cpu_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~0 , openmips0|mem0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~31 , openmips0|ex_mem0|mem_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[31] , openmips0|ex_mem0|mem_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~1 , openmips0|mem0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[31] , openmips0|mem0|mem_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~31 , openmips0|dwishbone_bus_if|wishbone_data_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[31] , openmips0|dwishbone_bus_if|wishbone_data_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux36~0 , wb_conmax_top0|s2|Mux36~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31] , gpio_top0|rgpio_inte[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31] , gpio_top0|rgpio_ptrig[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31]~feeder , gpio_top0|rgpio_out[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31] , gpio_top0|rgpio_out[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31] , gpio_top0|rgpio_oe[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~0 , gpio_top0|Mux0~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~1 , gpio_top0|Mux0~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31] , gpio_top0|rgpio_ints[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~2 , gpio_top0|Mux0~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[31] , gpio_top0|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~21 , openmips0|dwishbone_bus_if|rd_buf~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[31] , openmips0|dwishbone_bus_if|rd_buf[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector108~0 , openmips0|dwishbone_bus_if|Selector108~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[31] , openmips0|dwishbone_bus_if|cpu_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~0 , openmips0|mem0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~1 , openmips0|mem0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector20~0 , openmips0|mem0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~35 , openmips0|mem0|wdata_o[15]~35, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~36 , openmips0|mem0|wdata_o[15]~36, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~29 , openmips0|regfile1|rdata1[15]~29, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~30 , openmips0|regfile1|rdata1[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~59 , openmips0|id0|reg1_o[15]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~60 , openmips0|id0|reg1_o[15]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~61 , openmips0|id0|reg1_o[15]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15] , openmips0|id0|reg1_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~14 , openmips0|id_ex0|ex_reg1~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[15] , openmips0|id_ex0|ex_reg1[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector239~0 , openmips0|ex0|Selector239~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector239~1 , openmips0|ex0|Selector239~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[15] , openmips0|ex0|csr_reg_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~20 , openmips0|ex_mem0|mem_csr_reg_data~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[15] , openmips0|ex_mem0|mem_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~15 , openmips0|mem_wb0|wb_csr_reg_data~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[15] , openmips0|mem_wb0|wb_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~52 , openmips0|csr0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~54 , openmips0|csr0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~55 , openmips0|csr0|Add2~55, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[15] , openmips0|csr0|mepc[15], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15]~20 , openmips0|ctrl0|new_pc[15]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15] , openmips0|ctrl0|new_pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~26 , openmips0|pc_reg0|Add0~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~82 , openmips0|pc_reg0|pc~82, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~83 , openmips0|pc_reg0|pc~83, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~84 , openmips0|pc_reg0|pc~84, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[15] , openmips0|pc_reg0|pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~15 , openmips0|if_id0|id_pc~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[15] , openmips0|if_id0|id_pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~25 , openmips0|id_ex0|ex_link_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~26 , openmips0|id_ex0|ex_link_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[17] , openmips0|id_ex0|ex_link_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~5 , openmips0|ex0|Mux17~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~60 , openmips0|ex0|ShiftRight0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~62 , openmips0|ex0|ShiftRight0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~17 , openmips0|ex0|ShiftLeft1~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~18 , openmips0|ex0|ShiftLeft1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~10 , openmips0|ex0|shiftres~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~26 , openmips0|div0|result_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[49] , openmips0|div0|result_o[49], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~102 , openmips0|ex0|ShiftLeft0~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~6 , openmips0|ex0|Mux17~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~7 , openmips0|ex0|Mux17~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~78 , openmips0|ex0|ShiftLeft0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~8 , openmips0|ex0|Mux17~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~25 , openmips0|div0|result_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[17] , openmips0|div0|result_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~9 , openmips0|ex0|Mux17~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~10 , openmips0|ex0|Mux17~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~14 , openmips0|ex0|Mux17~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~11 , openmips0|ex0|Mux17~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector59~2 , openmips0|ex0|Selector59~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[17] , openmips0|ex0|arithmeticres[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~3 , openmips0|ex0|Mux17~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~4 , openmips0|ex0|Mux17~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~12 , openmips0|ex0|Mux17~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~0 , openmips0|ex0|Selector27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~1 , openmips0|ex0|Selector27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[17] , openmips0|ex0|logicout[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector237~0 , openmips0|ex0|Selector237~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector237~1 , openmips0|ex0|Selector237~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[17] , openmips0|ex0|csr_reg_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~18 , openmips0|ex_mem0|mem_csr_reg_data~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[17] , openmips0|ex_mem0|mem_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~17 , openmips0|mem_wb0|wb_csr_reg_data~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[17] , openmips0|mem_wb0|wb_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[17] , openmips0|csr0|mhartid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~16 , openmips0|csr0|mtime~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[17]~feeder , openmips0|csr0|minstret[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[17] , openmips0|csr0|minstret[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[17] , openmips0|csr0|minstreth[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~1 , openmips0|csr0|Selector116~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~2 , openmips0|csr0|Selector116~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[17]~feeder , openmips0|csr0|marchid[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[17] , openmips0|csr0|marchid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[17] , openmips0|csr0|mtime[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~0 , openmips0|csr0|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[17] , openmips0|csr0|mvendorid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~3 , openmips0|csr0|Selector116~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[17]~feeder , openmips0|csr0|mip[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[17] , openmips0|csr0|mip[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[17] , openmips0|csr0|mtval[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~4 , openmips0|csr0|Selector116~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector15~0 , openmips0|csr0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[17] , openmips0|csr0|mcause[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[17] , openmips0|csr0|misa[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[17]~feeder , openmips0|csr0|mscratch[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[17] , openmips0|csr0|mscratch[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~5 , openmips0|csr0|Selector116~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[17]~feeder , openmips0|csr0|fflags[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[17] , openmips0|csr0|fflags[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[17] , openmips0|csr0|frm[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~9 , openmips0|csr0|Selector116~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[17] , openmips0|csr0|mstatus[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~6 , openmips0|csr0|Selector116~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[17] , openmips0|csr0|mie[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~0 , openmips0|csr0|Selector83~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[17] , openmips0|csr0|mtvec[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[17] , openmips0|csr0|fcsr[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~7 , openmips0|csr0|Selector116~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~8 , openmips0|csr0|Selector116~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~10 , openmips0|csr0|Selector116~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~11 , openmips0|csr0|Selector116~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~12 , openmips0|csr0|Selector116~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[17] , openmips0|csr0|mimpid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~13 , openmips0|csr0|Selector116~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~14 , openmips0|csr0|Selector116~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[17] , openmips0|csr0|data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~25 , openmips0|ex0|moveres~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~26 , openmips0|ex0|moveres~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[17] , openmips0|ex0|moveres[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~2 , openmips0|ex0|Mux17~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~13 , openmips0|ex0|Mux17~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[17] , openmips0|ex0|wdata_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~53 , openmips0|id0|reg1_o[17]~53, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~25 , openmips0|regfile1|rdata1[17]~25, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~26 , openmips0|regfile1|rdata1[17]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~54 , openmips0|id0|reg1_o[17]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~55 , openmips0|id0|reg1_o[17]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17] , openmips0|id0|reg1_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~12 , openmips0|id_ex0|ex_reg1~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[17] , openmips0|id_ex0|ex_reg1[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~0 , openmips0|ex0|Mux25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~1 , openmips0|ex0|Mux25~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~9 , openmips0|id_ex0|ex_link_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~10 , openmips0|id_ex0|ex_link_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[25] , openmips0|id_ex0|ex_link_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~2 , openmips0|ex0|Mux25~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~10 , openmips0|div0|result_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[57] , openmips0|div0|result_o[57], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~24 , openmips0|ex0|ShiftRight0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~8 , openmips0|ex0|ShiftLeft1~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~9 , openmips0|div0|result_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[25] , openmips0|div0|result_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~6 , openmips0|ex0|ShiftLeft0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~8 , openmips0|ex0|ShiftLeft0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~3 , openmips0|ex0|Mux25~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~4 , openmips0|ex0|Mux25~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~5 , openmips0|ex0|Mux25~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~6 , openmips0|ex0|Mux25~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~0 , openmips0|ex0|Selector19~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~1 , openmips0|ex0|Selector19~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[25] , openmips0|ex0|logicout[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~10 , openmips0|ex0|moveres~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[25] , openmips0|ex0|moveres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~7 , openmips0|ex0|Mux25~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~8 , openmips0|ex0|Mux25~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~9 , openmips0|ex0|Mux25~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~10 , openmips0|ex0|Mux25~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector51~2 , openmips0|ex0|Selector51~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[25] , openmips0|ex0|arithmeticres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25 , openmips0|ex0|Mux25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[25] , openmips0|ex0|wdata_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~4 , openmips0|ex_mem0|mem_wdata~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[25] , openmips0|ex_mem0|mem_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~25 , openmips0|ex_mem0|mem_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[25] , openmips0|ex_mem0|mem_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~9 , openmips0|ex_mem0|mem_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[9] , openmips0|ex_mem0|mem_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~0 , openmips0|mem0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~1 , openmips0|mem0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[25] , openmips0|mem0|mem_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~25 , openmips0|dwishbone_bus_if|wishbone_data_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[25] , openmips0|dwishbone_bus_if|wishbone_data_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux42~0 , wb_conmax_top0|s2|Mux42~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25]~feeder , gpio_top0|rgpio_out[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25] , gpio_top0|rgpio_out[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25] , gpio_top0|rgpio_oe[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~0 , gpio_top0|Mux6~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25]~feeder , gpio_top0|rgpio_inte[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25] , gpio_top0|rgpio_inte[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25] , gpio_top0|rgpio_ptrig[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~1 , gpio_top0|Mux6~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25]~feeder , gpio_top0|rgpio_ints[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25] , gpio_top0|rgpio_ints[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~2 , gpio_top0|Mux6~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[25] , gpio_top0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~28 , openmips0|dwishbone_bus_if|rd_buf~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[25] , openmips0|dwishbone_bus_if|rd_buf[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector114~0 , openmips0|dwishbone_bus_if|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[25] , openmips0|dwishbone_bus_if|cpu_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~14 , openmips0|mem0|wdata_o[25]~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~15 , openmips0|mem0|wdata_o[25]~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~4 , openmips0|mem_wb0|wb_wdata~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[25] , openmips0|mem_wb0|wb_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~9 , openmips0|regfile1|rdata1[25]~9, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~10 , openmips0|regfile1|rdata1[25]~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~29 , openmips0|id0|reg1_o[25]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~30 , openmips0|id0|reg1_o[25]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~31 , openmips0|id0|reg1_o[25]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25] , openmips0|id0|reg1_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~4 , openmips0|id_ex0|ex_reg1~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[25] , openmips0|id_ex0|ex_reg1[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~17 , openmips0|ex0|Add1~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~19 , openmips0|ex0|Add1~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~21 , openmips0|ex0|Add1~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~23 , openmips0|ex0|Add1~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~25 , openmips0|ex0|Add1~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~27 , openmips0|ex0|Add1~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~29 , openmips0|ex0|Add1~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~31 , openmips0|ex0|Add1~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~33 , openmips0|ex0|Add1~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~35 , openmips0|ex0|Add1~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~37 , openmips0|ex0|Add1~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~39 , openmips0|ex0|Add1~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~41 , openmips0|ex0|Add1~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~43 , openmips0|ex0|Add1~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~45 , openmips0|ex0|Add1~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~47 , openmips0|ex0|Add1~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~48 , openmips0|ex0|Add1~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~50 , openmips0|ex0|Add1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~17 , openmips0|ex0|Add0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~19 , openmips0|ex0|Add0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~21 , openmips0|ex0|Add0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~23 , openmips0|ex0|Add0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~25 , openmips0|ex0|Add0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~27 , openmips0|ex0|Add0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~29 , openmips0|ex0|Add0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~31 , openmips0|ex0|Add0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~33 , openmips0|ex0|Add0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~35 , openmips0|ex0|Add0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~37 , openmips0|ex0|Add0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~39 , openmips0|ex0|Add0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~41 , openmips0|ex0|Add0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~43 , openmips0|ex0|Add0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~45 , openmips0|ex0|Add0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~47 , openmips0|ex0|Add0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~48 , openmips0|ex0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~50 , openmips0|ex0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~76 , openmips0|ex0|Add1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[25] , openmips0|ex_mem0|mem_mem_addr[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~17 , openmips0|dwishbone_bus_if|wishbone_addr_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[25] , openmips0|dwishbone_bus_if|wishbone_addr_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~52 , openmips0|ex0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~52 , openmips0|ex0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~77 , openmips0|ex0|Add1~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[26] , openmips0|ex_mem0|mem_mem_addr[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~18 , openmips0|dwishbone_bus_if|wishbone_addr_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[26] , openmips0|dwishbone_bus_if|wishbone_addr_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~54 , openmips0|ex0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~54 , openmips0|ex0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~78 , openmips0|ex0|Add1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[27] , openmips0|ex_mem0|mem_mem_addr[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~19 , openmips0|dwishbone_bus_if|wishbone_addr_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[27] , openmips0|dwishbone_bus_if|wishbone_addr_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~0 , wb_conmax_top0|rf|rf_sel~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m0_cyc_r , wb_conmax_top0|s15|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~79 , openmips0|ex0|Add1~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[24] , openmips0|ex_mem0|mem_mem_addr[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~20 , openmips0|dwishbone_bus_if|wishbone_addr_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[24]~feeder , openmips0|dwishbone_bus_if|wishbone_addr_o[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[24] , openmips0|dwishbone_bus_if|wishbone_addr_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~1 , wb_conmax_top0|rf|rf_sel~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~2 , wb_conmax_top0|rf|rf_sel~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~14 , openmips0|ex_mem0|mem_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[14] , openmips0|ex_mem0|mem_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector69~0 , openmips0|mem0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[14] , openmips0|mem0|mem_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~14 , openmips0|dwishbone_bus_if|wishbone_data_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[14] , openmips0|dwishbone_bus_if|wishbone_data_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux53~0 , wb_conmax_top0|s15|Mux53~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14]~feeder , wb_conmax_top0|rf|conf13[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14] , wb_conmax_top0|rf|conf13[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[14] , wb_conmax_top0|rf|conf9[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[14] , wb_conmax_top0|rf|conf12[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14] , wb_conmax_top0|rf|conf8[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~22 , wb_conmax_top0|rf|rf_dout~22, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~23 , wb_conmax_top0|rf|rf_dout~23, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14]~feeder , wb_conmax_top0|rf|conf11[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14] , wb_conmax_top0|rf|conf11[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14] , wb_conmax_top0|rf|conf10[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~29 , wb_conmax_top0|rf|rf_dout~29, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[14] , wb_conmax_top0|rf|conf15[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14]~feeder , wb_conmax_top0|rf|conf14[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14] , wb_conmax_top0|rf|conf14[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~30 , wb_conmax_top0|rf|rf_dout~30, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14]~feeder , wb_conmax_top0|rf|conf6[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14] , wb_conmax_top0|rf|conf6[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14] , wb_conmax_top0|rf|conf7[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14]~feeder , wb_conmax_top0|rf|conf3[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14] , wb_conmax_top0|rf|conf3[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[14] , wb_conmax_top0|rf|conf2[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~24 , wb_conmax_top0|rf|rf_dout~24, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~25 , wb_conmax_top0|rf|rf_dout~25, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14]~feeder , wb_conmax_top0|rf|conf1[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14] , wb_conmax_top0|rf|conf1[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14] , wb_conmax_top0|rf|conf5[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14]~feeder , wb_conmax_top0|rf|conf4[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14] , wb_conmax_top0|rf|conf4[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[14] , wb_conmax_top0|rf|conf0[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~26 , wb_conmax_top0|rf|rf_dout~26, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~27 , wb_conmax_top0|rf|rf_dout~27, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~28 , wb_conmax_top0|rf|rf_dout~28, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~31 , wb_conmax_top0|rf|rf_dout~31, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~32 , wb_conmax_top0|rf|rf_dout~32, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[14] , wb_conmax_top0|rf|rf_dout[14], openmips_min_sopc, 1
instance = comp, \gpio_i[14]~input , gpio_i[14]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[14] , gpio_top0|sync[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[14] , gpio_top0|ext_pad_s[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[14] , gpio_top0|rgpio_in[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux53~0 , wb_conmax_top0|s2|Mux53~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14] , gpio_top0|rgpio_ptrig[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14] , gpio_top0|rgpio_out[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14] , gpio_top0|rgpio_oe[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~8 , gpio_top0|rgpio_ints~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14] , gpio_top0|rgpio_inte[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~9 , gpio_top0|rgpio_ints~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~10 , gpio_top0|rgpio_ints~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[14] , gpio_top0|rgpio_ints[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~0 , gpio_top0|Mux17~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~1 , gpio_top0|Mux17~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~2 , gpio_top0|Mux17~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~3 , gpio_top0|Mux17~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[14] , gpio_top0|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~3 , openmips0|dwishbone_bus_if|rd_buf~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~37 , openmips0|dwishbone_bus_if|rd_buf~37, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[14] , openmips0|dwishbone_bus_if|rd_buf[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector125~0 , openmips0|dwishbone_bus_if|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[14] , openmips0|dwishbone_bus_if|cpu_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~37 , openmips0|mem0|wdata_o[14]~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~15 , openmips0|ex_mem0|mem_wdata~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[14] , openmips0|ex_mem0|mem_wdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~30 , openmips0|ex_mem0|mem_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[30] , openmips0|ex_mem0|mem_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~0 , openmips0|mem0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~1 , openmips0|mem0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[30] , openmips0|mem0|mem_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~30 , openmips0|dwishbone_bus_if|wishbone_data_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[30] , openmips0|dwishbone_bus_if|wishbone_data_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux37~0 , wb_conmax_top0|s2|Mux37~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[30] , gpio_top0|rgpio_ints[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30]~feeder , gpio_top0|rgpio_inte[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30] , gpio_top0|rgpio_inte[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30] , gpio_top0|rgpio_ptrig[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30]~feeder , gpio_top0|rgpio_out[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30] , gpio_top0|rgpio_out[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[30] , gpio_top0|rgpio_oe[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~0 , gpio_top0|Mux1~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~1 , gpio_top0|Mux1~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~2 , gpio_top0|Mux1~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[30] , gpio_top0|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~38 , openmips0|dwishbone_bus_if|rd_buf~38, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[30] , openmips0|dwishbone_bus_if|rd_buf[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector109~0 , openmips0|dwishbone_bus_if|Selector109~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[30] , openmips0|dwishbone_bus_if|cpu_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector1~0 , openmips0|mem0|Selector1~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~38 , openmips0|mem0|wdata_o[14]~38, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~15 , openmips0|mem_wb0|wb_wdata~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[14] , openmips0|mem_wb0|wb_wdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[14] , openmips0|regfile1|wrdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~96 , openmips0|id0|reg2_o[19]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~97 , openmips0|id0|reg2_o[19]~97, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~98 , openmips0|id0|reg2_o[19]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19] , openmips0|id0|reg2_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~19 , openmips0|id_ex0|ex_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[19] , openmips0|id_ex0|ex_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~10 , openmips0|ex0|Add4|auto_generated|_~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector57~2 , openmips0|ex0|Selector57~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[19] , openmips0|ex0|arithmeticres[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~22 , openmips0|div0|result_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[51] , openmips0|div0|result_o[51], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~14 , openmips0|ex0|ShiftLeft1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~15 , openmips0|ex0|ShiftLeft1~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~53 , openmips0|ex0|ShiftRight0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~8 , openmips0|ex0|shiftres~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~6 , openmips0|ex0|Mux19~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~94 , openmips0|ex0|ShiftLeft0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~7 , openmips0|ex0|Mux19~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~8 , openmips0|ex0|Mux19~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~21 , openmips0|div0|result_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[19] , openmips0|div0|result_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~9 , openmips0|ex0|Mux19~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~10 , openmips0|ex0|Mux19~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~14 , openmips0|ex0|Mux19~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~21 , openmips0|id_ex0|ex_link_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~22 , openmips0|id_ex0|ex_link_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[19] , openmips0|id_ex0|ex_link_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~5 , openmips0|ex0|Mux19~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~11 , openmips0|ex0|Mux19~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~3 , openmips0|ex0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~4 , openmips0|ex0|Mux19~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~12 , openmips0|ex0|Mux19~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~0 , openmips0|ex0|Selector25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~1 , openmips0|ex0|Selector25~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[19] , openmips0|ex0|logicout[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~14 , openmips0|csr0|mtime~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[19]~feeder , openmips0|csr0|minstret[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[19] , openmips0|csr0|minstret[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[19] , openmips0|csr0|minstreth[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~2 , openmips0|csr0|Selector114~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19]~feeder , openmips0|csr0|marchid[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19] , openmips0|csr0|marchid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[19] , openmips0|csr0|mtime[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~0 , openmips0|csr0|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[19] , openmips0|csr0|mvendorid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~3 , openmips0|csr0|Selector114~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[19] , openmips0|csr0|mimpid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[19] , openmips0|csr0|mtval[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~4 , openmips0|csr0|Selector114~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[19] , openmips0|csr0|mip[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[19]~feeder , openmips0|csr0|mscratch[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[19] , openmips0|csr0|mscratch[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[19] , openmips0|csr0|misa[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~5 , openmips0|csr0|Selector114~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector13~0 , openmips0|csr0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[19] , openmips0|csr0|mcause[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[19]~feeder , openmips0|csr0|fflags[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[19] , openmips0|csr0|fflags[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[19] , openmips0|csr0|frm[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~9 , openmips0|csr0|Selector114~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[19] , openmips0|csr0|mstatus[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~7 , openmips0|csr0|Selector114~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[19] , openmips0|csr0|fcsr[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[19] , openmips0|csr0|mie[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~0 , openmips0|csr0|Selector81~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[19] , openmips0|csr0|mtvec[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~6 , openmips0|csr0|Selector114~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~8 , openmips0|csr0|Selector114~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~10 , openmips0|csr0|Selector114~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~11 , openmips0|csr0|Selector114~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~12 , openmips0|csr0|Selector114~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~13 , openmips0|csr0|Selector114~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[19] , openmips0|csr0|mhartid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~1 , openmips0|csr0|Selector114~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~14 , openmips0|csr0|Selector114~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[19] , openmips0|csr0|data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~21 , openmips0|ex0|moveres~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~22 , openmips0|ex0|moveres~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[19] , openmips0|ex0|moveres[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~2 , openmips0|ex0|Mux19~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~13 , openmips0|ex0|Mux19~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[19] , openmips0|ex0|wdata_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~10 , openmips0|ex_mem0|mem_wdata~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[19] , openmips0|ex_mem0|mem_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~19 , openmips0|ex_mem0|mem_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[19] , openmips0|ex_mem0|mem_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~3 , openmips0|ex_mem0|mem_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[3] , openmips0|ex_mem0|mem_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector64~0 , openmips0|mem0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[19] , openmips0|mem0|mem_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~19 , openmips0|dwishbone_bus_if|wishbone_data_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[19] , openmips0|dwishbone_bus_if|wishbone_data_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux48~0 , wb_conmax_top0|s2|Mux48~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19]~feeder , gpio_top0|rgpio_inte[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19] , gpio_top0|rgpio_inte[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19] , gpio_top0|rgpio_ptrig[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19]~feeder , gpio_top0|rgpio_out[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19] , gpio_top0|rgpio_out[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19] , gpio_top0|rgpio_oe[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~0 , gpio_top0|Mux12~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~1 , gpio_top0|Mux12~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19]~feeder , gpio_top0|rgpio_ints[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19] , gpio_top0|rgpio_ints[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~2 , gpio_top0|Mux12~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[19] , gpio_top0|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~33 , openmips0|dwishbone_bus_if|rd_buf~33, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[19] , openmips0|dwishbone_bus_if|rd_buf[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector120~0 , openmips0|dwishbone_bus_if|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[19] , openmips0|dwishbone_bus_if|cpu_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~26 , openmips0|mem0|wdata_o[19]~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~27 , openmips0|mem0|wdata_o[19]~27, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~21 , openmips0|regfile1|rdata1[19]~21, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~22 , openmips0|regfile1|rdata1[19]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~47 , openmips0|id0|reg1_o[19]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~48 , openmips0|id0|reg1_o[19]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~49 , openmips0|id0|reg1_o[19]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19] , openmips0|id0|reg1_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~10 , openmips0|id_ex0|ex_reg1~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[19] , openmips0|id_ex0|ex_reg1[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector235~0 , openmips0|ex0|Selector235~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector235~1 , openmips0|ex0|Selector235~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[19] , openmips0|ex0|csr_reg_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~16 , openmips0|ex_mem0|mem_csr_reg_data~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[19] , openmips0|ex_mem0|mem_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~19 , openmips0|mem_wb0|wb_csr_reg_data~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[19] , openmips0|mem_wb0|wb_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[19] , openmips0|csr0|mcycle[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[20]~76 , openmips0|csr0|mcycle[20]~76, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[20] , openmips0|csr0|mcycle[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[21]~78 , openmips0|csr0|mcycle[21]~78, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[21] , openmips0|csr0|mcycle[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[22]~80 , openmips0|csr0|mcycle[22]~80, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[22] , openmips0|csr0|mcycle[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[23]~82 , openmips0|csr0|mcycle[23]~82, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[23] , openmips0|csr0|mcycle[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[24]~84 , openmips0|csr0|mcycle[24]~84, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[24] , openmips0|csr0|mcycle[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[25]~86 , openmips0|csr0|mcycle[25]~86, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[25] , openmips0|csr0|mcycle[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[26]~88 , openmips0|csr0|mcycle[26]~88, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[26] , openmips0|csr0|mcycle[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[27]~90 , openmips0|csr0|mcycle[27]~90, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[27] , openmips0|csr0|mcycle[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[28]~92 , openmips0|csr0|mcycle[28]~92, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[28] , openmips0|csr0|mcycle[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[29]~94 , openmips0|csr0|mcycle[29]~94, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[29] , openmips0|csr0|mcycle[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[30]~96 , openmips0|csr0|mcycle[30]~96, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[30] , openmips0|csr0|mcycle[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[30] , openmips0|csr0|mtval[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~4 , openmips0|csr0|Selector103~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[30] , openmips0|csr0|mscratch[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[30]~4 , openmips0|csr0|misa[30]~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[30] , openmips0|csr0|misa[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~5 , openmips0|csr0|Selector103~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector2~0 , openmips0|csr0|Selector2~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[30] , openmips0|csr0|mcause[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[30] , openmips0|csr0|frm[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[30]~feeder , openmips0|csr0|fflags[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[30] , openmips0|csr0|fflags[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~9 , openmips0|csr0|Selector103~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[30] , openmips0|csr0|mie[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[30]~feeder , openmips0|csr0|fcsr[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[30] , openmips0|csr0|fcsr[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~6 , openmips0|csr0|Selector103~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~0 , openmips0|csr0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[30] , openmips0|csr0|mtvec[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[30] , openmips0|csr0|mstatus[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~7 , openmips0|csr0|Selector103~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~8 , openmips0|csr0|Selector103~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~10 , openmips0|csr0|Selector103~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~11 , openmips0|csr0|Selector103~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~12 , openmips0|csr0|Selector103~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[30] , openmips0|csr0|mimpid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[29]~93 , openmips0|csr0|mcycleh[29]~93, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[30]~95 , openmips0|csr0|mcycleh[30]~95, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[30] , openmips0|csr0|mcycleh[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[30] , openmips0|csr0|mvendorid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~3 , openmips0|csr0|Selector103~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~13 , openmips0|csr0|Selector103~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~14 , openmips0|csr0|Selector103~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[30] , openmips0|csr0|data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~56 , openmips0|ex0|moveres~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector224~0 , openmips0|ex0|Selector224~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector224~1 , openmips0|ex0|Selector224~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[30] , openmips0|ex0|csr_reg_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~33 , openmips0|ex_mem0|mem_csr_reg_data~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[30] , openmips0|ex_mem0|mem_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~30 , openmips0|mem_wb0|wb_csr_reg_data~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[30] , openmips0|mem_wb0|wb_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~108 , openmips0|csr0|Add2~108, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~112 , openmips0|csr0|Add2~112, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~114 , openmips0|csr0|Add2~114, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~115 , openmips0|csr0|Add2~115, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[30] , openmips0|csr0|mepc[30], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30]~35 , openmips0|ctrl0|new_pc[30]~35, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30] , openmips0|ctrl0|new_pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~54 , openmips0|pc_reg0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~56 , openmips0|pc_reg0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~107 , openmips0|regfile1|rdata1[30]~107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~108 , openmips0|regfile1|rdata1[30]~108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~105 , openmips0|regfile1|rdata1[29]~105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~106 , openmips0|regfile1|rdata1[29]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~56 , openmips0|id0|Add5~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~58 , openmips0|id0|Add5~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~56 , openmips0|id0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~58 , openmips0|id0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~56 , openmips0|id0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~58 , openmips0|id0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~127 , openmips0|pc_reg0|pc~127, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~128 , openmips0|pc_reg0|pc~128, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~129 , openmips0|pc_reg0|pc~129, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[30] , openmips0|pc_reg0|pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~30 , openmips0|if_id0|id_pc~30, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[30] , openmips0|if_id0|id_pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~54 , openmips0|id0|Add3~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~56 , openmips0|id0|Add3~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~59 , openmips0|id_ex0|ex_link_address~59, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~60 , openmips0|id_ex0|ex_link_address~60, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[30] , openmips0|id_ex0|ex_link_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~5 , openmips0|ex0|Mux30~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~61 , openmips0|div0|result_o~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[30] , openmips0|div0|result_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~3 , openmips0|ex0|Mux31~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~6 , openmips0|ex0|Mux30~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~7 , openmips0|ex0|Mux30~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~8 , openmips0|ex0|Mux30~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~9 , openmips0|ex0|Mux30~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~10 , openmips0|ex0|Mux30~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~11 , openmips0|ex0|Mux30~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~12 , openmips0|ex0|shiftres~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~13 , openmips0|ex0|shiftres~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~62 , openmips0|div0|result_o~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[62] , openmips0|div0|result_o[62], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~12 , openmips0|ex0|Mux30~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~16 , openmips0|ex0|Mux30~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~13 , openmips0|ex0|Mux30~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~31 , openmips0|ex0|Add4|auto_generated|_~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~0 , openmips0|ex0|Add4|auto_generated|_~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[30]~60 , openmips0|ex0|Add4|auto_generated|result_int[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[31]~62 , openmips0|ex0|Add4|auto_generated|result_int[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector46~2 , openmips0|ex0|Selector46~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[30] , openmips0|ex0|arithmeticres[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~86 , openmips0|ex0|Mult0|auto_generated|op_1~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~88 , openmips0|ex0|Mult0|auto_generated|op_1~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~3 , openmips0|ex0|Mux30~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~122 , openmips0|ex0|Add6~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~124 , openmips0|ex0|Add6~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~4 , openmips0|ex0|Mux30~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~14 , openmips0|ex0|Mux30~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~57 , openmips0|ex0|moveres~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[30] , openmips0|ex0|moveres[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~0 , openmips0|ex0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~1 , openmips0|ex0|Selector14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[30] , openmips0|ex0|logicout[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~2 , openmips0|ex0|Mux30~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~15 , openmips0|ex0|Mux30~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[30] , openmips0|ex0|wdata_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~30 , openmips0|ex_mem0|mem_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[30] , openmips0|ex_mem0|mem_wdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~83 , openmips0|mem0|wdata_o[30]~83, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~84 , openmips0|mem0|wdata_o[30]~84, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~30 , openmips0|mem_wb0|wb_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[30] , openmips0|mem_wb0|wb_wdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[30] , openmips0|regfile1|wrdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~71 , openmips0|regfile1|rdata1[5]~71, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~70 , openmips0|regfile1|rdata1[4]~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~69 , openmips0|regfile1|rdata1[3]~69, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~67 , openmips0|regfile1|rdata1[2]~67, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~68 , openmips0|regfile1|rdata1[1]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~0 , openmips0|id0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~2 , openmips0|id0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~4 , openmips0|id0|Add5~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~6 , openmips0|id0|Add5~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~8 , openmips0|id0|Add5~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~55 , openmips0|pc_reg0|pc~55, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~56 , openmips0|pc_reg0|pc~56, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~57 , openmips0|pc_reg0|pc~57, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[6] , openmips0|pc_reg0|pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~6 , openmips0|if_id0|id_pc~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[6] , openmips0|if_id0|id_pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~7 , openmips0|id_ex0|ex_current_inst_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[6] , openmips0|id_ex0|ex_current_inst_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~6 , openmips0|ex_mem0|mem_current_inst_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[6] , openmips0|ex_mem0|mem_current_inst_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~30 , openmips0|csr0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~31 , openmips0|csr0|Add2~31, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[6] , openmips0|csr0|mepc[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[6]~feeder , openmips0|csr0|fflags[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[6] , openmips0|csr0|fflags[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[6] , openmips0|csr0|frm[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~9 , openmips0|csr0|Selector127~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[6] , openmips0|csr0|mstatus[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~6 , openmips0|csr0|Selector127~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[6] , openmips0|csr0|fcsr[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[6] , openmips0|csr0|mie[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~1 , openmips0|csr0|mtvec~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~2 , openmips0|csr0|Selector94~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[6] , openmips0|csr0|mtvec[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~7 , openmips0|csr0|Selector127~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~8 , openmips0|csr0|Selector127~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~10 , openmips0|csr0|Selector127~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~11 , openmips0|csr0|Selector127~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~12 , openmips0|csr0|Selector127~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~13 , openmips0|csr0|Selector127~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~14 , openmips0|csr0|Selector127~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[6] , openmips0|csr0|data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~45 , openmips0|ex0|moveres~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector248~0 , openmips0|ex0|Selector248~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector248~1 , openmips0|ex0|Selector248~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[6] , openmips0|ex0|csr_reg_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~28 , openmips0|ex_mem0|mem_csr_reg_data~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[6] , openmips0|ex_mem0|mem_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~7 , openmips0|mem_wb0|wb_csr_reg_data~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[6] , openmips0|mem_wb0|wb_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[6] , openmips0|csr0|mcycleh[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[7]~47 , openmips0|csr0|mcycleh[7]~47, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[7] , openmips0|csr0|mcycleh[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[8]~49 , openmips0|csr0|mcycleh[8]~49, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[8] , openmips0|csr0|mcycleh[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[9]~51 , openmips0|csr0|mcycleh[9]~51, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[9] , openmips0|csr0|mcycleh[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[10]~53 , openmips0|csr0|mcycleh[10]~53, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[10] , openmips0|csr0|mcycleh[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[11]~55 , openmips0|csr0|mcycleh[11]~55, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[11] , openmips0|csr0|mcycleh[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[12]~59 , openmips0|csr0|mcycleh[12]~59, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[12] , openmips0|csr0|mcycleh[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[13]~61 , openmips0|csr0|mcycleh[13]~61, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[13] , openmips0|csr0|mcycleh[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[14]~63 , openmips0|csr0|mcycleh[14]~63, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[14] , openmips0|csr0|mcycleh[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[15]~65 , openmips0|csr0|mcycleh[15]~65, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[15] , openmips0|csr0|mcycleh[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[16]~67 , openmips0|csr0|mcycleh[16]~67, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[16] , openmips0|csr0|mcycleh[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[17]~69 , openmips0|csr0|mcycleh[17]~69, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[17] , openmips0|csr0|mcycleh[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[18]~71 , openmips0|csr0|mcycleh[18]~71, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[18] , openmips0|csr0|mcycleh[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[19]~73 , openmips0|csr0|mcycleh[19]~73, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[19] , openmips0|csr0|mcycleh[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[20]~75 , openmips0|csr0|mcycleh[20]~75, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[20] , openmips0|csr0|mcycleh[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[21]~77 , openmips0|csr0|mcycleh[21]~77, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[21] , openmips0|csr0|mcycleh[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[22]~79 , openmips0|csr0|mcycleh[22]~79, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[22] , openmips0|csr0|mcycleh[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[23]~81 , openmips0|csr0|mcycleh[23]~81, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[23] , openmips0|csr0|mcycleh[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[24]~83 , openmips0|csr0|mcycleh[24]~83, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[24] , openmips0|csr0|mcycleh[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[25]~85 , openmips0|csr0|mcycleh[25]~85, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[25] , openmips0|csr0|mcycleh[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[26]~87 , openmips0|csr0|mcycleh[26]~87, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[26] , openmips0|csr0|mcycleh[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[27]~89 , openmips0|csr0|mcycleh[27]~89, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[27] , openmips0|csr0|mcycleh[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[28]~91 , openmips0|csr0|mcycleh[28]~91, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[28] , openmips0|csr0|mcycleh[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[29] , openmips0|csr0|mcycleh[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~3 , openmips0|csr0|Selector104~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[29] , openmips0|csr0|mtval[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~4 , openmips0|csr0|Selector104~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[29] , openmips0|csr0|mip[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[29] , openmips0|csr0|mie[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~0 , openmips0|csr0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[29] , openmips0|csr0|mtvec[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~6 , openmips0|csr0|Selector104~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[29] , openmips0|csr0|frm[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[29]~feeder , openmips0|csr0|fflags[29]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[29] , openmips0|csr0|fflags[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~5 , openmips0|csr0|Selector104~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector3~0 , openmips0|csr0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[29] , openmips0|csr0|mcause[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[29] , openmips0|csr0|mstatus[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~8 , openmips0|csr0|Selector104~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[29] , openmips0|csr0|mscratch[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[29] , openmips0|csr0|fcsr[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~9 , openmips0|csr0|Selector104~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~10 , openmips0|csr0|Selector104~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[29] , openmips0|csr0|misa[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~7 , openmips0|csr0|Selector104~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~11 , openmips0|csr0|Selector104~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~12 , openmips0|csr0|Selector104~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[29] , openmips0|csr0|mimpid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~13 , openmips0|csr0|Selector104~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~14 , openmips0|csr0|Selector104~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[29] , openmips0|csr0|data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~1 , openmips0|ex0|moveres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector225~0 , openmips0|ex0|Selector225~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector225~1 , openmips0|ex0|Selector225~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[29] , openmips0|ex0|csr_reg_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~6 , openmips0|ex_mem0|mem_csr_reg_data~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[29] , openmips0|ex_mem0|mem_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~29 , openmips0|mem_wb0|wb_csr_reg_data~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[29] , openmips0|mem_wb0|wb_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~110 , openmips0|csr0|Add2~110, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~111 , openmips0|csr0|Add2~111, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[29] , openmips0|csr0|mepc[29], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29]~34 , openmips0|ctrl0|new_pc[29]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29] , openmips0|ctrl0|new_pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~124 , openmips0|pc_reg0|pc~124, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~125 , openmips0|pc_reg0|pc~125, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~126 , openmips0|pc_reg0|pc~126, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29] , openmips0|pc_reg0|pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~29 , openmips0|if_id0|id_pc~29, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[29] , openmips0|if_id0|id_pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~1 , openmips0|id_ex0|ex_link_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~2 , openmips0|id_ex0|ex_link_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[29] , openmips0|id_ex0|ex_link_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~4 , openmips0|ex0|Mux29~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~2 , openmips0|div0|result_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[29] , openmips0|div0|result_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~0 , openmips0|ex0|shiftres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~1 , openmips0|ex0|shiftres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~8 , openmips0|ex0|ShiftRight0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~9 , openmips0|ex0|ShiftLeft0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~8 , openmips0|ex0|Mux29~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~9 , openmips0|ex0|Mux29~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~10 , openmips0|ex0|Mux29~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~11 , openmips0|ex0|Mux29~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~0 , openmips0|ex0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~1 , openmips0|ex0|Selector15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[29] , openmips0|ex0|logicout[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~12 , openmips0|ex0|Mux29~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~15 , openmips0|ex0|Mux29~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~0 , openmips0|div0|result_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[61] , openmips0|div0|result_o[61], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~16 , openmips0|ex0|Mux29~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~17 , openmips0|ex0|Mux29~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector47~2 , openmips0|ex0|Selector47~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[29] , openmips0|ex0|arithmeticres[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~2 , openmips0|ex0|Mux29~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~3 , openmips0|ex0|Mux29~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~18 , openmips0|ex0|Mux29~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~2 , openmips0|ex0|moveres~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[29] , openmips0|ex0|moveres[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~20 , openmips0|ex0|Mux29~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[29] , openmips0|ex0|wdata_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~0 , openmips0|ex_mem0|mem_wdata~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[29] , openmips0|ex_mem0|mem_wdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~7 , openmips0|mem0|wdata_o[29]~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~0 , openmips0|mem_wb0|wb_wdata~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[29] , openmips0|mem_wb0|wb_wdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~126 , openmips0|id0|reg2_o[29]~126, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~127 , openmips0|id0|reg2_o[29]~127, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~128 , openmips0|id0|reg2_o[29]~128, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29] , openmips0|id0|reg2_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~29 , openmips0|id_ex0|ex_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[29] , openmips0|id_ex0|ex_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~29 , openmips0|ex_mem0|mem_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[29] , openmips0|ex_mem0|mem_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~13 , openmips0|ex_mem0|mem_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[13] , openmips0|ex_mem0|mem_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~0 , openmips0|mem0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~1 , openmips0|mem0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[29] , openmips0|mem0|mem_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~29 , openmips0|dwishbone_bus_if|wishbone_data_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[29] , openmips0|dwishbone_bus_if|wishbone_data_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux38~0 , wb_conmax_top0|s2|Mux38~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29]~feeder , gpio_top0|rgpio_out[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29] , gpio_top0|rgpio_out[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29] , gpio_top0|rgpio_oe[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~0 , gpio_top0|Mux2~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[29]~feeder , gpio_top0|rgpio_inte[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[29] , gpio_top0|rgpio_inte[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[29] , gpio_top0|rgpio_ptrig[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~1 , gpio_top0|Mux2~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[29] , gpio_top0|rgpio_ints[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~2 , gpio_top0|Mux2~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[29] , gpio_top0|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~24 , openmips0|dwishbone_bus_if|rd_buf~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[29] , openmips0|dwishbone_bus_if|rd_buf[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector110~0 , openmips0|dwishbone_bus_if|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[29] , openmips0|dwishbone_bus_if|cpu_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector2~0 , openmips0|mem0|Selector2~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~39 , openmips0|mem0|wdata_o[13]~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~16 , openmips0|ex_mem0|mem_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[13] , openmips0|ex_mem0|mem_wdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~40 , openmips0|mem0|wdata_o[13]~40, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~16 , openmips0|mem_wb0|wb_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[13] , openmips0|mem_wb0|wb_wdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[13] , openmips0|regfile1|wrdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~120 , openmips0|id0|reg2_o[27]~120, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~121 , openmips0|id0|reg2_o[27]~121, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~122 , openmips0|id0|reg2_o[27]~122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27] , openmips0|id0|reg2_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~27 , openmips0|id_ex0|ex_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[27] , openmips0|id_ex0|ex_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~27 , openmips0|ex_mem0|mem_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[27] , openmips0|ex_mem0|mem_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~11 , openmips0|ex_mem0|mem_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[11] , openmips0|ex_mem0|mem_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~0 , openmips0|mem0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~1 , openmips0|mem0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[27] , openmips0|mem0|mem_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~27 , openmips0|dwishbone_bus_if|wishbone_data_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[27] , openmips0|dwishbone_bus_if|wishbone_data_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux40~0 , wb_conmax_top0|s2|Mux40~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27]~feeder , gpio_top0|rgpio_ints[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27] , gpio_top0|rgpio_ints[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27]~feeder , gpio_top0|rgpio_inte[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27] , gpio_top0|rgpio_inte[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[27] , gpio_top0|rgpio_ptrig[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27]~feeder , gpio_top0|rgpio_out[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27] , gpio_top0|rgpio_out[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[27] , gpio_top0|rgpio_oe[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~0 , gpio_top0|Mux4~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~1 , gpio_top0|Mux4~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~2 , gpio_top0|Mux4~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[27] , gpio_top0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~26 , openmips0|dwishbone_bus_if|rd_buf~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[27] , openmips0|dwishbone_bus_if|rd_buf[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector112~0 , openmips0|dwishbone_bus_if|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[27] , openmips0|dwishbone_bus_if|cpu_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector4~0 , openmips0|mem0|Selector4~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~43 , openmips0|mem0|wdata_o[11]~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~18 , openmips0|ex_mem0|mem_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[11] , openmips0|ex_mem0|mem_wdata[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~44 , openmips0|mem0|wdata_o[11]~44, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~18 , openmips0|mem_wb0|wb_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[11] , openmips0|mem_wb0|wb_wdata[11], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[11] , openmips0|regfile1|wrdata[11], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~36 , openmips0|id0|reg2_o[0]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~37 , openmips0|id0|reg2_o[0]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~22 , openmips0|id0|reg2_o[0]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~38 , openmips0|id0|reg2_o[0]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0] , openmips0|id0|reg2_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~0 , openmips0|id_ex0|ex_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[0] , openmips0|id_ex0|ex_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~75 , openmips0|ex0|ShiftLeft0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~101 , openmips0|ex0|ShiftLeft0~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~55 , openmips0|div0|result_o~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[2] , openmips0|div0|result_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~3 , openmips0|ex0|Mux12~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~124 , openmips0|ex0|ShiftRight0~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~132 , openmips0|ex0|ShiftRight0~132, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~109 , openmips0|ex0|ShiftRight0~109, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~113 , openmips0|ex0|ShiftRight0~113, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~114 , openmips0|ex0|ShiftRight0~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~133 , openmips0|ex0|ShiftRight0~133, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~134 , openmips0|ex0|ShiftRight0~134, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~135 , openmips0|ex0|ShiftRight0~135, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~4 , openmips0|ex0|Mux12~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~56 , openmips0|div0|result_o~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[34] , openmips0|div0|result_o[34], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~6 , openmips0|ex0|Mux12~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~7 , openmips0|ex0|Mux12~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~55 , openmips0|id_ex0|ex_link_address~55, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~56 , openmips0|id_ex0|ex_link_address~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[2] , openmips0|id_ex0|ex_link_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~2 , openmips0|ex0|Mux12~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~8 , openmips0|ex0|Mux12~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~0 , openmips0|ex0|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~1 , openmips0|ex0|Mux12~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector74~2 , openmips0|ex0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[2] , openmips0|ex0|arithmeticres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12 , openmips0|ex0|Mux12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[2] , openmips0|ex0|wdata_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~42 , openmips0|id0|reg2_o[2]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~43 , openmips0|id0|reg2_o[2]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~20 , openmips0|id0|reg2_o[2]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~44 , openmips0|id0|reg2_o[2]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2] , openmips0|id0|reg2_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~2 , openmips0|id_ex0|ex_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[2] , openmips0|id_ex0|ex_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~2 , openmips0|ex_mem0|mem_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[2] , openmips0|ex_mem0|mem_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector73~0 , openmips0|mem0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[10] , openmips0|mem0|mem_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~10 , openmips0|dwishbone_bus_if|wishbone_data_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[10] , openmips0|dwishbone_bus_if|wishbone_data_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux57~0 , wb_conmax_top0|s2|Mux57~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[10] , gpio_top0|rgpio_ptrig[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[10] , gpio_top0|rgpio_out[10], openmips_min_sopc, 1
instance = comp, \gpio_i[10]~input , gpio_i[10]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[10] , gpio_top0|sync[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[10] , gpio_top0|ext_pad_s[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[10] , gpio_top0|rgpio_in[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~20 , gpio_top0|rgpio_ints~20, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[10] , gpio_top0|rgpio_inte[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~21 , gpio_top0|rgpio_ints~21, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~22 , gpio_top0|rgpio_ints~22, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[10] , gpio_top0|rgpio_ints[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~0 , gpio_top0|Mux21~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[10] , gpio_top0|rgpio_oe[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~1 , gpio_top0|Mux21~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~2 , gpio_top0|Mux21~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~3 , gpio_top0|Mux21~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10] , gpio_top0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux57~0 , wb_conmax_top0|s15|Mux57~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10]~feeder , wb_conmax_top0|rf|conf13[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10] , wb_conmax_top0|rf|conf13[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[10] , wb_conmax_top0|rf|conf9[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10]~feeder , wb_conmax_top0|rf|conf5[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10] , wb_conmax_top0|rf|conf5[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10] , wb_conmax_top0|rf|conf1[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~66 , wb_conmax_top0|rf|rf_dout~66, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~67 , wb_conmax_top0|rf|rf_dout~67, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10]~feeder , wb_conmax_top0|rf|conf8[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10] , wb_conmax_top0|rf|conf8[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[10] , wb_conmax_top0|rf|conf12[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10]~feeder , wb_conmax_top0|rf|conf4[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10] , wb_conmax_top0|rf|conf4[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[10] , wb_conmax_top0|rf|conf0[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~70 , wb_conmax_top0|rf|rf_dout~70, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~71 , wb_conmax_top0|rf|rf_dout~71, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10]~feeder , wb_conmax_top0|rf|conf10[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10] , wb_conmax_top0|rf|conf10[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10] , wb_conmax_top0|rf|conf14[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10]~feeder , wb_conmax_top0|rf|conf6[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10] , wb_conmax_top0|rf|conf6[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10] , wb_conmax_top0|rf|conf2[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~68 , wb_conmax_top0|rf|rf_dout~68, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~69 , wb_conmax_top0|rf|rf_dout~69, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~72 , wb_conmax_top0|rf|rf_dout~72, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10]~feeder , wb_conmax_top0|rf|conf7[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10] , wb_conmax_top0|rf|conf7[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[10] , wb_conmax_top0|rf|conf3[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~73 , wb_conmax_top0|rf|rf_dout~73, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[10] , wb_conmax_top0|rf|conf11[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[10] , wb_conmax_top0|rf|conf15[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~74 , wb_conmax_top0|rf|rf_dout~74, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~75 , wb_conmax_top0|rf|rf_dout~75, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~76 , wb_conmax_top0|rf|rf_dout~76, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[10] , wb_conmax_top0|rf|rf_dout[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~7 , openmips0|dwishbone_bus_if|rd_buf~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~42 , openmips0|dwishbone_bus_if|rd_buf~42, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[10] , openmips0|dwishbone_bus_if|rd_buf[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector129~0 , openmips0|dwishbone_bus_if|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[10] , openmips0|dwishbone_bus_if|cpu_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~45 , openmips0|mem0|wdata_o[10]~45, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector5~0 , openmips0|mem0|Selector5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~19 , openmips0|ex_mem0|mem_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[10] , openmips0|ex_mem0|mem_wdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~46 , openmips0|mem0|wdata_o[10]~46, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~19 , openmips0|mem_wb0|wb_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[10] , openmips0|mem_wb0|wb_wdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[10] , openmips0|regfile1|wrdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~58 , openmips0|div0|result_o~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[33] , openmips0|div0|result_o[33], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~139 , openmips0|ex0|ShiftRight0~139, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~128 , openmips0|ex0|ShiftRight0~128, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~136 , openmips0|ex0|ShiftRight0~136, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~137 , openmips0|ex0|ShiftRight0~137, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~138 , openmips0|ex0|ShiftRight0~138, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~140 , openmips0|ex0|ShiftRight0~140, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~57 , openmips0|div0|result_o~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[1] , openmips0|div0|result_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~17 , openmips0|ex0|Mux13~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~31 , openmips0|ex0|ShiftLeft1~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~18 , openmips0|ex0|Mux13~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~0 , openmips0|ex0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~1 , openmips0|ex0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[1] , openmips0|ex0|logicout[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~53 , openmips0|ex0|moveres~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[1] , openmips0|ex0|moveres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~19 , openmips0|ex0|Mux13~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~20 , openmips0|ex0|Mux13~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~21 , openmips0|ex0|Mux13~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~57 , openmips0|id_ex0|ex_link_address~57, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[1] , openmips0|id_ex0|ex_link_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~16 , openmips0|ex0|Mux13~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~22 , openmips0|ex0|Mux13~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~14 , openmips0|ex0|Mux13~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~15 , openmips0|ex0|Mux13~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector75~2 , openmips0|ex0|Selector75~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[1] , openmips0|ex0|arithmeticres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13 , openmips0|ex0|Mux13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[1] , openmips0|ex0|wdata_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~39 , openmips0|id0|reg2_o[1]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~40 , openmips0|id0|reg2_o[1]~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~41 , openmips0|id0|reg2_o[1]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1] , openmips0|id0|reg2_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~1 , openmips0|id_ex0|ex_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[1] , openmips0|id_ex0|ex_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~1 , openmips0|ex_mem0|mem_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[1] , openmips0|ex_mem0|mem_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector74~0 , openmips0|mem0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[9] , openmips0|mem0|mem_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~9 , openmips0|dwishbone_bus_if|wishbone_data_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[9] , openmips0|dwishbone_bus_if|wishbone_data_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux58~0 , wb_conmax_top0|s2|Mux58~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[9] , gpio_top0|rgpio_ptrig[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9] , gpio_top0|rgpio_out[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[9] , gpio_top0|rgpio_oe[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~23 , gpio_top0|rgpio_ints~23, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[9] , gpio_top0|rgpio_inte[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~24 , gpio_top0|rgpio_ints~24, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~25 , gpio_top0|rgpio_ints~25, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[9] , gpio_top0|rgpio_ints[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~0 , gpio_top0|Mux22~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~1 , gpio_top0|Mux22~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~2 , gpio_top0|Mux22~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~3 , gpio_top0|Mux22~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[9] , gpio_top0|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux58~0 , wb_conmax_top0|s15|Mux58~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9]~feeder , wb_conmax_top0|rf|conf7[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9] , wb_conmax_top0|rf|conf7[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9] , wb_conmax_top0|rf|conf5[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9]~feeder , wb_conmax_top0|rf|conf6[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9] , wb_conmax_top0|rf|conf6[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9] , wb_conmax_top0|rf|conf4[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~77 , wb_conmax_top0|rf|rf_dout~77, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~78 , wb_conmax_top0|rf|rf_dout~78, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9]~feeder , wb_conmax_top0|rf|conf13[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9] , wb_conmax_top0|rf|conf13[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[9] , wb_conmax_top0|rf|conf15[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9]~feeder , wb_conmax_top0|rf|conf14[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9] , wb_conmax_top0|rf|conf14[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[9] , wb_conmax_top0|rf|conf12[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~84 , wb_conmax_top0|rf|rf_dout~84, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~85 , wb_conmax_top0|rf|rf_dout~85, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9]~feeder , wb_conmax_top0|rf|conf10[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9] , wb_conmax_top0|rf|conf10[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[9] , wb_conmax_top0|rf|conf11[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9] , wb_conmax_top0|rf|conf9[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9] , wb_conmax_top0|rf|conf8[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~79 , wb_conmax_top0|rf|rf_dout~79, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~80 , wb_conmax_top0|rf|rf_dout~80, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9]~feeder , wb_conmax_top0|rf|conf2[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9] , wb_conmax_top0|rf|conf2[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[9] , wb_conmax_top0|rf|conf3[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9]~feeder , wb_conmax_top0|rf|conf1[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9] , wb_conmax_top0|rf|conf1[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[9] , wb_conmax_top0|rf|conf0[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~81 , wb_conmax_top0|rf|rf_dout~81, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~82 , wb_conmax_top0|rf|rf_dout~82, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~83 , wb_conmax_top0|rf|rf_dout~83, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~86 , wb_conmax_top0|rf|rf_dout~86, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~87 , wb_conmax_top0|rf|rf_dout~87, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[9] , wb_conmax_top0|rf|rf_dout[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~8 , openmips0|dwishbone_bus_if|rd_buf~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~43 , openmips0|dwishbone_bus_if|rd_buf~43, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[9] , openmips0|dwishbone_bus_if|rd_buf[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector130~0 , openmips0|dwishbone_bus_if|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[9] , openmips0|dwishbone_bus_if|cpu_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector6~0 , openmips0|mem0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~47 , openmips0|mem0|wdata_o[9]~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~20 , openmips0|ex_mem0|mem_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[9] , openmips0|ex_mem0|mem_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~48 , openmips0|mem0|wdata_o[9]~48, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~20 , openmips0|mem_wb0|wb_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[9] , openmips0|mem_wb0|wb_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[9] , openmips0|regfile1|wrdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~47 , openmips0|regfile1|rdata1[6]~47, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~48 , openmips0|regfile1|rdata1[6]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~87 , openmips0|id0|reg1_o[6]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~88 , openmips0|id0|reg1_o[6]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~89 , openmips0|id0|reg1_o[6]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6] , openmips0|id0|reg1_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~23 , openmips0|id_ex0|ex_reg1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[6] , openmips0|id_ex0|ex_reg1[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~0 , openmips0|ex0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~1 , openmips0|ex0|Mux6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector68~2 , openmips0|ex0|Selector68~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[8] , openmips0|ex0|arithmeticres[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~43 , openmips0|id_ex0|ex_link_address~43, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~44 , openmips0|id_ex0|ex_link_address~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[8] , openmips0|id_ex0|ex_link_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~2 , openmips0|ex0|Mux6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~42 , openmips0|ex0|moveres~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[8] , openmips0|ex0|moveres[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~0 , openmips0|ex0|Selector36~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~1 , openmips0|ex0|Selector36~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[8] , openmips0|ex0|logicout[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~5 , openmips0|ex0|Mux6~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~44 , openmips0|div0|result_o~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[40] , openmips0|div0|result_o[40], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~25 , openmips0|ex0|ShiftLeft1~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~43 , openmips0|div0|result_o~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[8] , openmips0|div0|result_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~3 , openmips0|ex0|Mux6~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~104 , openmips0|ex0|ShiftRight0~104, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~105 , openmips0|ex0|ShiftRight0~105, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~106 , openmips0|ex0|ShiftRight0~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~107 , openmips0|ex0|ShiftRight0~107, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~108 , openmips0|ex0|ShiftRight0~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~4 , openmips0|ex0|Mux6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~6 , openmips0|ex0|Mux6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~7 , openmips0|ex0|Mux6~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~8 , openmips0|ex0|Mux6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6 , openmips0|ex0|Mux6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[8] , openmips0|ex0|wdata_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~62 , openmips0|id0|reg2_o[8]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~63 , openmips0|id0|reg2_o[8]~63, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~64 , openmips0|id0|reg2_o[8]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8] , openmips0|id0|reg2_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~8 , openmips0|id_ex0|ex_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[8] , openmips0|id_ex0|ex_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~8 , openmips0|ex_mem0|mem_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[8] , openmips0|ex_mem0|mem_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector75~0 , openmips0|mem0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[8] , openmips0|mem0|mem_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~8 , openmips0|dwishbone_bus_if|wishbone_data_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[8] , openmips0|dwishbone_bus_if|wishbone_data_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux59~0 , wb_conmax_top0|s2|Mux59~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[8] , gpio_top0|rgpio_ptrig[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~26 , gpio_top0|rgpio_ints~26, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[8] , gpio_top0|rgpio_inte[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~27 , gpio_top0|rgpio_ints~27, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~28 , gpio_top0|rgpio_ints~28, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[8] , gpio_top0|rgpio_ints[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~0 , gpio_top0|Mux23~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~feeder , gpio_top0|rgpio_out[8]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8] , gpio_top0|rgpio_out[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[8] , gpio_top0|rgpio_oe[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~1 , gpio_top0|Mux23~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~2 , gpio_top0|Mux23~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~3 , gpio_top0|Mux23~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[8] , gpio_top0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux59~0 , wb_conmax_top0|s15|Mux59~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8]~feeder , wb_conmax_top0|rf|conf5[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8] , wb_conmax_top0|rf|conf5[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8] , wb_conmax_top0|rf|conf13[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8]~feeder , wb_conmax_top0|rf|conf9[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8] , wb_conmax_top0|rf|conf9[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[8] , wb_conmax_top0|rf|conf1[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~90 , wb_conmax_top0|rf|rf_dout~90, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~91 , wb_conmax_top0|rf|rf_dout~91, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8]~feeder , wb_conmax_top0|rf|conf8[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8] , wb_conmax_top0|rf|conf8[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[8] , wb_conmax_top0|rf|conf12[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8]~feeder , wb_conmax_top0|rf|conf4[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8] , wb_conmax_top0|rf|conf4[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[8] , wb_conmax_top0|rf|conf0[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~92 , wb_conmax_top0|rf|rf_dout~92, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~93 , wb_conmax_top0|rf|rf_dout~93, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~94 , wb_conmax_top0|rf|rf_dout~94, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8]~feeder , wb_conmax_top0|rf|conf14[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8] , wb_conmax_top0|rf|conf14[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8] , wb_conmax_top0|rf|conf10[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8]~feeder , wb_conmax_top0|rf|conf6[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8] , wb_conmax_top0|rf|conf6[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[8] , wb_conmax_top0|rf|conf2[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~88 , wb_conmax_top0|rf|rf_dout~88, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~89 , wb_conmax_top0|rf|rf_dout~89, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8]~feeder , wb_conmax_top0|rf|conf11[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8] , wb_conmax_top0|rf|conf11[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[8] , wb_conmax_top0|rf|conf3[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~95 , wb_conmax_top0|rf|rf_dout~95, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8]~feeder , wb_conmax_top0|rf|conf7[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8] , wb_conmax_top0|rf|conf7[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[8] , wb_conmax_top0|rf|conf15[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~96 , wb_conmax_top0|rf|rf_dout~96, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~97 , wb_conmax_top0|rf|rf_dout~97, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~98 , wb_conmax_top0|rf|rf_dout~98, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[8] , wb_conmax_top0|rf|rf_dout[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~9 , openmips0|dwishbone_bus_if|rd_buf~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~44 , openmips0|dwishbone_bus_if|rd_buf~44, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[8] , openmips0|dwishbone_bus_if|rd_buf[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector131~0 , openmips0|dwishbone_bus_if|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[8] , openmips0|dwishbone_bus_if|cpu_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~49 , openmips0|mem0|wdata_o[8]~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~21 , openmips0|ex_mem0|mem_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[8] , openmips0|ex_mem0|mem_wdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector7~0 , openmips0|mem0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~50 , openmips0|mem0|wdata_o[8]~50, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~21 , openmips0|mem_wb0|wb_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[8] , openmips0|mem_wb0|wb_wdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[8] , openmips0|regfile1|wrdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~133 , openmips0|id0|reg2_o[31]~133, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~134 , openmips0|id0|reg2_o[31]~134, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31] , openmips0|id0|reg2_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~31 , openmips0|id_ex0|ex_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[31] , openmips0|id_ex0|ex_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~30 , openmips0|ex0|Add4|auto_generated|_~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[32]~64 , openmips0|ex0|Add4|auto_generated|result_int[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector45~2 , openmips0|ex0|Selector45~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[31] , openmips0|ex0|arithmeticres[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~32 , openmips0|id_ex0|ex_current_inst_address~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[31] , openmips0|id_ex0|ex_current_inst_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~31 , openmips0|ex_mem0|mem_current_inst_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[31] , openmips0|ex_mem0|mem_current_inst_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~116 , openmips0|csr0|Add2~116, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[31] , openmips0|csr0|mhartid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~1 , openmips0|csr0|Selector102~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~32 , openmips0|csr0|mtime~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[31] , openmips0|csr0|mtime[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[31]~feeder , openmips0|csr0|marchid[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[31] , openmips0|csr0|marchid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~0 , openmips0|csr0|Selector102~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[31]~feeder , openmips0|csr0|minstret[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[31] , openmips0|csr0|minstret[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[31] , openmips0|csr0|minstreth[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~2 , openmips0|csr0|Selector102~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[31]~feeder , openmips0|csr0|mip[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[31] , openmips0|csr0|mip[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[31] , openmips0|csr0|mtval[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~8 , openmips0|csr0|Selector102~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector1~2 , openmips0|csr0|Selector1~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector1~3 , openmips0|csr0|Selector1~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[31] , openmips0|csr0|mcause[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~7 , openmips0|csr0|Selector102~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[31] , openmips0|csr0|mstatus[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~5 , openmips0|csr0|Selector102~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[31] , openmips0|csr0|fcsr[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[31] , openmips0|csr0|mie[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~0 , openmips0|csr0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[31] , openmips0|csr0|mtvec[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~4 , openmips0|csr0|Selector102~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~6 , openmips0|csr0|Selector102~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[31] , openmips0|csr0|frm[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[31]~feeder , openmips0|csr0|fflags[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[31] , openmips0|csr0|fflags[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~10 , openmips0|csr0|Selector102~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[31] , openmips0|csr0|mscratch[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[31] , openmips0|csr0|misa[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~9 , openmips0|csr0|Selector102~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[31]~98 , openmips0|csr0|mcycle[31]~98, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[31] , openmips0|csr0|mcycle[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~11 , openmips0|csr0|Selector102~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~12 , openmips0|csr0|Selector102~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[31] , openmips0|csr0|mimpid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[31]~97 , openmips0|csr0|mcycleh[31]~97, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[31] , openmips0|csr0|mcycleh[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[31] , openmips0|csr0|mvendorid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~3 , openmips0|csr0|Selector102~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~13 , openmips0|csr0|Selector102~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~14 , openmips0|csr0|Selector102~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[31] , openmips0|csr0|data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~58 , openmips0|ex0|moveres~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector223~0 , openmips0|ex0|Selector223~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector223~1 , openmips0|ex0|Selector223~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[31] , openmips0|ex0|csr_reg_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~34 , openmips0|ex_mem0|mem_csr_reg_data~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[31] , openmips0|ex_mem0|mem_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~31 , openmips0|mem_wb0|wb_csr_reg_data~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[31] , openmips0|mem_wb0|wb_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~118 , openmips0|csr0|Add2~118, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~119 , openmips0|csr0|Add2~119, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[31] , openmips0|csr0|mepc[31], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~36 , openmips0|ctrl0|new_pc[31]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31] , openmips0|ctrl0|new_pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~60 , openmips0|id0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~60 , openmips0|id0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~58 , openmips0|pc_reg0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~130 , openmips0|pc_reg0|pc~130, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~109 , openmips0|regfile1|rdata1[31]~109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~110 , openmips0|regfile1|rdata1[31]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~60 , openmips0|id0|Add5~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~131 , openmips0|pc_reg0|pc~131, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~132 , openmips0|pc_reg0|pc~132, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[31] , openmips0|pc_reg0|pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~31 , openmips0|if_id0|id_pc~31, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[31] , openmips0|if_id0|id_pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~58 , openmips0|id0|Add3~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~61 , openmips0|id_ex0|ex_link_address~61, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~62 , openmips0|id_ex0|ex_link_address~62, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[31] , openmips0|id_ex0|ex_link_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~7 , openmips0|ex0|Mux31~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~64 , openmips0|div0|result_o~64, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[63] , openmips0|div0|result_o[63], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~63 , openmips0|div0|result_o~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[31] , openmips0|div0|result_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~10 , openmips0|ex0|Mux31~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~11 , openmips0|ex0|Mux31~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~8 , openmips0|ex0|Mux31~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~9 , openmips0|ex0|Mux31~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~12 , openmips0|ex0|Mux31~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~13 , openmips0|ex0|Mux31~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~14 , openmips0|ex0|Mux31~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~18 , openmips0|ex0|Mux31~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~15 , openmips0|ex0|Mux31~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~5 , openmips0|ex0|Mux31~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~90 , openmips0|ex0|Mult0|auto_generated|op_1~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~126 , openmips0|ex0|Add6~126, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~6 , openmips0|ex0|Mux31~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~16 , openmips0|ex0|Mux31~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~59 , openmips0|ex0|moveres~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[31] , openmips0|ex0|moveres[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~0 , openmips0|ex0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~1 , openmips0|ex0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[31] , openmips0|ex0|logicout[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~4 , openmips0|ex0|Mux31~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~17 , openmips0|ex0|Mux31~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[31] , openmips0|ex0|wdata_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~31 , openmips0|ex_mem0|mem_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[31] , openmips0|ex_mem0|mem_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~85 , openmips0|mem0|wdata_o[31]~85, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~86 , openmips0|mem0|wdata_o[31]~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~63 , openmips0|regfile1|rdata1[31]~63, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~64 , openmips0|regfile1|rdata1[31]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~106 , openmips0|id0|reg1_o[31]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~107 , openmips0|id0|reg1_o[31]~107, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~108 , openmips0|id0|reg1_o[31]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31] , openmips0|id0|reg1_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~31 , openmips0|id_ex0|ex_reg1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[31] , openmips0|id_ex0|ex_reg1[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~4 , openmips0|ex0|opdata1_mult~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~2 , openmips0|ex0|Mux7~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~3 , openmips0|ex0|Mux7~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~45 , openmips0|id_ex0|ex_link_address~45, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~46 , openmips0|id_ex0|ex_link_address~46, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[7] , openmips0|id_ex0|ex_link_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~9 , openmips0|ex0|Mux7~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~110 , openmips0|ex0|ShiftRight0~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~111 , openmips0|ex0|ShiftRight0~111, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~112 , openmips0|ex0|ShiftRight0~112, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~45 , openmips0|div0|result_o~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[7] , openmips0|div0|result_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~4 , openmips0|ex0|Mux7~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~5 , openmips0|ex0|Mux7~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~44 , openmips0|ex0|moveres~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[7] , openmips0|ex0|moveres[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~0 , openmips0|ex0|Selector37~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~1 , openmips0|ex0|Selector37~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[7] , openmips0|ex0|logicout[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~6 , openmips0|ex0|Mux7~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~46 , openmips0|div0|result_o~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[39] , openmips0|div0|result_o[39], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~7 , openmips0|ex0|Mux7~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~8 , openmips0|ex0|Mux7~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector69~2 , openmips0|ex0|Selector69~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[7] , openmips0|ex0|arithmeticres[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7 , openmips0|ex0|Mux7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[7] , openmips0|ex0|wdata_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~22 , openmips0|ex_mem0|mem_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[7] , openmips0|ex_mem0|mem_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~2 , openmips0|mem0|Selector44~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~3 , openmips0|mem0|Selector44~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~1 , openmips0|mem0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~4 , openmips0|mem0|Selector44~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~22 , openmips0|mem_wb0|wb_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[7] , openmips0|mem_wb0|wb_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[7] , openmips0|regfile1|wrdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~68 , openmips0|id0|reg2_o[10]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~69 , openmips0|id0|reg2_o[10]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~70 , openmips0|id0|reg2_o[10]~70, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10] , openmips0|id0|reg2_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~10 , openmips0|id_ex0|ex_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[10] , openmips0|id_ex0|ex_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector163~0 , openmips0|ex0|Selector163~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~6 , openmips0|div0|Equal0~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~7 , openmips0|div0|Equal0~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~8 , openmips0|div0|Equal0~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~5 , openmips0|div0|Equal0~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~9 , openmips0|div0|Equal0~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~10 , openmips0|div0|Equal0~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~15 , openmips0|div0|state~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.01 , openmips0|div0|state.01, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~0 , openmips0|div0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~1 , openmips0|div0|Selector75~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|ready_o , openmips0|div0|ready_o, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~12 , openmips0|div0|state~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~20 , openmips0|div0|state~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~18 , openmips0|div0|state~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~21 , openmips0|div0|state~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.00 , openmips0|div0|state.00, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31]~2 , openmips0|div0|divisor[31]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~16 , openmips0|div0|state~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.10 , openmips0|div0|state.10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~0 , openmips0|div0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4]~18 , openmips0|div0|cnt[4]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5]~20 , openmips0|div0|cnt[5]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~10 , openmips0|div0|cnt[0]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~11 , openmips0|div0|cnt[0]~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5] , openmips0|div0|cnt[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3]~8 , openmips0|div0|cnt[3]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0] , openmips0|div0|cnt[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1]~12 , openmips0|div0|cnt[1]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1] , openmips0|div0|cnt[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2]~14 , openmips0|div0|cnt[2]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2] , openmips0|div0|cnt[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3]~16 , openmips0|div0|cnt[3]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3] , openmips0|div0|cnt[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4] , openmips0|div0|cnt[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~1 , openmips0|div0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~17 , openmips0|div0|state~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~19 , openmips0|div0|state~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.11 , openmips0|div0|state.11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~54 , openmips0|div0|result_o~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[35] , openmips0|div0|result_o[35], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~129 , openmips0|ex0|ShiftRight0~129, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~130 , openmips0|ex0|ShiftRight0~130, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~131 , openmips0|ex0|ShiftRight0~131, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~53 , openmips0|div0|result_o~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[3] , openmips0|div0|result_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~3 , openmips0|ex0|Mux11~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~32 , openmips0|ex0|ShiftLeft1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~4 , openmips0|ex0|Mux11~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[3] , openmips0|ex0|moveres[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~0 , openmips0|ex0|Selector41~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~1 , openmips0|ex0|Selector41~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[3] , openmips0|ex0|logicout[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~5 , openmips0|ex0|Mux11~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~6 , openmips0|ex0|Mux11~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~7 , openmips0|ex0|Mux11~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~8 , openmips0|ex0|Mux11~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~0 , openmips0|ex0|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~1 , openmips0|ex0|Mux11~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector73~2 , openmips0|ex0|Selector73~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[3] , openmips0|ex0|arithmeticres[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11 , openmips0|ex0|Mux11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[3] , openmips0|ex0|wdata_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~45 , openmips0|id0|reg2_o[3]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~46 , openmips0|id0|reg2_o[3]~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~47 , openmips0|id0|reg2_o[3]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3] , openmips0|id0|reg2_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~3 , openmips0|id_ex0|ex_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[3] , openmips0|id_ex0|ex_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~27 , openmips0|ex0|ShiftLeft1~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~115 , openmips0|ex0|ShiftRight0~115, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~116 , openmips0|ex0|ShiftRight0~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~117 , openmips0|ex0|ShiftRight0~117, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~47 , openmips0|div0|result_o~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[6] , openmips0|div0|result_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~3 , openmips0|ex0|Mux8~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~4 , openmips0|ex0|Mux8~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~48 , openmips0|div0|result_o~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[38] , openmips0|div0|result_o[38], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~46 , openmips0|ex0|moveres~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[6] , openmips0|ex0|moveres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~0 , openmips0|ex0|Selector38~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~1 , openmips0|ex0|Selector38~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[6] , openmips0|ex0|logicout[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~5 , openmips0|ex0|Mux8~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~6 , openmips0|ex0|Mux8~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~7 , openmips0|ex0|Mux8~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~47 , openmips0|id_ex0|ex_link_address~47, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~48 , openmips0|id_ex0|ex_link_address~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[6] , openmips0|id_ex0|ex_link_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~2 , openmips0|ex0|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~8 , openmips0|ex0|Mux8~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~0 , openmips0|ex0|Mux8~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~1 , openmips0|ex0|Mux8~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector70~2 , openmips0|ex0|Selector70~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[6] , openmips0|ex0|arithmeticres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8 , openmips0|ex0|Mux8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[6] , openmips0|ex0|wdata_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~56 , openmips0|id0|reg2_o[6]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~57 , openmips0|id0|reg2_o[6]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~58 , openmips0|id0|reg2_o[6]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6] , openmips0|id0|reg2_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~6 , openmips0|id_ex0|ex_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[6] , openmips0|id_ex0|ex_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~6 , openmips0|ex_mem0|mem_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[6] , openmips0|ex_mem0|mem_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[6] , openmips0|mem0|mem_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~6 , openmips0|dwishbone_bus_if|wishbone_data_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[6] , openmips0|dwishbone_bus_if|wishbone_data_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux61~0 , wb_conmax_top0|s2|Mux61~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[6] , gpio_top0|rgpio_ptrig[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[6] , gpio_top0|rgpio_inte[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~29 , gpio_top0|rgpio_ints~29, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~30 , gpio_top0|rgpio_ints~30, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~31 , gpio_top0|rgpio_ints~31, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[6] , gpio_top0|rgpio_ints[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~0 , gpio_top0|Mux25~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6]~feeder , gpio_top0|rgpio_out[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6] , gpio_top0|rgpio_out[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[6] , gpio_top0|rgpio_oe[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~1 , gpio_top0|Mux25~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~2 , gpio_top0|Mux25~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~3 , gpio_top0|Mux25~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[6] , gpio_top0|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux61~0 , wb_conmax_top0|s15|Mux61~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6]~feeder , wb_conmax_top0|rf|conf10[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6] , wb_conmax_top0|rf|conf10[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[6] , wb_conmax_top0|rf|conf8[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~99 , wb_conmax_top0|rf|rf_dout~99, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6]~feeder , wb_conmax_top0|rf|conf11[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6] , wb_conmax_top0|rf|conf11[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6] , wb_conmax_top0|rf|conf9[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~100 , wb_conmax_top0|rf|rf_dout~100, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6]~feeder , wb_conmax_top0|rf|conf14[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6] , wb_conmax_top0|rf|conf14[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6] , wb_conmax_top0|rf|conf15[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6]~feeder , wb_conmax_top0|rf|conf13[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6] , wb_conmax_top0|rf|conf13[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[6] , wb_conmax_top0|rf|conf12[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~106 , wb_conmax_top0|rf|rf_dout~106, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~107 , wb_conmax_top0|rf|rf_dout~107, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6]~feeder , wb_conmax_top0|rf|conf1[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6] , wb_conmax_top0|rf|conf1[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[6] , wb_conmax_top0|rf|conf3[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6]~feeder , wb_conmax_top0|rf|conf2[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6] , wb_conmax_top0|rf|conf2[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[6] , wb_conmax_top0|rf|conf0[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~103 , wb_conmax_top0|rf|rf_dout~103, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~104 , wb_conmax_top0|rf|rf_dout~104, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6]~feeder , wb_conmax_top0|rf|conf6[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6] , wb_conmax_top0|rf|conf6[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[6] , wb_conmax_top0|rf|conf7[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6]~feeder , wb_conmax_top0|rf|conf5[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6] , wb_conmax_top0|rf|conf5[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[6] , wb_conmax_top0|rf|conf4[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~101 , wb_conmax_top0|rf|rf_dout~101, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~102 , wb_conmax_top0|rf|rf_dout~102, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~105 , wb_conmax_top0|rf|rf_dout~105, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~108 , wb_conmax_top0|rf|rf_dout~108, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~109 , wb_conmax_top0|rf|rf_dout~109, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[6] , wb_conmax_top0|rf|rf_dout[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~10 , openmips0|dwishbone_bus_if|rd_buf~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~45 , openmips0|dwishbone_bus_if|rd_buf~45, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[6] , openmips0|dwishbone_bus_if|rd_buf[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector133~0 , openmips0|dwishbone_bus_if|Selector133~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[6] , openmips0|dwishbone_bus_if|cpu_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~53 , openmips0|mem0|wdata_o[6]~53, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector9~0 , openmips0|mem0|Selector9~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~54 , openmips0|mem0|wdata_o[6]~54, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~57 , openmips0|mem0|wdata_o[6]~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~23 , openmips0|ex_mem0|mem_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[6] , openmips0|ex_mem0|mem_wdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~58 , openmips0|mem0|wdata_o[6]~58, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~23 , openmips0|mem_wb0|wb_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[6] , openmips0|mem_wb0|wb_wdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[6] , openmips0|regfile1|wrdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~48 , openmips0|id0|reg2_o[4]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~49 , openmips0|id0|reg2_o[4]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~50 , openmips0|id0|reg2_o[4]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4] , openmips0|id0|reg2_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~4 , openmips0|id_ex0|ex_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[4] , openmips0|id_ex0|ex_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~2 , openmips0|ex0|Selector40~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~3 , openmips0|ex0|Selector40~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[4] , openmips0|ex0|logicout[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~6 , openmips0|ex0|Mux10~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~29 , openmips0|ex0|ShiftLeft1~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~51 , openmips0|div0|result_o~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[4] , openmips0|div0|result_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~4 , openmips0|ex0|Mux10~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~123 , openmips0|ex0|ShiftRight0~123, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~125 , openmips0|ex0|ShiftRight0~125, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~126 , openmips0|ex0|ShiftRight0~126, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~127 , openmips0|ex0|ShiftRight0~127, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~5 , openmips0|ex0|Mux10~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~52 , openmips0|div0|result_o~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[36] , openmips0|div0|result_o[36], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~7 , openmips0|ex0|Mux10~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~8 , openmips0|ex0|Mux10~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~2 , openmips0|ex0|Mux10~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~3 , openmips0|ex0|Mux10~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector72~2 , openmips0|ex0|Selector72~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[4] , openmips0|ex0|arithmeticres[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10 , openmips0|ex0|Mux10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[4] , openmips0|ex0|wdata_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~25 , openmips0|ex_mem0|mem_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[4] , openmips0|ex_mem0|mem_wdata[4], openmips_min_sopc, 1
instance = comp, \gpio_i[4]~input , gpio_i[4]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[4] , gpio_top0|sync[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[4]~feeder , gpio_top0|ext_pad_s[4]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[4] , gpio_top0|ext_pad_s[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[4] , gpio_top0|rgpio_in[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[4] , openmips0|mem0|mem_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~4 , openmips0|dwishbone_bus_if|wishbone_data_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[4] , openmips0|dwishbone_bus_if|wishbone_data_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux63~0 , wb_conmax_top0|s2|Mux63~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[4] , gpio_top0|rgpio_ptrig[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4]~feeder , gpio_top0|rgpio_out[4]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4] , gpio_top0|rgpio_out[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[4] , gpio_top0|rgpio_oe[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[4] , gpio_top0|rgpio_inte[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~35 , gpio_top0|rgpio_ints~35, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~36 , gpio_top0|rgpio_ints~36, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~37 , gpio_top0|rgpio_ints~37, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[4] , gpio_top0|rgpio_ints[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~0 , gpio_top0|Mux27~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~1 , gpio_top0|Mux27~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~2 , gpio_top0|Mux27~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~3 , gpio_top0|Mux27~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[4] , gpio_top0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux63~0 , wb_conmax_top0|s15|Mux63~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4]~feeder , wb_conmax_top0|rf|conf10[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4] , wb_conmax_top0|rf|conf10[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4] , wb_conmax_top0|rf|conf9[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[4] , wb_conmax_top0|rf|conf8[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~123 , wb_conmax_top0|rf|rf_dout~123, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4] , wb_conmax_top0|rf|conf11[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~124 , wb_conmax_top0|rf|rf_dout~124, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4]~feeder , wb_conmax_top0|rf|conf2[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4] , wb_conmax_top0|rf|conf2[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4]~feeder , wb_conmax_top0|rf|conf1[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4] , wb_conmax_top0|rf|conf1[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[4] , wb_conmax_top0|rf|conf0[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~125 , wb_conmax_top0|rf|rf_dout~125, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[4] , wb_conmax_top0|rf|conf3[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~126 , wb_conmax_top0|rf|rf_dout~126, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~127 , wb_conmax_top0|rf|rf_dout~127, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4]~feeder , wb_conmax_top0|rf|conf13[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4] , wb_conmax_top0|rf|conf13[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4]~feeder , wb_conmax_top0|rf|conf14[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4] , wb_conmax_top0|rf|conf14[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[4] , wb_conmax_top0|rf|conf12[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~128 , wb_conmax_top0|rf|rf_dout~128, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[4] , wb_conmax_top0|rf|conf15[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~129 , wb_conmax_top0|rf|rf_dout~129, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4]~feeder , wb_conmax_top0|rf|conf7[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4] , wb_conmax_top0|rf|conf7[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4] , wb_conmax_top0|rf|conf5[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4]~feeder , wb_conmax_top0|rf|conf6[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4] , wb_conmax_top0|rf|conf6[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[4] , wb_conmax_top0|rf|conf4[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~121 , wb_conmax_top0|rf|rf_dout~121, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~122 , wb_conmax_top0|rf|rf_dout~122, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~130 , wb_conmax_top0|rf|rf_dout~130, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~131 , wb_conmax_top0|rf|rf_dout~131, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[4] , wb_conmax_top0|rf|rf_dout[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~12 , openmips0|dwishbone_bus_if|rd_buf~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~47 , openmips0|dwishbone_bus_if|rd_buf~47, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[4] , openmips0|dwishbone_bus_if|rd_buf[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector135~0 , openmips0|dwishbone_bus_if|Selector135~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[4] , openmips0|dwishbone_bus_if|cpu_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~63 , openmips0|mem0|wdata_o[4]~63, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector11~0 , openmips0|mem0|Selector11~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~64 , openmips0|mem0|wdata_o[4]~64, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~65 , openmips0|mem0|wdata_o[4]~65, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~66 , openmips0|mem0|wdata_o[4]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~51 , openmips0|regfile1|rdata1[4]~51, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~52 , openmips0|regfile1|rdata1[4]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~93 , openmips0|id0|reg1_o[4]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~94 , openmips0|id0|reg1_o[4]~94, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~109 , openmips0|id0|reg1_o[4]~109, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4] , openmips0|id0|reg1_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~25 , openmips0|id_ex0|ex_reg1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[4] , openmips0|id_ex0|ex_reg1[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~75 , openmips0|ex0|Add1~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[4] , openmips0|ex_mem0|mem_mem_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~16 , openmips0|dwishbone_bus_if|wishbone_addr_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[4] , openmips0|dwishbone_bus_if|wishbone_addr_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~0 , wb_conmax_top0|s2|Mux27~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector70~0 , openmips0|mem0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[13] , openmips0|mem0|mem_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~13 , openmips0|dwishbone_bus_if|wishbone_data_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[13] , openmips0|dwishbone_bus_if|wishbone_data_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux54~0 , wb_conmax_top0|s2|Mux54~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[13] , gpio_top0|rgpio_ptrig[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~11 , gpio_top0|rgpio_ints~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[13] , gpio_top0|rgpio_inte[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~12 , gpio_top0|rgpio_ints~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~13 , gpio_top0|rgpio_ints~13, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[13] , gpio_top0|rgpio_ints[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~0 , gpio_top0|Mux18~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13]~feeder , gpio_top0|rgpio_out[13]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13] , gpio_top0|rgpio_out[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[13] , gpio_top0|rgpio_oe[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~1 , gpio_top0|Mux18~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~2 , gpio_top0|Mux18~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~3 , gpio_top0|Mux18~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[13] , gpio_top0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux54~0 , wb_conmax_top0|s15|Mux54~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13]~feeder , wb_conmax_top0|rf|conf11[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13] , wb_conmax_top0|rf|conf11[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13] , wb_conmax_top0|rf|conf9[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[13] , wb_conmax_top0|rf|conf8[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~33 , wb_conmax_top0|rf|rf_dout~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[13] , wb_conmax_top0|rf|conf10[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~34 , wb_conmax_top0|rf|rf_dout~34, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13]~feeder , wb_conmax_top0|rf|conf13[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13] , wb_conmax_top0|rf|conf13[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13]~feeder , wb_conmax_top0|rf|conf14[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13] , wb_conmax_top0|rf|conf14[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[13] , wb_conmax_top0|rf|conf12[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~40 , wb_conmax_top0|rf|rf_dout~40, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[13] , wb_conmax_top0|rf|conf15[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~41 , wb_conmax_top0|rf|rf_dout~41, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13]~feeder , wb_conmax_top0|rf|conf6[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13] , wb_conmax_top0|rf|conf6[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[13] , wb_conmax_top0|rf|conf7[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13]~feeder , wb_conmax_top0|rf|conf5[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13] , wb_conmax_top0|rf|conf5[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[13] , wb_conmax_top0|rf|conf4[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~35 , wb_conmax_top0|rf|rf_dout~35, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~36 , wb_conmax_top0|rf|rf_dout~36, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13]~feeder , wb_conmax_top0|rf|conf2[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13] , wb_conmax_top0|rf|conf2[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[13] , wb_conmax_top0|rf|conf3[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13]~feeder , wb_conmax_top0|rf|conf1[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13] , wb_conmax_top0|rf|conf1[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[13] , wb_conmax_top0|rf|conf0[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~37 , wb_conmax_top0|rf|rf_dout~37, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~38 , wb_conmax_top0|rf|rf_dout~38, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~39 , wb_conmax_top0|rf|rf_dout~39, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~42 , wb_conmax_top0|rf|rf_dout~42, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~43 , wb_conmax_top0|rf|rf_dout~43, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[13] , wb_conmax_top0|rf|rf_dout[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~4 , openmips0|dwishbone_bus_if|rd_buf~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~39 , openmips0|dwishbone_bus_if|rd_buf~39, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[13] , openmips0|dwishbone_bus_if|rd_buf[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector126~0 , openmips0|dwishbone_bus_if|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[13] , openmips0|dwishbone_bus_if|cpu_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~59 , openmips0|mem0|wdata_o[5]~59, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[5] , openmips0|mem0|mem_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~5 , openmips0|dwishbone_bus_if|wishbone_data_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[5] , openmips0|dwishbone_bus_if|wishbone_data_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux62~0 , wb_conmax_top0|s15|Mux62~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5]~feeder , wb_conmax_top0|rf|conf5[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5] , wb_conmax_top0|rf|conf5[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[5] , wb_conmax_top0|rf|conf1[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~110 , wb_conmax_top0|rf|rf_dout~110, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[5] , wb_conmax_top0|rf|conf13[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5] , wb_conmax_top0|rf|conf9[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~111 , wb_conmax_top0|rf|rf_dout~111, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5]~feeder , wb_conmax_top0|rf|conf7[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5] , wb_conmax_top0|rf|conf7[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[5] , wb_conmax_top0|rf|conf3[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~117 , wb_conmax_top0|rf|rf_dout~117, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5] , wb_conmax_top0|rf|conf11[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[5] , wb_conmax_top0|rf|conf15[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~118 , wb_conmax_top0|rf|rf_dout~118, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[5] , wb_conmax_top0|rf|conf12[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5] , wb_conmax_top0|rf|conf4[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5]~feeder , wb_conmax_top0|rf|conf8[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5] , wb_conmax_top0|rf|conf8[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[5] , wb_conmax_top0|rf|conf0[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~114 , wb_conmax_top0|rf|rf_dout~114, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~115 , wb_conmax_top0|rf|rf_dout~115, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5] , wb_conmax_top0|rf|conf6[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5]~feeder , wb_conmax_top0|rf|conf10[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5] , wb_conmax_top0|rf|conf10[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[5] , wb_conmax_top0|rf|conf2[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~112 , wb_conmax_top0|rf|rf_dout~112, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[5] , wb_conmax_top0|rf|conf14[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~113 , wb_conmax_top0|rf|rf_dout~113, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~116 , wb_conmax_top0|rf|rf_dout~116, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~119 , wb_conmax_top0|rf|rf_dout~119, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~120 , wb_conmax_top0|rf|rf_dout~120, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[5] , wb_conmax_top0|rf|rf_dout[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux62~0 , wb_conmax_top0|s2|Mux62~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[5] , gpio_top0|rgpio_ptrig[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[5] , gpio_top0|rgpio_inte[5], openmips_min_sopc, 1
instance = comp, \gpio_i[5]~input , gpio_i[5]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[5] , gpio_top0|sync[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[5] , gpio_top0|ext_pad_s[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[5] , gpio_top0|rgpio_in[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~32 , gpio_top0|rgpio_ints~32, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~33 , gpio_top0|rgpio_ints~33, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~34 , gpio_top0|rgpio_ints~34, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[5] , gpio_top0|rgpio_ints[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~0 , gpio_top0|Mux26~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[5] , gpio_top0|rgpio_oe[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5]~feeder , gpio_top0|rgpio_out[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5] , gpio_top0|rgpio_out[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~1 , gpio_top0|Mux26~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~2 , gpio_top0|Mux26~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~3 , gpio_top0|Mux26~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5] , gpio_top0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~11 , openmips0|dwishbone_bus_if|rd_buf~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~46 , openmips0|dwishbone_bus_if|rd_buf~46, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[5] , openmips0|dwishbone_bus_if|rd_buf[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector134~0 , openmips0|dwishbone_bus_if|Selector134~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[5] , openmips0|dwishbone_bus_if|cpu_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector10~0 , openmips0|mem0|Selector10~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~60 , openmips0|mem0|wdata_o[5]~60, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~61 , openmips0|mem0|wdata_o[5]~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~24 , openmips0|ex_mem0|mem_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[5] , openmips0|ex_mem0|mem_wdata[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~62 , openmips0|mem0|wdata_o[5]~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~49 , openmips0|regfile1|rdata1[5]~49, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~50 , openmips0|regfile1|rdata1[5]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~90 , openmips0|id0|reg1_o[5]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~91 , openmips0|id0|reg1_o[5]~91, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~92 , openmips0|id0|reg1_o[5]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5] , openmips0|id0|reg1_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~24 , openmips0|id_ex0|ex_reg1~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[5] , openmips0|id_ex0|ex_reg1[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~68 , openmips0|ex0|Add1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[5] , openmips0|ex_mem0|mem_mem_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~9 , openmips0|dwishbone_bus_if|wishbone_addr_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[5] , openmips0|dwishbone_bus_if|wishbone_addr_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5]~0 , gpio_top0|wb_dat_o[5]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5]~1 , gpio_top0|wb_dat_o[5]~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector71~0 , openmips0|mem0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[12] , openmips0|mem0|mem_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~12 , openmips0|dwishbone_bus_if|wishbone_data_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[12] , openmips0|dwishbone_bus_if|wishbone_data_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux55~0 , wb_conmax_top0|s2|Mux55~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[12] , gpio_top0|rgpio_ptrig[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12] , gpio_top0|rgpio_out[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[12] , gpio_top0|rgpio_oe[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[12] , gpio_top0|rgpio_inte[12], openmips_min_sopc, 1
instance = comp, \gpio_i[12]~input , gpio_i[12]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[12] , gpio_top0|sync[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[12] , gpio_top0|ext_pad_s[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12]~feeder , gpio_top0|rgpio_in[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12] , gpio_top0|rgpio_in[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~14 , gpio_top0|rgpio_ints~14, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~15 , gpio_top0|rgpio_ints~15, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~16 , gpio_top0|rgpio_ints~16, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[12] , gpio_top0|rgpio_ints[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~1 , gpio_top0|Mux19~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~2 , gpio_top0|Mux19~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~3 , gpio_top0|Mux19~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~4 , gpio_top0|Mux19~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[12] , gpio_top0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux55~0 , wb_conmax_top0|s15|Mux55~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12]~feeder , wb_conmax_top0|rf|conf11[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12] , wb_conmax_top0|rf|conf11[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[12] , wb_conmax_top0|rf|conf15[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12]~feeder , wb_conmax_top0|rf|conf7[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12] , wb_conmax_top0|rf|conf7[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[12] , wb_conmax_top0|rf|conf3[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~51 , wb_conmax_top0|rf|rf_dout~51, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~52 , wb_conmax_top0|rf|rf_dout~52, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[12]~feeder , wb_conmax_top0|rf|conf13[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[12] , wb_conmax_top0|rf|conf13[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12]~feeder , wb_conmax_top0|rf|conf9[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12] , wb_conmax_top0|rf|conf9[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12]~feeder , wb_conmax_top0|rf|conf5[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12] , wb_conmax_top0|rf|conf5[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[12] , wb_conmax_top0|rf|conf1[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~46 , wb_conmax_top0|rf|rf_dout~46, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~47 , wb_conmax_top0|rf|rf_dout~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12]~feeder , wb_conmax_top0|rf|conf8[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12] , wb_conmax_top0|rf|conf8[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[12] , wb_conmax_top0|rf|conf12[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12]~feeder , wb_conmax_top0|rf|conf4[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12] , wb_conmax_top0|rf|conf4[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[12] , wb_conmax_top0|rf|conf0[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~48 , wb_conmax_top0|rf|rf_dout~48, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~49 , wb_conmax_top0|rf|rf_dout~49, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~50 , wb_conmax_top0|rf|rf_dout~50, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12]~feeder , wb_conmax_top0|rf|conf14[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12] , wb_conmax_top0|rf|conf14[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[12] , wb_conmax_top0|rf|conf10[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12]~feeder , wb_conmax_top0|rf|conf6[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12] , wb_conmax_top0|rf|conf6[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[12] , wb_conmax_top0|rf|conf2[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~44 , wb_conmax_top0|rf|rf_dout~44, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~45 , wb_conmax_top0|rf|rf_dout~45, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~53 , wb_conmax_top0|rf|rf_dout~53, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~54 , wb_conmax_top0|rf|rf_dout~54, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[12] , wb_conmax_top0|rf|rf_dout[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~5 , openmips0|dwishbone_bus_if|rd_buf~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~40 , openmips0|dwishbone_bus_if|rd_buf~40, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[12] , openmips0|dwishbone_bus_if|rd_buf[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector127~0 , openmips0|dwishbone_bus_if|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[12] , openmips0|dwishbone_bus_if|cpu_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~41 , openmips0|mem0|wdata_o[12]~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~17 , openmips0|ex_mem0|mem_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[12] , openmips0|ex_mem0|mem_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector3~0 , openmips0|mem0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~42 , openmips0|mem0|wdata_o[12]~42, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~17 , openmips0|mem_wb0|wb_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[12] , openmips0|mem_wb0|wb_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[12]~feeder , openmips0|regfile1|wrdata[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[12] , openmips0|regfile1|wrdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~1 , openmips0|regfile1|rdata1[29]~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~2 , openmips0|regfile1|rdata1[29]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~16 , openmips0|id0|reg1_o[29]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~17 , openmips0|id0|reg1_o[29]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~19 , openmips0|id0|reg1_o[29]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29] , openmips0|id0|reg1_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~0 , openmips0|id_ex0|ex_reg1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[29] , openmips0|id_ex0|ex_reg1[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~56 , openmips0|ex0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~58 , openmips0|ex0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~56 , openmips0|ex0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~58 , openmips0|ex0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~60 , openmips0|ex0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[29] , openmips0|ex_mem0|mem_mem_addr[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~5 , openmips0|dwishbone_bus_if|wishbone_addr_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[29] , openmips0|dwishbone_bus_if|wishbone_addr_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~62 , openmips0|ex0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~60 , openmips0|ex0|Add0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~64 , openmips0|ex0|Add1~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[30] , openmips0|ex_mem0|mem_mem_addr[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~7 , openmips0|dwishbone_bus_if|wishbone_addr_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[30] , openmips0|dwishbone_bus_if|wishbone_addr_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~0 , wb_conmax_top0|m0|Mux19~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~0 , openmips0|dwishbone_bus_if|rd_buf~0, openmips_min_sopc, 1
instance = comp, \gpio_i[11]~input , gpio_i[11]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[11] , gpio_top0|sync[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[11] , gpio_top0|ext_pad_s[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11] , gpio_top0|rgpio_in[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector72~0 , openmips0|mem0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[11] , openmips0|mem0|mem_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~11 , openmips0|dwishbone_bus_if|wishbone_data_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[11] , openmips0|dwishbone_bus_if|wishbone_data_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux56~0 , wb_conmax_top0|s2|Mux56~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[11] , gpio_top0|rgpio_ptrig[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11] , gpio_top0|rgpio_out[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[11] , gpio_top0|rgpio_oe[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[11] , gpio_top0|rgpio_inte[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~17 , gpio_top0|rgpio_ints~17, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~18 , gpio_top0|rgpio_ints~18, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~19 , gpio_top0|rgpio_ints~19, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[11] , gpio_top0|rgpio_ints[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~0 , gpio_top0|Mux20~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~1 , gpio_top0|Mux20~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~2 , gpio_top0|Mux20~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~3 , gpio_top0|Mux20~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[11] , gpio_top0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux56~0 , wb_conmax_top0|s15|Mux56~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11]~feeder , wb_conmax_top0|rf|conf6[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11] , wb_conmax_top0|rf|conf6[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11] , wb_conmax_top0|rf|conf7[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11]~feeder , wb_conmax_top0|rf|conf5[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11] , wb_conmax_top0|rf|conf5[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11] , wb_conmax_top0|rf|conf4[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~57 , wb_conmax_top0|rf|rf_dout~57, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~58 , wb_conmax_top0|rf|rf_dout~58, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11]~feeder , wb_conmax_top0|rf|conf1[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11] , wb_conmax_top0|rf|conf1[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[11] , wb_conmax_top0|rf|conf3[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11]~feeder , wb_conmax_top0|rf|conf2[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11] , wb_conmax_top0|rf|conf2[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[11] , wb_conmax_top0|rf|conf0[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~59 , wb_conmax_top0|rf|rf_dout~59, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~60 , wb_conmax_top0|rf|rf_dout~60, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~61 , wb_conmax_top0|rf|rf_dout~61, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11]~feeder , wb_conmax_top0|rf|conf10[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11] , wb_conmax_top0|rf|conf10[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11] , wb_conmax_top0|rf|conf8[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~55 , wb_conmax_top0|rf|rf_dout~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11]~feeder , wb_conmax_top0|rf|conf11[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11] , wb_conmax_top0|rf|conf11[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11] , wb_conmax_top0|rf|conf9[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~56 , wb_conmax_top0|rf|rf_dout~56, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11]~feeder , wb_conmax_top0|rf|conf14[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11] , wb_conmax_top0|rf|conf14[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[11] , wb_conmax_top0|rf|conf15[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11]~feeder , wb_conmax_top0|rf|conf13[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11] , wb_conmax_top0|rf|conf13[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[11] , wb_conmax_top0|rf|conf12[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~62 , wb_conmax_top0|rf|rf_dout~62, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~63 , wb_conmax_top0|rf|rf_dout~63, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~64 , wb_conmax_top0|rf|rf_dout~64, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~65 , wb_conmax_top0|rf|rf_dout~65, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[11] , wb_conmax_top0|rf|rf_dout[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~6 , openmips0|dwishbone_bus_if|rd_buf~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~41 , openmips0|dwishbone_bus_if|rd_buf~41, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[11] , openmips0|dwishbone_bus_if|rd_buf[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector128~0 , openmips0|dwishbone_bus_if|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[11] , openmips0|dwishbone_bus_if|cpu_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~67 , openmips0|mem0|wdata_o[3]~67, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[3] , openmips0|mem0|mem_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~3 , openmips0|dwishbone_bus_if|wishbone_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[3] , openmips0|dwishbone_bus_if|wishbone_data_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux64~0 , wb_conmax_top0|s15|Mux64~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[3]~feeder , wb_conmax_top0|rf|conf7[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[3] , wb_conmax_top0|rf|conf7[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3] , wb_conmax_top0|rf|conf15[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3]~feeder , wb_conmax_top0|rf|conf11[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3] , wb_conmax_top0|rf|conf11[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[3] , wb_conmax_top0|rf|conf3[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~139 , wb_conmax_top0|rf|rf_dout~139, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~140 , wb_conmax_top0|rf|rf_dout~140, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3]~feeder , wb_conmax_top0|rf|conf14[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3] , wb_conmax_top0|rf|conf14[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[3] , wb_conmax_top0|rf|conf10[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3]~feeder , wb_conmax_top0|rf|conf6[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3] , wb_conmax_top0|rf|conf6[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[3] , wb_conmax_top0|rf|conf2[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~132 , wb_conmax_top0|rf|rf_dout~132, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~133 , wb_conmax_top0|rf|rf_dout~133, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3]~feeder , wb_conmax_top0|rf|conf5[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3] , wb_conmax_top0|rf|conf5[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[3] , wb_conmax_top0|rf|conf13[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3]~feeder , wb_conmax_top0|rf|conf9[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3] , wb_conmax_top0|rf|conf9[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3] , wb_conmax_top0|rf|conf1[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~134 , wb_conmax_top0|rf|rf_dout~134, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~135 , wb_conmax_top0|rf|rf_dout~135, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3]~feeder , wb_conmax_top0|rf|conf8[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3] , wb_conmax_top0|rf|conf8[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[3] , wb_conmax_top0|rf|conf12[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3]~feeder , wb_conmax_top0|rf|conf4[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3] , wb_conmax_top0|rf|conf4[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[3] , wb_conmax_top0|rf|conf0[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~136 , wb_conmax_top0|rf|rf_dout~136, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~137 , wb_conmax_top0|rf|rf_dout~137, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~138 , wb_conmax_top0|rf|rf_dout~138, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~141 , wb_conmax_top0|rf|rf_dout~141, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~142 , wb_conmax_top0|rf|rf_dout~142, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[3] , wb_conmax_top0|rf|rf_dout[3], openmips_min_sopc, 1
instance = comp, \gpio_i[3]~input , gpio_i[3]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3]~feeder , gpio_top0|sync[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3] , gpio_top0|sync[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3]~feeder , gpio_top0|ext_pad_s[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3] , gpio_top0|ext_pad_s[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[3] , gpio_top0|rgpio_in[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux64~0 , wb_conmax_top0|s2|Mux64~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3]~feeder , gpio_top0|rgpio_out[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3] , gpio_top0|rgpio_out[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[3] , gpio_top0|rgpio_oe[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[3] , gpio_top0|rgpio_inte[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[3] , gpio_top0|rgpio_ptrig[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~38 , gpio_top0|rgpio_ints~38, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~39 , gpio_top0|rgpio_ints~39, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~40 , gpio_top0|rgpio_ints~40, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[3] , gpio_top0|rgpio_ints[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~0 , gpio_top0|Mux28~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~1 , gpio_top0|Mux28~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~2 , gpio_top0|Mux28~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~3 , gpio_top0|Mux28~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3] , gpio_top0|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~13 , openmips0|dwishbone_bus_if|rd_buf~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~48 , openmips0|dwishbone_bus_if|rd_buf~48, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[3] , openmips0|dwishbone_bus_if|rd_buf[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector136~0 , openmips0|dwishbone_bus_if|Selector136~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[3] , openmips0|dwishbone_bus_if|cpu_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector12~0 , openmips0|mem0|Selector12~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~68 , openmips0|mem0|wdata_o[3]~68, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~69 , openmips0|mem0|wdata_o[3]~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~26 , openmips0|ex_mem0|mem_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[3] , openmips0|ex_mem0|mem_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~70 , openmips0|mem0|wdata_o[3]~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~53 , openmips0|regfile1|rdata1[3]~53, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~54 , openmips0|regfile1|rdata1[3]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~95 , openmips0|id0|reg1_o[3]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~96 , openmips0|id0|reg1_o[3]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~110 , openmips0|id0|reg1_o[3]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3] , openmips0|id0|reg1_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~26 , openmips0|id_ex0|ex_reg1~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[3] , openmips0|id_ex0|ex_reg1[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~73 , openmips0|ex0|Add1~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[3] , openmips0|ex_mem0|mem_mem_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~14 , openmips0|dwishbone_bus_if|wishbone_addr_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[3] , openmips0|dwishbone_bus_if|wishbone_addr_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~3 , gpio_top0|wb_dat_o[17]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~0 , gpio_top0|Mux19~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[2] , openmips0|mem0|mem_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~2 , openmips0|dwishbone_bus_if|wishbone_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[2] , openmips0|dwishbone_bus_if|wishbone_data_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux65~0 , wb_conmax_top0|s2|Mux65~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[2] , gpio_top0|rgpio_ptrig[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[2] , gpio_top0|rgpio_out[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[2] , gpio_top0|rgpio_oe[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[2] , gpio_top0|rgpio_inte[2], openmips_min_sopc, 1
instance = comp, \gpio_i[2]~input , gpio_i[2]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[2]~feeder , gpio_top0|sync[2]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[2] , gpio_top0|sync[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[2] , gpio_top0|ext_pad_s[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[2] , gpio_top0|rgpio_in[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~41 , gpio_top0|rgpio_ints~41, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~42 , gpio_top0|rgpio_ints~42, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~43 , gpio_top0|rgpio_ints~43, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[2] , gpio_top0|rgpio_ints[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~0 , gpio_top0|Mux29~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~1 , gpio_top0|Mux29~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~2 , gpio_top0|Mux29~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~3 , gpio_top0|Mux29~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[2] , gpio_top0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux65~0 , wb_conmax_top0|s15|Mux65~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2]~feeder , wb_conmax_top0|rf|conf10[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2] , wb_conmax_top0|rf|conf10[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[2] , wb_conmax_top0|rf|conf8[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~143 , wb_conmax_top0|rf|rf_dout~143, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2]~feeder , wb_conmax_top0|rf|conf11[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2] , wb_conmax_top0|rf|conf11[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[2] , wb_conmax_top0|rf|conf9[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~144 , wb_conmax_top0|rf|rf_dout~144, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[2]~feeder , wb_conmax_top0|rf|conf14[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[2] , wb_conmax_top0|rf|conf14[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2] , wb_conmax_top0|rf|conf15[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2]~feeder , wb_conmax_top0|rf|conf13[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2] , wb_conmax_top0|rf|conf13[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2] , wb_conmax_top0|rf|conf12[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~150 , wb_conmax_top0|rf|rf_dout~150, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~151 , wb_conmax_top0|rf|rf_dout~151, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2]~feeder , wb_conmax_top0|rf|conf7[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2] , wb_conmax_top0|rf|conf7[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2]~feeder , wb_conmax_top0|rf|conf6[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2] , wb_conmax_top0|rf|conf6[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2]~feeder , wb_conmax_top0|rf|conf5[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2] , wb_conmax_top0|rf|conf5[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2] , wb_conmax_top0|rf|conf4[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~145 , wb_conmax_top0|rf|rf_dout~145, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~146 , wb_conmax_top0|rf|rf_dout~146, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2]~feeder , wb_conmax_top0|rf|conf2[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2] , wb_conmax_top0|rf|conf2[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[2] , wb_conmax_top0|rf|conf0[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~147 , wb_conmax_top0|rf|rf_dout~147, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2]~feeder , wb_conmax_top0|rf|conf1[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2] , wb_conmax_top0|rf|conf1[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[2] , wb_conmax_top0|rf|conf3[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~148 , wb_conmax_top0|rf|rf_dout~148, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~149 , wb_conmax_top0|rf|rf_dout~149, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~152 , wb_conmax_top0|rf|rf_dout~152, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~153 , wb_conmax_top0|rf|rf_dout~153, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[2] , wb_conmax_top0|rf|rf_dout[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~14 , openmips0|dwishbone_bus_if|rd_buf~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~49 , openmips0|dwishbone_bus_if|rd_buf~49, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[2] , openmips0|dwishbone_bus_if|rd_buf[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector137~0 , openmips0|dwishbone_bus_if|Selector137~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[2] , openmips0|dwishbone_bus_if|cpu_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~71 , openmips0|mem0|wdata_o[2]~71, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector13~0 , openmips0|mem0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~72 , openmips0|mem0|wdata_o[2]~72, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~73 , openmips0|mem0|wdata_o[2]~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~27 , openmips0|ex_mem0|mem_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[2] , openmips0|ex_mem0|mem_wdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~74 , openmips0|mem0|wdata_o[2]~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~55 , openmips0|regfile1|rdata1[2]~55, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~56 , openmips0|regfile1|rdata1[2]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~97 , openmips0|id0|reg1_o[2]~97, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~98 , openmips0|id0|reg1_o[2]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~111 , openmips0|id0|reg1_o[2]~111, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2] , openmips0|id0|reg1_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~27 , openmips0|id_ex0|ex_reg1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[2] , openmips0|id_ex0|ex_reg1[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector252~0 , openmips0|ex0|Selector252~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector252~1 , openmips0|ex0|Selector252~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[2] , openmips0|ex0|csr_reg_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~31 , openmips0|ex_mem0|mem_csr_reg_data~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[2] , openmips0|ex_mem0|mem_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~3 , openmips0|mem_wb0|wb_csr_reg_data~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[2] , openmips0|mem_wb0|wb_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[2] , openmips0|csr0|mcycle[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[3]~40 , openmips0|csr0|mcycle[3]~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[3] , openmips0|csr0|mcycle[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[4]~42 , openmips0|csr0|mcycle[4]~42, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[4] , openmips0|csr0|mcycle[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[5]~44 , openmips0|csr0|mcycle[5]~44, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[5] , openmips0|csr0|mcycle[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[6]~46 , openmips0|csr0|mcycle[6]~46, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[6] , openmips0|csr0|mcycle[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[7]~48 , openmips0|csr0|mcycle[7]~48, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[7] , openmips0|csr0|mcycle[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[8]~50 , openmips0|csr0|mcycle[8]~50, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[8] , openmips0|csr0|mcycle[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[9]~52 , openmips0|csr0|mcycle[9]~52, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[9] , openmips0|csr0|mcycle[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[10]~54 , openmips0|csr0|mcycle[10]~54, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[10] , openmips0|csr0|mcycle[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[11]~56 , openmips0|csr0|mcycle[11]~56, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[11] , openmips0|csr0|mcycle[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[12]~60 , openmips0|csr0|mcycle[12]~60, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[12] , openmips0|csr0|mcycle[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[13]~62 , openmips0|csr0|mcycle[13]~62, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[13] , openmips0|csr0|mcycle[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[14]~64 , openmips0|csr0|mcycle[14]~64, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[14] , openmips0|csr0|mcycle[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[15]~66 , openmips0|csr0|mcycle[15]~66, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[15] , openmips0|csr0|mcycle[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[16]~68 , openmips0|csr0|mcycle[16]~68, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[16] , openmips0|csr0|mcycle[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[17]~70 , openmips0|csr0|mcycle[17]~70, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[17] , openmips0|csr0|mcycle[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[18] , openmips0|csr0|mcycle[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~5 , openmips0|csr0|Equal0~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~2 , openmips0|csr0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~1 , openmips0|csr0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~3 , openmips0|csr0|Equal0~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~0 , openmips0|csr0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~4 , openmips0|csr0|Equal0~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~7 , openmips0|csr0|Equal0~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~8 , openmips0|csr0|Equal0~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~9 , openmips0|csr0|Equal0~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~6 , openmips0|csr0|Equal0~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~10 , openmips0|csr0|Equal0~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[30]~58 , openmips0|csr0|mcycleh[30]~58, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[0] , openmips0|csr0|mcycleh[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[0] , openmips0|csr0|mvendorid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~3 , openmips0|csr0|Selector101~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[0] , openmips0|csr0|mimpid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[0] , openmips0|csr0|fflags[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[0] , openmips0|csr0|frm[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~5 , openmips0|csr0|Selector101~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~9 , openmips0|csr0|mcause~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[0] , openmips0|csr0|mcause[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~6 , openmips0|csr0|Selector101~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[0] , openmips0|csr0|mip[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[0] , openmips0|csr0|misa[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[0] , openmips0|csr0|mscratch[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~7 , openmips0|csr0|Selector101~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~8 , openmips0|csr0|Selector101~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~1 , openmips0|id_ex0|ex_current_inst_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[0] , openmips0|id_ex0|ex_current_inst_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~0 , openmips0|ex_mem0|mem_current_inst_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[0] , openmips0|ex_mem0|mem_current_inst_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~7 , openmips0|csr0|mepc~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[0] , openmips0|csr0|mepc[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[0] , openmips0|csr0|mtval[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~4 , openmips0|csr0|Selector101~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[0] , openmips0|csr0|mstatus[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~10 , openmips0|csr0|Selector101~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[0] , openmips0|csr0|fcsr[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[0] , openmips0|csr0|mie[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector100~0 , openmips0|csr0|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[0] , openmips0|csr0|mtvec[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~9 , openmips0|csr0|Selector101~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~11 , openmips0|csr0|Selector101~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~12 , openmips0|csr0|Selector101~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~13 , openmips0|csr0|Selector101~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~14 , openmips0|csr0|Selector101~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[0] , openmips0|csr0|mhartid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[0]~feeder , openmips0|csr0|minstret[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[0] , openmips0|csr0|minstret[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[0] , openmips0|csr0|minstreth[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~1 , openmips0|csr0|Selector101~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~2 , openmips0|csr0|Selector101~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~15 , openmips0|csr0|Selector101~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[0] , openmips0|csr0|data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~54 , openmips0|ex0|moveres~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~55 , openmips0|ex0|moveres~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[0] , openmips0|ex0|moveres[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~0 , openmips0|ex0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~1 , openmips0|ex0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[0] , openmips0|ex0|logicout[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~5 , openmips0|ex0|Mux14~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~60 , openmips0|div0|result_o~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[32] , openmips0|div0|result_o[32], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~59 , openmips0|div0|result_o~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[0] , openmips0|div0|result_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~3 , openmips0|ex0|Mux14~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~145 , openmips0|ex0|ShiftRight0~145, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~141 , openmips0|ex0|ShiftRight0~141, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~142 , openmips0|ex0|ShiftRight0~142, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~143 , openmips0|ex0|ShiftRight0~143, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~144 , openmips0|ex0|ShiftRight0~144, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~4 , openmips0|ex0|Mux14~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~6 , openmips0|ex0|Mux14~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~7 , openmips0|ex0|Mux14~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~8 , openmips0|ex0|Mux14~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~0 , openmips0|ex0|Mux14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~1 , openmips0|ex0|Mux14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~1 , openmips0|ex0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~3 , openmips0|ex0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~5 , openmips0|ex0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~7 , openmips0|ex0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~9 , openmips0|ex0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~11 , openmips0|ex0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~13 , openmips0|ex0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~15 , openmips0|ex0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~17 , openmips0|ex0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~19 , openmips0|ex0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~21 , openmips0|ex0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~23 , openmips0|ex0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~25 , openmips0|ex0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~27 , openmips0|ex0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~29 , openmips0|ex0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~31 , openmips0|ex0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~33 , openmips0|ex0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~35 , openmips0|ex0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~37 , openmips0|ex0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~39 , openmips0|ex0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~41 , openmips0|ex0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~43 , openmips0|ex0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~45 , openmips0|ex0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~47 , openmips0|ex0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~49 , openmips0|ex0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~51 , openmips0|ex0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~53 , openmips0|ex0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~55 , openmips0|ex0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~57 , openmips0|ex0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~59 , openmips0|ex0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~61 , openmips0|ex0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~62 , openmips0|ex0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~2 , openmips0|ex0|Selector190~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~3 , openmips0|ex0|Selector190~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~4 , openmips0|ex0|Selector190~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~5 , openmips0|ex0|Selector190~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~6 , openmips0|ex0|Selector190~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[0] , openmips0|ex0|arithmeticres[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14 , openmips0|ex0|Mux14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[0] , openmips0|ex0|wdata_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~29 , openmips0|ex_mem0|mem_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[0] , openmips0|ex_mem0|mem_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~16 , openmips0|ex_mem0|mem_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[16] , openmips0|ex_mem0|mem_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector67~0 , openmips0|mem0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[16] , openmips0|mem0|mem_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~16 , openmips0|dwishbone_bus_if|wishbone_data_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[16] , openmips0|dwishbone_bus_if|wishbone_data_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux51~0 , wb_conmax_top0|s2|Mux51~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[16] , gpio_top0|rgpio_ints[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16]~feeder , gpio_top0|rgpio_inte[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16] , gpio_top0|rgpio_inte[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[16] , gpio_top0|rgpio_ptrig[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16] , gpio_top0|rgpio_out[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16] , gpio_top0|rgpio_oe[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~0 , gpio_top0|Mux15~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~1 , gpio_top0|Mux15~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~2 , gpio_top0|Mux15~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[16] , gpio_top0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~36 , openmips0|dwishbone_bus_if|rd_buf~36, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[16] , openmips0|dwishbone_bus_if|rd_buf[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector123~0 , openmips0|dwishbone_bus_if|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[16] , openmips0|dwishbone_bus_if|cpu_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~79 , openmips0|mem0|wdata_o[0]~79, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0]~feeder , wb_conmax_top0|rf|conf14[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0] , wb_conmax_top0|rf|conf14[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[0] , wb_conmax_top0|rf|conf12[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~172 , wb_conmax_top0|rf|rf_dout~172, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[0] , wb_conmax_top0|rf|conf13[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[0] , wb_conmax_top0|rf|conf15[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~173 , wb_conmax_top0|rf|rf_dout~173, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[0]~feeder , wb_conmax_top0|rf|conf7[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[0] , wb_conmax_top0|rf|conf7[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0] , wb_conmax_top0|rf|conf5[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0]~feeder , wb_conmax_top0|rf|conf6[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0] , wb_conmax_top0|rf|conf6[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[0] , wb_conmax_top0|rf|conf4[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~165 , wb_conmax_top0|rf|rf_dout~165, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~166 , wb_conmax_top0|rf|rf_dout~166, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0] , wb_conmax_top0|rf|conf3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0]~feeder , wb_conmax_top0|rf|conf1[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0] , wb_conmax_top0|rf|conf1[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[0] , wb_conmax_top0|rf|conf0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~169 , wb_conmax_top0|rf|rf_dout~169, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~170 , wb_conmax_top0|rf|rf_dout~170, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0]~feeder , wb_conmax_top0|rf|conf10[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0] , wb_conmax_top0|rf|conf10[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[0] , wb_conmax_top0|rf|conf11[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0]~feeder , wb_conmax_top0|rf|conf9[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0] , wb_conmax_top0|rf|conf9[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[0] , wb_conmax_top0|rf|conf8[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~167 , wb_conmax_top0|rf|rf_dout~167, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~168 , wb_conmax_top0|rf|rf_dout~168, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~171 , wb_conmax_top0|rf|rf_dout~171, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~174 , wb_conmax_top0|rf|rf_dout~174, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~175 , wb_conmax_top0|rf|rf_dout~175, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[0] , wb_conmax_top0|rf|rf_dout[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0]~feeder , gpio_top0|rgpio_ptrig[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0] , gpio_top0|rgpio_ptrig[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~9 , gpio_top0|wb_dat_o[0]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~8 , gpio_top0|wb_dat_o[0]~8, openmips_min_sopc, 1
instance = comp, \gpio_i[0]~input , gpio_i[0]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0]~feeder , gpio_top0|sync[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0] , gpio_top0|sync[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[0] , gpio_top0|ext_pad_s[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[0] , gpio_top0|rgpio_in[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0] , gpio_top0|rgpio_oe[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~46 , gpio_top0|rgpio_ints~46, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0] , gpio_top0|rgpio_inte[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~47 , gpio_top0|rgpio_ints~47, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~48 , gpio_top0|rgpio_ints~48, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[0] , gpio_top0|rgpio_ints[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~0 , gpio_top0|Mux31~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~1 , gpio_top0|Mux31~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~2 , gpio_top0|Mux31~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~3 , gpio_top0|Mux31~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0] , gpio_top0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~16 , openmips0|dwishbone_bus_if|rd_buf~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~51 , openmips0|dwishbone_bus_if|rd_buf~51, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0] , openmips0|dwishbone_bus_if|rd_buf[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector0~1 , openmips0|dwishbone_bus_if|Selector0~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[0] , openmips0|dwishbone_bus_if|cpu_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector15~0 , openmips0|mem0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~80 , openmips0|mem0|wdata_o[0]~80, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~81 , openmips0|mem0|wdata_o[0]~81, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~82 , openmips0|mem0|wdata_o[0]~82, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~29 , openmips0|mem_wb0|wb_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[0] , openmips0|mem_wb0|wb_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|wrdata[0] , openmips0|regfile1|wrdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~2 , openmips0|id0|Selector100~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~3 , openmips0|id0|Selector100~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~1 , openmips0|id0|Mux56~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~2 , openmips0|id0|Mux56~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~3 , openmips0|id0|Mux56~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~4 , openmips0|id0|Mux56~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~49 , openmips0|pc_reg0|pc~49, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~50 , openmips0|pc_reg0|pc~50, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0]~8 , openmips0|ctrl0|new_pc[0]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0] , openmips0|ctrl0|new_pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~51 , openmips0|pc_reg0|pc~51, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~52 , openmips0|pc_reg0|pc~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[0] , openmips0|pc_reg0|pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~0 , openmips0|if_id0|id_pc~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[0] , openmips0|if_id0|id_pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~59 , openmips0|regfile1|rdata1[0]~59, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~60 , openmips0|regfile1|rdata1[0]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~101 , openmips0|id0|reg1_o[0]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~102 , openmips0|id0|reg1_o[0]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~113 , openmips0|id0|reg1_o[0]~113, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0] , openmips0|id0|reg1_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~29 , openmips0|id_ex0|ex_reg1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[0] , openmips0|id_ex0|ex_reg1[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~69 , openmips0|ex0|Add1~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[0] , openmips0|ex_mem0|mem_mem_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~55 , openmips0|mem0|wdata_o[3]~55, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~56 , openmips0|mem0|wdata_o[3]~56, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[1] , openmips0|mem0|mem_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~1 , openmips0|dwishbone_bus_if|wishbone_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[1] , openmips0|dwishbone_bus_if|wishbone_data_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux66~0 , wb_conmax_top0|s15|Mux66~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1]~feeder , wb_conmax_top0|rf|conf13[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1] , wb_conmax_top0|rf|conf13[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[1] , wb_conmax_top0|rf|conf9[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1]~feeder , wb_conmax_top0|rf|conf5[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1] , wb_conmax_top0|rf|conf5[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[1] , wb_conmax_top0|rf|conf1[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~154 , wb_conmax_top0|rf|rf_dout~154, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~155 , wb_conmax_top0|rf|rf_dout~155, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[1]~feeder , wb_conmax_top0|rf|conf15[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[1] , wb_conmax_top0|rf|conf15[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1] , wb_conmax_top0|rf|conf11[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[1]~feeder , wb_conmax_top0|rf|conf7[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[1] , wb_conmax_top0|rf|conf7[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1] , wb_conmax_top0|rf|conf3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~161 , wb_conmax_top0|rf|rf_dout~161, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~162 , wb_conmax_top0|rf|rf_dout~162, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1]~feeder , wb_conmax_top0|rf|conf8[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1] , wb_conmax_top0|rf|conf8[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[1] , wb_conmax_top0|rf|conf0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~158 , wb_conmax_top0|rf|rf_dout~158, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[1] , wb_conmax_top0|rf|conf12[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1]~feeder , wb_conmax_top0|rf|conf4[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1] , wb_conmax_top0|rf|conf4[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~159 , wb_conmax_top0|rf|rf_dout~159, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[1] , wb_conmax_top0|rf|conf6[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1] , wb_conmax_top0|rf|conf2[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1] , wb_conmax_top0|rf|conf10[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~156 , wb_conmax_top0|rf|rf_dout~156, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[1] , wb_conmax_top0|rf|conf14[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~157 , wb_conmax_top0|rf|rf_dout~157, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~160 , wb_conmax_top0|rf|rf_dout~160, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~163 , wb_conmax_top0|rf|rf_dout~163, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~164 , wb_conmax_top0|rf|rf_dout~164, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[1] , wb_conmax_top0|rf|rf_dout[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux66~0 , wb_conmax_top0|s2|Mux66~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[1] , gpio_top0|rgpio_out[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~0 , gpio_top0|WideOr0~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~1 , gpio_top0|WideOr0~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~3 , gpio_top0|WideOr0~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~2 , gpio_top0|WideOr0~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~4 , gpio_top0|WideOr0~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~8 , gpio_top0|WideOr0~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1] , gpio_top0|rgpio_ptrig[1], openmips_min_sopc, 1
instance = comp, \gpio_i[1]~input , gpio_i[1]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[1] , gpio_top0|sync[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[1] , gpio_top0|ext_pad_s[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[1] , gpio_top0|rgpio_in[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~44 , gpio_top0|rgpio_ints~44, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[1] , gpio_top0|rgpio_inte[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~45 , gpio_top0|rgpio_ints~45, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~49 , gpio_top0|rgpio_ints~49, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[1] , gpio_top0|rgpio_ints[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~9 , gpio_top0|WideOr0~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~5 , gpio_top0|WideOr0~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~6 , gpio_top0|WideOr0~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~7 , gpio_top0|WideOr0~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0 , gpio_top0|WideOr0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_inta_o , gpio_top0|wb_inta_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~4 , gpio_top0|rgpio_ctrl~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~5 , gpio_top0|rgpio_ctrl~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[1] , gpio_top0|rgpio_ctrl[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[1] , gpio_top0|rgpio_oe[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~0 , gpio_top0|Mux30~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~1 , gpio_top0|Mux30~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~2 , gpio_top0|Mux30~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~3 , gpio_top0|Mux30~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[1] , gpio_top0|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~15 , openmips0|dwishbone_bus_if|rd_buf~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~50 , openmips0|dwishbone_bus_if|rd_buf~50, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[1] , openmips0|dwishbone_bus_if|rd_buf[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector138~0 , openmips0|dwishbone_bus_if|Selector138~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[1] , openmips0|dwishbone_bus_if|cpu_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~75 , openmips0|mem0|wdata_o[1]~75, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector14~0 , openmips0|mem0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~76 , openmips0|mem0|wdata_o[1]~76, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~77 , openmips0|mem0|wdata_o[1]~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~28 , openmips0|ex_mem0|mem_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[1] , openmips0|ex_mem0|mem_wdata[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~78 , openmips0|mem0|wdata_o[1]~78, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~99 , openmips0|id0|reg1_o[1]~99, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~57 , openmips0|regfile1|rdata1[1]~57, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~58 , openmips0|regfile1|rdata1[1]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~100 , openmips0|id0|reg1_o[1]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~112 , openmips0|id0|reg1_o[1]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1] , openmips0|id0|reg1_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~28 , openmips0|id_ex0|ex_reg1~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[1] , openmips0|id_ex0|ex_reg1[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~70 , openmips0|ex0|Add1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[1] , openmips0|ex_mem0|mem_mem_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector0~0 , openmips0|mem0|Selector0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~4 , openmips0|mem0|wdata_o[28]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~13 , openmips0|ex_mem0|mem_wdata~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[16] , openmips0|ex_mem0|mem_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~32 , openmips0|mem0|wdata_o[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~33 , openmips0|mem0|wdata_o[16]~33, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~27 , openmips0|regfile1|rdata1[16]~27, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~28 , openmips0|regfile1|rdata1[16]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~56 , openmips0|id0|reg1_o[16]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~57 , openmips0|id0|reg1_o[16]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~58 , openmips0|id0|reg1_o[16]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16] , openmips0|id0|reg1_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~13 , openmips0|id_ex0|ex_reg1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[16] , openmips0|id_ex0|ex_reg1[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector238~0 , openmips0|ex0|Selector238~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector238~1 , openmips0|ex0|Selector238~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[16] , openmips0|ex0|csr_reg_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~19 , openmips0|ex_mem0|mem_csr_reg_data~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[16] , openmips0|ex_mem0|mem_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~16 , openmips0|mem_wb0|wb_csr_reg_data~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[16] , openmips0|mem_wb0|wb_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~56 , openmips0|csr0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~58 , openmips0|csr0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~59 , openmips0|csr0|Add2~59, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[16] , openmips0|csr0|mepc[16], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16]~21 , openmips0|ctrl0|new_pc[16]~21, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16] , openmips0|ctrl0|new_pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~28 , openmips0|pc_reg0|Add0~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~85 , openmips0|pc_reg0|pc~85, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~86 , openmips0|pc_reg0|pc~86, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~87 , openmips0|pc_reg0|pc~87, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[16] , openmips0|pc_reg0|pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~16 , openmips0|if_id0|id_pc~16, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[16] , openmips0|if_id0|id_pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~17 , openmips0|id_ex0|ex_current_inst_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[16] , openmips0|id_ex0|ex_current_inst_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~16 , openmips0|ex_mem0|mem_current_inst_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[16] , openmips0|ex_mem0|mem_current_inst_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~62 , openmips0|csr0|Add2~62, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Add2~63 , openmips0|csr0|Add2~63, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[17] , openmips0|csr0|mepc[17], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17]~22 , openmips0|ctrl0|new_pc[17]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17] , openmips0|ctrl0|new_pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~30 , openmips0|pc_reg0|Add0~30, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~88 , openmips0|pc_reg0|pc~88, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~89 , openmips0|pc_reg0|pc~89, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~90 , openmips0|pc_reg0|pc~90, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[17] , openmips0|pc_reg0|pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~91 , openmips0|pc_reg0|pc~91, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~92 , openmips0|pc_reg0|pc~92, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18]~23 , openmips0|ctrl0|new_pc[18]~23, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18] , openmips0|ctrl0|new_pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~93 , openmips0|pc_reg0|pc~93, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[18] , openmips0|pc_reg0|pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~18 , openmips0|if_id0|id_pc~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[18] , openmips0|if_id0|id_pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~23 , openmips0|regfile1|rdata1[18]~23, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~24 , openmips0|regfile1|rdata1[18]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~50 , openmips0|id0|reg1_o[18]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~51 , openmips0|id0|reg1_o[18]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~52 , openmips0|id0|reg1_o[18]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18] , openmips0|id0|reg1_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~11 , openmips0|id0|Equal11~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~13 , openmips0|id0|Equal11~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~12 , openmips0|id0|Equal11~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~10 , openmips0|id0|Equal11~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~14 , openmips0|id0|Equal11~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~7 , openmips0|id0|Equal11~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~6 , openmips0|id0|Equal11~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~5 , openmips0|id0|Equal11~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~8 , openmips0|id0|Equal11~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~9 , openmips0|id0|Equal11~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~15 , openmips0|id0|Equal11~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~18 , openmips0|id0|Equal11~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~17 , openmips0|id0|Equal11~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~16 , openmips0|id0|Equal11~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~19 , openmips0|id0|Equal11~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~1 , openmips0|id0|Equal11~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~0 , openmips0|id0|Equal11~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~3 , openmips0|id0|Equal11~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~2 , openmips0|id0|Equal11~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~4 , openmips0|id0|Equal11~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~20 , openmips0|id0|Equal11~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~0 , openmips0|id0|Mux56~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~1 , openmips0|id0|Selector100~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector99~0 , openmips0|id0|Selector99~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector99~2 , openmips0|id0|Selector99~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux55~0 , openmips0|id0|Mux55~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector99~1 , openmips0|id0|Selector99~1, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~53 , openmips0|pc_reg0|pc~53, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1]~9 , openmips0|ctrl0|new_pc[1]~9, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1] , openmips0|ctrl0|new_pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~54 , openmips0|pc_reg0|pc~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[1] , openmips0|pc_reg0|pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~1 , openmips0|if_id0|id_pc~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[1] , openmips0|if_id0|id_pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~2 , openmips0|id0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~4 , openmips0|id0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~6 , openmips0|id0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~46 , openmips0|pc_reg0|pc~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~47 , openmips0|pc_reg0|pc~47, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5]~6 , openmips0|ctrl0|new_pc[5]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5]~7 , openmips0|ctrl0|new_pc[5]~7, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5] , openmips0|ctrl0|new_pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~48 , openmips0|pc_reg0|pc~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5] , openmips0|pc_reg0|pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~3 , openmips0|if_id0|id_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[2] , openmips0|if_id0|id_inst[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~18 , openmips0|id0|reg1_o[1]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~71 , openmips0|id0|reg1_o[11]~71, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~37 , openmips0|regfile1|rdata1[11]~37, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~38 , openmips0|regfile1|rdata1[11]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~72 , openmips0|id0|reg1_o[11]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~74 , openmips0|id0|reg1_o[11]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11] , openmips0|id0|reg1_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~18 , openmips0|id_ex0|ex_reg1~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[11] , openmips0|id_ex0|ex_reg1[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector243~0 , openmips0|ex0|Selector243~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[11] , openmips0|ex0|csr_reg_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~3 , openmips0|ex_mem0|mem_csr_reg_data~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[11] , openmips0|ex_mem0|mem_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~0 , openmips0|mem_wb0|wb_csr_reg_data~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[11] , openmips0|mem_wb0|wb_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~0 , openmips0|mem0|always5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|excepttype_o[3]~2 , openmips0|mem0|excepttype_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal0~0 , openmips0|ctrl0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype~0 , openmips0|ex_mem0|mem_excepttype~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~5 , openmips0|ex_mem0|mem_aluop~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[2] , openmips0|ex_mem0|mem_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr6~0 , openmips0|mem0|WideOr6~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1]~0 , openmips0|dwishbone_bus_if|wishbone_addr_o[1]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall~2 , openmips0|ctrl0|stall~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~0 , openmips0|id_ex0|ex_current_inst_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~0 , openmips0|id_ex0|ex_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[31] , openmips0|id_ex0|ex_inst[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~61 , openmips0|ex0|Add1~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[28] , openmips0|ex_mem0|mem_mem_addr[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~6 , openmips0|dwishbone_bus_if|wishbone_addr_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[28] , openmips0|dwishbone_bus_if|wishbone_addr_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack~0 , wb_conmax_top0|rf|rf_ack~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack , wb_conmax_top0|rf|rf_ack, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~0 , wb_conmax_top0|m0|Mux32~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err~1 , gpio_top0|wb_err~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o~0 , gpio_top0|wb_err_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o , gpio_top0|wb_err_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o~0 , gpio_top0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o , gpio_top0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~1 , wb_conmax_top0|m0|Mux32~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~2 , wb_conmax_top0|m0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~35 , openmips0|ex_mem0|mem_csr_reg_data~35, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~9 , openmips0|mem_wb0|wb_csr_reg_write_addr~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[11] , openmips0|mem_wb0|wb_csr_reg_write_addr[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~2 , openmips0|csr0|Equal5~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always2~0 , openmips0|mem0|always2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4]~5 , openmips0|ctrl0|new_pc[4]~5, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4] , openmips0|ctrl0|new_pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~43 , openmips0|pc_reg0|pc~43, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~44 , openmips0|pc_reg0|pc~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~45 , openmips0|pc_reg0|pc~45, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[4] , openmips0|pc_reg0|pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~24 , openmips0|if_id0|id_inst~24, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[23] , openmips0|if_id0|id_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~40 , openmips0|pc_reg0|pc~40, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~41 , openmips0|pc_reg0|pc~41, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3]~4 , openmips0|ctrl0|new_pc[3]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3] , openmips0|ctrl0|new_pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~42 , openmips0|pc_reg0|pc~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[3] , openmips0|pc_reg0|pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~10 , openmips0|if_id0|id_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[28] , openmips0|if_id0|id_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~12 , openmips0|id_ex0|ex_excepttype~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype[8] , openmips0|id_ex0|ex_excepttype[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype~1 , openmips0|ex_mem0|mem_excepttype~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype[8] , openmips0|ex_mem0|mem_excepttype[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal25~2 , openmips0|csr0|Equal25~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_we_o~0 , openmips0|mem0|mem_we_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|always0~0 , openmips0|id_ex0|always0~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~6 , openmips0|id0|Selector9~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux20~0 , openmips0|id0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux20~1 , openmips0|id0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux6~0 , openmips0|id0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr6~0 , openmips0|id0|WideOr6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~15 , openmips0|id0|Selector12~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~16 , openmips0|id0|Selector12~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~5 , openmips0|id0|Selector9~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~8 , openmips0|id_ex0|ex_aluop~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~9 , openmips0|id_ex0|ex_aluop~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[0] , openmips0|id_ex0|ex_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~0 , openmips0|ex0|WideOr8~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector174~0 , openmips0|ex0|Selector174~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[3]~0 , openmips0|ctrl0|stall[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~31 , openmips0|id_ex0|ex_current_inst_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[30] , openmips0|id_ex0|ex_current_inst_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~30 , openmips0|ex_mem0|mem_current_inst_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[30] , openmips0|ex_mem0|mem_current_inst_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~9 , openmips0|mem0|Equal5~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~8 , openmips0|mem0|Equal5~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~6 , openmips0|mem0|Equal5~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~5 , openmips0|mem0|Equal5~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~7 , openmips0|mem0|Equal5~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~3 , openmips0|mem0|Equal5~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~0 , openmips0|mem0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~2 , openmips0|mem0|Equal5~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~1 , openmips0|mem0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~4 , openmips0|mem0|Equal5~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal5~10 , openmips0|mem0|Equal5~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|excepttype_o~3 , openmips0|mem0|excepttype_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|flush~0 , openmips0|ctrl0|flush~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~33 , openmips0|pc_reg0|pc[2]~33, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~134 , openmips0|pc_reg0|pc[2]~134, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_lt_reg2~0 , openmips0|id0|reg1_lt_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~137 , openmips0|pc_reg0|pc[2]~137, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~135 , openmips0|pc_reg0|pc[2]~135, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~136 , openmips0|pc_reg0|pc[2]~136, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~34 , openmips0|pc_reg0|pc[2]~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2]~35 , openmips0|pc_reg0|pc[2]~35, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~36 , openmips0|pc_reg0|pc~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~31 , openmips0|pc_reg0|pc~31, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~32 , openmips0|pc_reg0|pc~32, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2]~0 , openmips0|ctrl0|new_pc[2]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2] , openmips0|ctrl0|new_pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~38 , openmips0|pc_reg0|pc~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2] , openmips0|pc_reg0|pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~5 , openmips0|if_id0|id_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[6] , openmips0|if_id0|id_inst[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~23 , openmips0|id_ex0|ex_inst~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[6] , openmips0|id_ex0|ex_inst[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~22 , openmips0|id_ex0|ex_inst~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[4] , openmips0|id_ex0|ex_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~21 , openmips0|id_ex0|ex_inst~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[5] , openmips0|id_ex0|ex_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~20 , openmips0|id_ex0|ex_inst~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[3] , openmips0|id_ex0|ex_inst[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~19 , openmips0|id_ex0|ex_inst~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[2] , openmips0|id_ex0|ex_inst[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~17 , openmips0|id_ex0|ex_inst~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[0] , openmips0|id_ex0|ex_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~18 , openmips0|id_ex0|ex_inst~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[1] , openmips0|id_ex0|ex_inst[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~0 , openmips0|ex0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~1 , openmips0|ex0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~65 , openmips0|ex0|Add1~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~62 , openmips0|ex0|Add0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~67 , openmips0|ex0|Add1~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[31] , openmips0|ex_mem0|mem_mem_addr[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~8 , openmips0|dwishbone_bus_if|wishbone_addr_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[31] , openmips0|dwishbone_bus_if|wishbone_addr_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~0 , wb_conmax_top0|m0|s15_stb_o~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~1 , wb_conmax_top0|m0|s15_stb_o~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_cyc_o , wb_conmax_top0|m0|s15_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector0~0 , wb_conmax_top0|s15|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant0 , wb_conmax_top0|s15|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector0~0 , wb_conmax_top0|s15|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant0 , wb_conmax_top0|s15|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~0 , wb_conmax_top0|s15|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|next , wb_conmax_top0|s15|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out~0 , wb_conmax_top0|s15|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[1] , wb_conmax_top0|s15|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~0 , wb_conmax_top0|s15|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant0 , wb_conmax_top0|s15|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~1 , wb_conmax_top0|s15|msel|arb1|Selector0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[0] , wb_conmax_top0|s15|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector0~0 , wb_conmax_top0|s15|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant0 , wb_conmax_top0|s15|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux0~0 , wb_conmax_top0|s15|msel|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux0~1 , wb_conmax_top0|s15|msel|Mux0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux67~0 , wb_conmax_top0|s15|Mux67~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0]~feeder , wb_conmax_top0|rf|conf2[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0] , wb_conmax_top0|rf|conf2[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~0 , wb_conmax_top0|s2|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant0 , wb_conmax_top0|s2|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector0~0 , wb_conmax_top0|s2|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant0 , wb_conmax_top0|s2|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~1 , wb_conmax_top0|s2|msel|arb1|Selector0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|next , wb_conmax_top0|s2|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out~0 , wb_conmax_top0|s2|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[0] , wb_conmax_top0|s2|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[1] , wb_conmax_top0|s2|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux0~0 , wb_conmax_top0|s2|msel|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector0~0 , wb_conmax_top0|s2|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant0 , wb_conmax_top0|s2|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector0~0 , wb_conmax_top0|s2|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant0 , wb_conmax_top0|s2|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux0~1 , wb_conmax_top0|s2|msel|Mux0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux67~0 , wb_conmax_top0|s2|Mux67~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~feeder , gpio_top0|rgpio_out[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0] , gpio_top0|rgpio_out[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0] , gpio_top0|ext_pad_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1]~feeder , gpio_top0|ext_pad_o[1]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1] , gpio_top0|ext_pad_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2] , gpio_top0|ext_pad_o[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3]~feeder , gpio_top0|ext_pad_o[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3] , gpio_top0|ext_pad_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4] , gpio_top0|ext_pad_o[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5] , gpio_top0|ext_pad_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6] , gpio_top0|ext_pad_o[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7]~feeder , gpio_top0|ext_pad_o[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7] , gpio_top0|ext_pad_o[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8] , gpio_top0|ext_pad_o[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9] , gpio_top0|ext_pad_o[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[10] , gpio_top0|ext_pad_o[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11]~feeder , gpio_top0|ext_pad_o[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11] , gpio_top0|ext_pad_o[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12]~feeder , gpio_top0|ext_pad_o[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12] , gpio_top0|ext_pad_o[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13]~feeder , gpio_top0|ext_pad_o[13]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13] , gpio_top0|ext_pad_o[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[14]~feeder , gpio_top0|ext_pad_o[14]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[14] , gpio_top0|ext_pad_o[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15] , gpio_top0|ext_pad_o[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16]~feeder , gpio_top0|ext_pad_o[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16] , gpio_top0|ext_pad_o[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[17] , gpio_top0|ext_pad_o[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18]~feeder , gpio_top0|ext_pad_o[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18] , gpio_top0|ext_pad_o[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[19] , gpio_top0|ext_pad_o[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20] , gpio_top0|ext_pad_o[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21] , gpio_top0|ext_pad_o[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22]~feeder , gpio_top0|ext_pad_o[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22] , gpio_top0|ext_pad_o[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23]~feeder , gpio_top0|ext_pad_o[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23] , gpio_top0|ext_pad_o[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24] , gpio_top0|ext_pad_o[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25] , gpio_top0|ext_pad_o[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[26] , gpio_top0|ext_pad_o[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27] , gpio_top0|ext_pad_o[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[28]~feeder , gpio_top0|ext_pad_o[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[28] , gpio_top0|ext_pad_o[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29]~feeder , gpio_top0|ext_pad_o[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29] , gpio_top0|ext_pad_o[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[30]~feeder , gpio_top0|ext_pad_o[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[30] , gpio_top0|ext_pad_o[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31] , gpio_top0|ext_pad_o[31], openmips_min_sopc, 1
