#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f7f3acd36b0 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
P_0x7f7f3acced50 .param/l "PATTERN_NUMBER" 0 2 25, C4<000110>;
L_0x7f7f3b93e560 .functor BUFZ 8, L_0x7f7f3b93e4c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f7f3b940380 .functor BUFZ 8, L_0x7f7f3b940090, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f7f3ad63008 .functor BUFT 1, C4<0000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93b610_0 .net *"_ivl_11", 33 0, L_0x7f7f3ad63008;  1 drivers
L_0x7f7f3ad63050 .functor BUFT 1, C4<0000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93b6d0_0 .net/2u *"_ivl_12", 39 0, L_0x7f7f3ad63050;  1 drivers
v0x7f7f3b93b770_0 .net *"_ivl_14", 39 0, L_0x7f7f3b93e880;  1 drivers
L_0x7f7f3ad63098 .functor BUFT 1, C4<0000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93b800_0 .net/2u *"_ivl_16", 39 0, L_0x7f7f3ad63098;  1 drivers
v0x7f7f3b93b8a0_0 .net *"_ivl_19", 39 0, L_0x7f7f3b93ea10;  1 drivers
v0x7f7f3b93b990_0 .net *"_ivl_2", 7 0, L_0x7f7f3b93e4c0;  1 drivers
L_0x7f7f3ad630e0 .functor BUFT 1, C4<0000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93ba40_0 .net/2u *"_ivl_20", 39 0, L_0x7f7f3ad630e0;  1 drivers
v0x7f7f3b93baf0_0 .net *"_ivl_22", 39 0, L_0x7f7f3b93eb30;  1 drivers
v0x7f7f3b93bba0_0 .net *"_ivl_24", 7 0, L_0x7f7f3b93ecb0;  1 drivers
v0x7f7f3b93bcb0_0 .net *"_ivl_26", 39 0, L_0x7f7f3b93ed50;  1 drivers
L_0x7f7f3ad63128 .functor BUFT 1, C4<0000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93bd60_0 .net *"_ivl_29", 33 0, L_0x7f7f3ad63128;  1 drivers
L_0x7f7f3ad63170 .functor BUFT 1, C4<0000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93be10_0 .net/2u *"_ivl_30", 39 0, L_0x7f7f3ad63170;  1 drivers
v0x7f7f3b93bec0_0 .net *"_ivl_32", 39 0, L_0x7f7f3b93ee80;  1 drivers
L_0x7f7f3ad631b8 .functor BUFT 1, C4<0000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93bf70_0 .net/2u *"_ivl_34", 39 0, L_0x7f7f3ad631b8;  1 drivers
v0x7f7f3b93c020_0 .net *"_ivl_37", 39 0, L_0x7f7f3b93efc0;  1 drivers
L_0x7f7f3ad63200 .functor BUFT 1, C4<0000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93c0d0_0 .net/2u *"_ivl_38", 39 0, L_0x7f7f3ad63200;  1 drivers
v0x7f7f3b93c180_0 .net *"_ivl_40", 39 0, L_0x7f7f3b93f140;  1 drivers
v0x7f7f3b93c310_0 .net *"_ivl_42", 7 0, L_0x7f7f3b93f280;  1 drivers
v0x7f7f3b93c3a0_0 .net *"_ivl_44", 39 0, L_0x7f7f3b93f390;  1 drivers
L_0x7f7f3ad63248 .functor BUFT 1, C4<0000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93c450_0 .net *"_ivl_47", 33 0, L_0x7f7f3ad63248;  1 drivers
L_0x7f7f3ad63290 .functor BUFT 1, C4<0000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93c500_0 .net/2u *"_ivl_48", 39 0, L_0x7f7f3ad63290;  1 drivers
v0x7f7f3b93c5b0_0 .net *"_ivl_50", 39 0, L_0x7f7f3b93f530;  1 drivers
L_0x7f7f3ad632d8 .functor BUFT 1, C4<0000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93c660_0 .net/2u *"_ivl_52", 39 0, L_0x7f7f3ad632d8;  1 drivers
v0x7f7f3b93c710_0 .net *"_ivl_55", 39 0, L_0x7f7f3b93f650;  1 drivers
L_0x7f7f3ad63320 .functor BUFT 1, C4<0000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93c7c0_0 .net/2u *"_ivl_56", 39 0, L_0x7f7f3ad63320;  1 drivers
v0x7f7f3b93c870_0 .net *"_ivl_58", 39 0, L_0x7f7f3b93f730;  1 drivers
v0x7f7f3b93c920_0 .net *"_ivl_6", 7 0, L_0x7f7f3b93e610;  1 drivers
v0x7f7f3b93c9d0_0 .net *"_ivl_60", 7 0, L_0x7f7f3b93f940;  1 drivers
v0x7f7f3b93ca80_0 .net *"_ivl_62", 39 0, L_0x7f7f3b93f9e0;  1 drivers
L_0x7f7f3ad63368 .functor BUFT 1, C4<0000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93cb30_0 .net *"_ivl_65", 33 0, L_0x7f7f3ad63368;  1 drivers
L_0x7f7f3ad633b0 .functor BUFT 1, C4<0000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93cbe0_0 .net/2u *"_ivl_66", 39 0, L_0x7f7f3ad633b0;  1 drivers
v0x7f7f3b93cc90_0 .net *"_ivl_68", 39 0, L_0x7f7f3b93fb20;  1 drivers
L_0x7f7f3ad633f8 .functor BUFT 1, C4<0000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93cd40_0 .net/2u *"_ivl_70", 39 0, L_0x7f7f3ad633f8;  1 drivers
v0x7f7f3b93c230_0 .net *"_ivl_73", 39 0, L_0x7f7f3b93fbc0;  1 drivers
L_0x7f7f3ad63440 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93cfd0_0 .net/2u *"_ivl_74", 39 0, L_0x7f7f3ad63440;  1 drivers
v0x7f7f3b93d060_0 .net *"_ivl_76", 39 0, L_0x7f7f3b93fa80;  1 drivers
v0x7f7f3b93d100_0 .net *"_ivl_8", 39 0, L_0x7f7f3b93e6f0;  1 drivers
v0x7f7f3b93d1b0_0 .net *"_ivl_80", 7 0, L_0x7f7f3b940090;  1 drivers
v0x7f7f3b93d260_0 .net *"_ivl_82", 6 0, L_0x7f7f3b93fca0;  1 drivers
L_0x7f7f3ad63488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93d310_0 .net *"_ivl_85", 0 0, L_0x7f7f3ad63488;  1 drivers
L_0x7f7f3ad634d0 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93d3c0_0 .net/2u *"_ivl_86", 6 0, L_0x7f7f3ad634d0;  1 drivers
v0x7f7f3b93d470_0 .net *"_ivl_88", 6 0, L_0x7f7f3b93ffd0;  1 drivers
v0x7f7f3b93d520_0 .var "clk", 0 0;
v0x7f7f3b93d5d0_0 .net "cout_out", 0 0, v0x7f7f3b93ae30_0;  1 drivers
v0x7f7f3b93d660_0 .var "error_count", 5 0;
v0x7f7f3b93d6f0_0 .var "error_count_tmp", 5 0;
v0x7f7f3b93d780 .array "mem_opcode", 5 0, 7 0;
v0x7f7f3b93d810 .array "mem_result", 23 0, 7 0;
v0x7f7f3b93d8a0 .array "mem_src1", 23 0, 7 0;
v0x7f7f3b93d930 .array "mem_src2", 23 0, 7 0;
v0x7f7f3b93d9c0 .array "mem_zcv", 5 0, 7 0;
v0x7f7f3b93da60_0 .net "opcode_tmp", 7 0, L_0x7f7f3b93e560;  1 drivers
v0x7f7f3b93db10_0 .var "operation_in", 3 0;
v0x7f7f3b93dbd0_0 .net "overflow_out", 0 0, v0x7f7f3b93af90_0;  1 drivers
v0x7f7f3b93dc80_0 .var "pattern_count", 5 0;
v0x7f7f3b93dd10_0 .net "result_correct", 31 0, L_0x7f7f3b93fe30;  1 drivers
v0x7f7f3b93ddc0_0 .net "result_out", 31 0, v0x7f7f3b93b1c0_0;  1 drivers
v0x7f7f3b93de80_0 .var "rst_n", 0 0;
v0x7f7f3b93df30_0 .var "src1_in", 31 0;
v0x7f7f3b93dfe0_0 .var "src2_in", 31 0;
v0x7f7f3b93e090_0 .var "start_check", 0 0;
v0x7f7f3b93e120_0 .net "zcv_correct", 7 0, L_0x7f7f3b940380;  1 drivers
v0x7f7f3b93e1c0_0 .net "zcv_out", 2 0, L_0x7f7f3b93e320;  1 drivers
v0x7f7f3b93e270_0 .net "zero_out", 0 0, v0x7f7f3b93b490_0;  1 drivers
E_0x7f7f3acb3280 .event negedge, v0x7f7f3b91d950_0;
E_0x7f7f3acd3ff0 .event posedge, v0x7f7f3b91d950_0;
L_0x7f7f3b93e320 .concat [ 1 1 1 0], v0x7f7f3b93af90_0, v0x7f7f3b93ae30_0, v0x7f7f3b93b490_0;
L_0x7f7f3b93e4c0 .array/port v0x7f7f3b93d780, v0x7f7f3b93dc80_0;
L_0x7f7f3b93e610 .array/port v0x7f7f3b93d810, L_0x7f7f3b93eb30;
L_0x7f7f3b93e6f0 .concat [ 6 34 0 0], v0x7f7f3b93dc80_0, L_0x7f7f3ad63008;
L_0x7f7f3b93e880 .arith/sub 40, L_0x7f7f3b93e6f0, L_0x7f7f3ad63050;
L_0x7f7f3b93ea10 .arith/mult 40, L_0x7f7f3b93e880, L_0x7f7f3ad63098;
L_0x7f7f3b93eb30 .arith/sum 40, L_0x7f7f3b93ea10, L_0x7f7f3ad630e0;
L_0x7f7f3b93ecb0 .array/port v0x7f7f3b93d810, L_0x7f7f3b93f140;
L_0x7f7f3b93ed50 .concat [ 6 34 0 0], v0x7f7f3b93dc80_0, L_0x7f7f3ad63128;
L_0x7f7f3b93ee80 .arith/sub 40, L_0x7f7f3b93ed50, L_0x7f7f3ad63170;
L_0x7f7f3b93efc0 .arith/mult 40, L_0x7f7f3b93ee80, L_0x7f7f3ad631b8;
L_0x7f7f3b93f140 .arith/sum 40, L_0x7f7f3b93efc0, L_0x7f7f3ad63200;
L_0x7f7f3b93f280 .array/port v0x7f7f3b93d810, L_0x7f7f3b93f730;
L_0x7f7f3b93f390 .concat [ 6 34 0 0], v0x7f7f3b93dc80_0, L_0x7f7f3ad63248;
L_0x7f7f3b93f530 .arith/sub 40, L_0x7f7f3b93f390, L_0x7f7f3ad63290;
L_0x7f7f3b93f650 .arith/mult 40, L_0x7f7f3b93f530, L_0x7f7f3ad632d8;
L_0x7f7f3b93f730 .arith/sum 40, L_0x7f7f3b93f650, L_0x7f7f3ad63320;
L_0x7f7f3b93f940 .array/port v0x7f7f3b93d810, L_0x7f7f3b93fa80;
L_0x7f7f3b93f9e0 .concat [ 6 34 0 0], v0x7f7f3b93dc80_0, L_0x7f7f3ad63368;
L_0x7f7f3b93fb20 .arith/sub 40, L_0x7f7f3b93f9e0, L_0x7f7f3ad633b0;
L_0x7f7f3b93fbc0 .arith/mult 40, L_0x7f7f3b93fb20, L_0x7f7f3ad633f8;
L_0x7f7f3b93fa80 .arith/sum 40, L_0x7f7f3b93fbc0, L_0x7f7f3ad63440;
L_0x7f7f3b93fe30 .concat [ 8 8 8 8], L_0x7f7f3b93f940, L_0x7f7f3b93f280, L_0x7f7f3b93ecb0, L_0x7f7f3b93e610;
L_0x7f7f3b940090 .array/port v0x7f7f3b93d9c0, L_0x7f7f3b93ffd0;
L_0x7f7f3b93fca0 .concat [ 6 1 0 0], v0x7f7f3b93dc80_0, L_0x7f7f3ad63488;
L_0x7f7f3b93ffd0 .arith/sub 7, L_0x7f7f3b93fca0, L_0x7f7f3ad634d0;
S_0x7f7f3acd0a20 .scope module, "alu" "alu" 2 86, 3 3 0, S_0x7f7f3acd36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /INPUT 32 "src2";
    .port_info 4 /INPUT 4 "ALU_control";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "overflow";
v0x7f7f3b93acf0_0 .net "ALU_control", 3 0, v0x7f7f3b93db10_0;  1 drivers
v0x7f7f3b93ad90_0 .net "a_inv", 0 0, L_0x7f7f3b940430;  1 drivers
v0x7f7f3b91d830_0 .net "b_inv", 0 0, L_0x7f7f3b940510;  1 drivers
v0x7f7f3b91d8c0_0 .net "c", 31 0, L_0x7f7f3b951930;  1 drivers
v0x7f7f3b91d950_0 .net "clk", 0 0, v0x7f7f3b93d520_0;  1 drivers
v0x7f7f3b93ae30_0 .var "cout", 0 0;
v0x7f7f3b93aec0_0 .net "les", 0 0, L_0x7f7f3b9488d0;  1 drivers
v0x7f7f3b93af90_0 .var "overflow", 0 0;
v0x7f7f3b93b020_0 .net "ovr", 0 0, v0x7f7f3b93a680_0;  1 drivers
v0x7f7f3b93b130_0 .net "r", 31 0, L_0x7f7f3b951130;  1 drivers
v0x7f7f3b93b1c0_0 .var "result", 31 0;
v0x7f7f3b93b250_0 .net "rst_n", 0 0, v0x7f7f3b93de80_0;  1 drivers
v0x7f7f3b93b2e0_0 .net "src1", 31 0, v0x7f7f3b93df30_0;  1 drivers
v0x7f7f3b93b370_0 .net "src2", 31 0, v0x7f7f3b93dfe0_0;  1 drivers
L_0x7f7f3ad63518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93b400_0 .net "zeo", 0 0, L_0x7f7f3ad63518;  1 drivers
v0x7f7f3b93b490_0 .var "zero", 0 0;
E_0x7f7f3acd3b70/0 .event negedge, v0x7f7f3b93b250_0;
E_0x7f7f3acd3b70/1 .event posedge, v0x7f7f3b91d950_0;
E_0x7f7f3acd3b70 .event/or E_0x7f7f3acd3b70/0, E_0x7f7f3acd3b70/1;
L_0x7f7f3b940430 .part v0x7f7f3b93db10_0, 3, 1;
L_0x7f7f3b940510 .part v0x7f7f3b93db10_0, 2, 1;
L_0x7f7f3b940870 .part v0x7f7f3b93df30_0, 0, 1;
L_0x7f7f3b940990 .part v0x7f7f3b93dfe0_0, 0, 1;
L_0x7f7f3b940ab0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9410e0 .part v0x7f7f3b93df30_0, 1, 1;
L_0x7f7f3b941180 .part v0x7f7f3b93dfe0_0, 1, 1;
L_0x7f7f3b9412a0 .part L_0x7f7f3b951930, 0, 1;
L_0x7f7f3b941340 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b941940 .part v0x7f7f3b93df30_0, 2, 1;
L_0x7f7f3b941aa0 .part v0x7f7f3b93dfe0_0, 2, 1;
L_0x7f7f3b941c20 .part L_0x7f7f3b951930, 1, 1;
L_0x7f7f3b941cc0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9422e0 .part v0x7f7f3b93df30_0, 3, 1;
L_0x7f7f3b942380 .part v0x7f7f3b93dfe0_0, 3, 1;
L_0x7f7f3b9424e0 .part L_0x7f7f3b951930, 2, 1;
L_0x7f7f3b942580 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b942b20 .part v0x7f7f3b93df30_0, 4, 1;
L_0x7f7f3b942c00 .part v0x7f7f3b93dfe0_0, 4, 1;
L_0x7f7f3b942ce0 .part L_0x7f7f3b951930, 3, 1;
L_0x7f7f3b942e00 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b943480 .part v0x7f7f3b93df30_0, 5, 1;
L_0x7f7f3b943560 .part v0x7f7f3b93dfe0_0, 5, 1;
L_0x7f7f3b943700 .part L_0x7f7f3b951930, 4, 1;
L_0x7f7f3b9437a0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b943d40 .part v0x7f7f3b93df30_0, 6, 1;
L_0x7f7f3b943f20 .part v0x7f7f3b93dfe0_0, 6, 1;
L_0x7f7f3b9441e0 .part L_0x7f7f3b951930, 5, 1;
L_0x7f7f3b944280 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b944750 .part v0x7f7f3b93df30_0, 7, 1;
L_0x7f7f3b9447f0 .part v0x7f7f3b93dfe0_0, 7, 1;
L_0x7f7f3b9449d0 .part L_0x7f7f3b951930, 6, 1;
L_0x7f7f3b944a70 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b944f70 .part v0x7f7f3b93df30_0, 8, 1;
L_0x7f7f3b945050 .part v0x7f7f3b93dfe0_0, 8, 1;
L_0x7f7f3b944b10 .part L_0x7f7f3b951930, 7, 1;
L_0x7f7f3b945350 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9458e0 .part v0x7f7f3b93df30_0, 9, 1;
L_0x7f7f3b945980 .part v0x7f7f3b93dfe0_0, 9, 1;
L_0x7f7f3b9453f0 .part L_0x7f7f3b951930, 8, 1;
L_0x7f7f3b945ba0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b946150 .part v0x7f7f3b93df30_0, 10, 1;
L_0x7f7f3b946230 .part v0x7f7f3b93dfe0_0, 10, 1;
L_0x7f7f3b945c40 .part L_0x7f7f3b951930, 9, 1;
L_0x7f7f3b945ce0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9469d0 .part v0x7f7f3b93df30_0, 11, 1;
L_0x7f7f3b946ab0 .part v0x7f7f3b93dfe0_0, 11, 1;
L_0x7f7f3b946310 .part L_0x7f7f3b951930, 10, 1;
L_0x7f7f3b9463b0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b947270 .part v0x7f7f3b93df30_0, 12, 1;
L_0x7f7f3b947350 .part v0x7f7f3b93dfe0_0, 12, 1;
L_0x7f7f3b946b90 .part L_0x7f7f3b951930, 11, 1;
L_0x7f7f3b946c30 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b947c40 .part v0x7f7f3b93df30_0, 13, 1;
L_0x7f7f3b947d20 .part v0x7f7f3b93dfe0_0, 13, 1;
L_0x7f7f3b9477d0 .part L_0x7f7f3b951930, 12, 1;
L_0x7f7f3b947870 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9484b0 .part v0x7f7f3b93df30_0, 14, 1;
L_0x7f7f3b943e20 .part v0x7f7f3b93dfe0_0, 14, 1;
L_0x7f7f3b944000 .part L_0x7f7f3b951930, 13, 1;
L_0x7f7f3b947e00 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b948fb0 .part v0x7f7f3b93df30_0, 15, 1;
L_0x7f7f3b949050 .part v0x7f7f3b93dfe0_0, 15, 1;
L_0x7f7f3b948990 .part L_0x7f7f3b951930, 14, 1;
L_0x7f7f3b948a30 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9497e0 .part v0x7f7f3b93df30_0, 16, 1;
L_0x7f7f3b9498c0 .part v0x7f7f3b93dfe0_0, 16, 1;
L_0x7f7f3b949130 .part L_0x7f7f3b951930, 15, 1;
L_0x7f7f3b945250 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94a1d0 .part v0x7f7f3b93df30_0, 17, 1;
L_0x7f7f3b94a270 .part v0x7f7f3b93dfe0_0, 17, 1;
L_0x7f7f3b949dc0 .part L_0x7f7f3b951930, 16, 1;
L_0x7f7f3b949e60 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94aa10 .part v0x7f7f3b93df30_0, 18, 1;
L_0x7f7f3b94aaf0 .part v0x7f7f3b93dfe0_0, 18, 1;
L_0x7f7f3b94abd0 .part L_0x7f7f3b951930, 17, 1;
L_0x7f7f3b94ac70 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94b2a0 .part v0x7f7f3b93df30_0, 19, 1;
L_0x7f7f3b94b380 .part v0x7f7f3b93dfe0_0, 19, 1;
L_0x7f7f3b94a350 .part L_0x7f7f3b951930, 18, 1;
L_0x7f7f3b94a3f0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94bb40 .part v0x7f7f3b93df30_0, 20, 1;
L_0x7f7f3b94bc20 .part v0x7f7f3b93dfe0_0, 20, 1;
L_0x7f7f3b94b460 .part L_0x7f7f3b951930, 19, 1;
L_0x7f7f3b94b500 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94c3e0 .part v0x7f7f3b93df30_0, 21, 1;
L_0x7f7f3b94c4c0 .part v0x7f7f3b93dfe0_0, 21, 1;
L_0x7f7f3b94bd00 .part L_0x7f7f3b951930, 20, 1;
L_0x7f7f3b94bda0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94cca0 .part v0x7f7f3b93df30_0, 22, 1;
L_0x7f7f3b94cd80 .part v0x7f7f3b93dfe0_0, 22, 1;
L_0x7f7f3b94c5a0 .part L_0x7f7f3b951930, 21, 1;
L_0x7f7f3b94c640 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94d510 .part v0x7f7f3b93df30_0, 23, 1;
L_0x7f7f3b94d5f0 .part v0x7f7f3b93dfe0_0, 23, 1;
L_0x7f7f3b94ce60 .part L_0x7f7f3b951930, 22, 1;
L_0x7f7f3b94cf00 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94dda0 .part v0x7f7f3b93df30_0, 24, 1;
L_0x7f7f3b94de80 .part v0x7f7f3b93dfe0_0, 24, 1;
L_0x7f7f3b94d6d0 .part L_0x7f7f3b951930, 23, 1;
L_0x7f7f3b94d770 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94e650 .part v0x7f7f3b93df30_0, 25, 1;
L_0x7f7f3b94e730 .part v0x7f7f3b93dfe0_0, 25, 1;
L_0x7f7f3b94df60 .part L_0x7f7f3b951930, 24, 1;
L_0x7f7f3b94e000 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94ef20 .part v0x7f7f3b93df30_0, 26, 1;
L_0x7f7f3b94efc0 .part v0x7f7f3b93dfe0_0, 26, 1;
L_0x7f7f3b94e810 .part L_0x7f7f3b951930, 25, 1;
L_0x7f7f3b94e8b0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94f750 .part v0x7f7f3b93df30_0, 27, 1;
L_0x7f7f3b94f830 .part v0x7f7f3b93dfe0_0, 27, 1;
L_0x7f7f3b94f0a0 .part L_0x7f7f3b951930, 26, 1;
L_0x7f7f3b94f140 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b94ffe0 .part v0x7f7f3b93df30_0, 28, 1;
L_0x7f7f3b9500c0 .part v0x7f7f3b93dfe0_0, 28, 1;
L_0x7f7f3b94f910 .part L_0x7f7f3b951930, 27, 1;
L_0x7f7f3b94f9b0 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9506c0 .part v0x7f7f3b93df30_0, 29, 1;
L_0x7f7f3b950760 .part v0x7f7f3b93dfe0_0, 29, 1;
L_0x7f7f3b9501a0 .part L_0x7f7f3b951930, 28, 1;
L_0x7f7f3b950240 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b950f50 .part v0x7f7f3b93df30_0, 30, 1;
L_0x7f7f3b948590 .part v0x7f7f3b93dfe0_0, 30, 1;
L_0x7f7f3b948670 .part L_0x7f7f3b951930, 29, 1;
L_0x7f7f3b948710 .part v0x7f7f3b93db10_0, 0, 2;
L_0x7f7f3b9514d0 .part v0x7f7f3b93df30_0, 31, 1;
L_0x7f7f3b951570 .part v0x7f7f3b93dfe0_0, 31, 1;
L_0x7f7f3b950ff0 .part L_0x7f7f3b951930, 30, 1;
L_0x7f7f3b951090 .part v0x7f7f3b93db10_0, 0, 2;
LS_0x7f7f3b951130_0_0 .concat8 [ 1 1 1 1], v0x7f7f3acdc420_0, v0x7f7f3acfcd50_0, v0x7f7f3acfec10_0, v0x7f7f3b904b50_0;
LS_0x7f7f3b951130_0_4 .concat8 [ 1 1 1 1], v0x7f7f3b906a00_0, v0x7f7f3b908990_0, v0x7f7f3b90a7d0_0, v0x7f7f3b90c650_0;
LS_0x7f7f3b951130_0_8 .concat8 [ 1 1 1 1], v0x7f7f3b90e580_0, v0x7f7f3b910510_0, v0x7f7f3b912310_0, v0x7f7f3b914190_0;
LS_0x7f7f3b951130_0_12 .concat8 [ 1 1 1 1], v0x7f7f3b916010_0, v0x7f7f3b917fc0_0, v0x7f7f3b919e10_0, v0x7f7f3b91bc90_0;
LS_0x7f7f3b951130_0_16 .concat8 [ 1 1 1 1], v0x7f7f3b91dcb0_0, v0x7f7f3b91fc80_0, v0x7f7f3b921a90_0, v0x7f7f3b923910_0;
LS_0x7f7f3b951130_0_20 .concat8 [ 1 1 1 1], v0x7f7f3b925790_0, v0x7f7f3b927610_0, v0x7f7f3b929490_0, v0x7f7f3b92b310_0;
LS_0x7f7f3b951130_0_24 .concat8 [ 1 1 1 1], v0x7f7f3b92d190_0, v0x7f7f3b92f010_0, v0x7f7f3b930e90_0, v0x7f7f3b932d10_0;
LS_0x7f7f3b951130_0_28 .concat8 [ 1 1 1 1], v0x7f7f3b934b90_0, v0x7f7f3b936820_0, v0x7f7f3b938690_0, v0x7f7f3b93a710_0;
LS_0x7f7f3b951130_1_0 .concat8 [ 4 4 4 4], LS_0x7f7f3b951130_0_0, LS_0x7f7f3b951130_0_4, LS_0x7f7f3b951130_0_8, LS_0x7f7f3b951130_0_12;
LS_0x7f7f3b951130_1_4 .concat8 [ 4 4 4 4], LS_0x7f7f3b951130_0_16, LS_0x7f7f3b951130_0_20, LS_0x7f7f3b951130_0_24, LS_0x7f7f3b951130_0_28;
L_0x7f7f3b951130 .concat8 [ 16 16 0 0], LS_0x7f7f3b951130_1_0, LS_0x7f7f3b951130_1_4;
LS_0x7f7f3b951930_0_0 .concat8 [ 1 1 1 1], L_0x7f7f3b940800, L_0x7f7f3b941070, L_0x7f7f3b9418d0, L_0x7f7f3b942270;
LS_0x7f7f3b951930_0_4 .concat8 [ 1 1 1 1], L_0x7f7f3b942ab0, L_0x7f7f3b943410, L_0x7f7f3b943cd0, L_0x7f7f3b9446e0;
LS_0x7f7f3b951930_0_8 .concat8 [ 1 1 1 1], L_0x7f7f3b944f00, L_0x7f7f3b945870, L_0x7f7f3b9460e0, L_0x7f7f3b946960;
LS_0x7f7f3b951930_0_12 .concat8 [ 1 1 1 1], L_0x7f7f3b947200, L_0x7f7f3b947bd0, L_0x7f7f3b948440, L_0x7f7f3b948f40;
LS_0x7f7f3b951930_0_16 .concat8 [ 1 1 1 1], L_0x7f7f3b949770, L_0x7f7f3b94a160, L_0x7f7f3b94a9a0, L_0x7f7f3b94b230;
LS_0x7f7f3b951930_0_20 .concat8 [ 1 1 1 1], L_0x7f7f3b94bad0, L_0x7f7f3b94c370, L_0x7f7f3b94cc30, L_0x7f7f3b94d4a0;
LS_0x7f7f3b951930_0_24 .concat8 [ 1 1 1 1], L_0x7f7f3b94dd30, L_0x7f7f3b94e5e0, L_0x7f7f3b94eeb0, L_0x7f7f3b94f6e0;
LS_0x7f7f3b951930_0_28 .concat8 [ 1 1 1 1], L_0x7f7f3b94ff70, L_0x7f7f3b950650, L_0x7f7f3b950ee0, v0x7f7f3b93a330_0;
LS_0x7f7f3b951930_1_0 .concat8 [ 4 4 4 4], LS_0x7f7f3b951930_0_0, LS_0x7f7f3b951930_0_4, LS_0x7f7f3b951930_0_8, LS_0x7f7f3b951930_0_12;
LS_0x7f7f3b951930_1_4 .concat8 [ 4 4 4 4], LS_0x7f7f3b951930_0_16, LS_0x7f7f3b951930_0_20, LS_0x7f7f3b951930_0_24, LS_0x7f7f3b951930_0_28;
L_0x7f7f3b951930 .concat8 [ 16 16 0 0], LS_0x7f7f3b951930_1_0, LS_0x7f7f3b951930_1_4;
S_0x7f7f3accdd90 .scope module, "M00" "alu_top" 3 59, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b91fa80 .functor XOR 1, L_0x7f7f3b940870, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b91faf0 .functor XOR 1, L_0x7f7f3b940990, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3ace76f0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3ace7780_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3ace1cf0_0 .net "cin", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3ace1d80_0 .net "cout", 0 0, L_0x7f7f3b940800;  1 drivers
v0x7f7f3ace1e10_0 .net "less", 0 0, L_0x7f7f3b9488d0;  alias, 1 drivers
v0x7f7f3acdc390_0 .net "operation", 1 0, L_0x7f7f3b940ab0;  1 drivers
v0x7f7f3acdc420_0 .var "result", 0 0;
v0x7f7f3acdc4b0_0 .net "src1", 0 0, L_0x7f7f3b940870;  1 drivers
v0x7f7f3acdc540_0 .net "src1_temp", 0 0, L_0x7f7f3b91fa80;  1 drivers
v0x7f7f3acd6af0_0 .net "src2", 0 0, L_0x7f7f3b940990;  1 drivers
v0x7f7f3acd6b80_0 .net "src2_temp", 0 0, L_0x7f7f3b91faf0;  1 drivers
v0x7f7f3acd6c10_0 .net "sum", 0 0, L_0x7f7f3b9406a0;  1 drivers
E_0x7f7f3acc0300/0 .event edge, v0x7f7f3acdc390_0, v0x7f7f3ace6f10_0, v0x7f7f3ace6fb0_0, v0x7f7f3acd64b0_0;
E_0x7f7f3acc0300/1 .event edge, v0x7f7f3ace1e10_0;
E_0x7f7f3acc0300 .event/or E_0x7f7f3acc0300/0, E_0x7f7f3acc0300/1;
S_0x7f7f3accb100 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3accdd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b940800 .functor OR 1, L_0x7f7f3b940630, L_0x7f7f3b940790, C4<0>, C4<0>;
v0x7f7f3acf1fc0_0 .net "Carry_in", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3acf2060_0 .net "Carry_out", 0 0, L_0x7f7f3b940800;  alias, 1 drivers
v0x7f7f3acf20f0_0 .net "In_A", 0 0, L_0x7f7f3b91fa80;  alias, 1 drivers
v0x7f7f3acf0140_0 .net "In_B", 0 0, L_0x7f7f3b91faf0;  alias, 1 drivers
v0x7f7f3acf01d0_0 .net "Sum", 0 0, L_0x7f7f3b9406a0;  alias, 1 drivers
v0x7f7f3acf02a0_0 .net "W1", 0 0, L_0x7f7f3b91fb60;  1 drivers
v0x7f7f3ace75d0_0 .net "W2", 0 0, L_0x7f7f3b940630;  1 drivers
v0x7f7f3ace7660_0 .net "W3", 0 0, L_0x7f7f3b940790;  1 drivers
S_0x7f7f3acc8470 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3accb100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b91fb60 .functor XOR 1, L_0x7f7f3b91fa80, L_0x7f7f3b91faf0, C4<0>, C4<0>;
L_0x7f7f3b940630 .functor AND 1, L_0x7f7f3b91fa80, L_0x7f7f3b91faf0, C4<1>, C4<1>;
v0x7f7f3ac28ec0_0 .net "Carry_out", 0 0, L_0x7f7f3b940630;  alias, 1 drivers
v0x7f7f3ace6f10_0 .net "In_A", 0 0, L_0x7f7f3b91fa80;  alias, 1 drivers
v0x7f7f3ace6fb0_0 .net "In_B", 0 0, L_0x7f7f3b91faf0;  alias, 1 drivers
v0x7f7f3ace15b0_0 .net "Sum", 0 0, L_0x7f7f3b91fb60;  alias, 1 drivers
S_0x7f7f3acdbc90 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3accb100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9406a0 .functor XOR 1, L_0x7f7f3b91fb60, L_0x7f7f3b940510, C4<0>, C4<0>;
L_0x7f7f3b940790 .functor AND 1, L_0x7f7f3b91fb60, L_0x7f7f3b940510, C4<1>, C4<1>;
v0x7f7f3ace16c0_0 .net "Carry_out", 0 0, L_0x7f7f3b940790;  alias, 1 drivers
v0x7f7f3acd6370_0 .net "In_A", 0 0, L_0x7f7f3b91fb60;  alias, 1 drivers
v0x7f7f3acd6400_0 .net "In_B", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3acd64b0_0 .net "Sum", 0 0, L_0x7f7f3b9406a0;  alias, 1 drivers
S_0x7f7f3ac2b410 .scope module, "M01" "alu_top" 3 60, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b940bd0 .functor XOR 1, L_0x7f7f3b9410e0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b940c40 .functor XOR 1, L_0x7f7f3b941180, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3acfc910_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3acfc9c0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3acfcad0_0 .net "cin", 0 0, L_0x7f7f3b9412a0;  1 drivers
v0x7f7f3acfcb60_0 .net "cout", 0 0, L_0x7f7f3b941070;  1 drivers
v0x7f7f3acfcbf0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3acfccc0_0 .net "operation", 1 0, L_0x7f7f3b941340;  1 drivers
v0x7f7f3acfcd50_0 .var "result", 0 0;
v0x7f7f3acfcde0_0 .net "src1", 0 0, L_0x7f7f3b9410e0;  1 drivers
v0x7f7f3acfce70_0 .net "src1_temp", 0 0, L_0x7f7f3b940bd0;  1 drivers
v0x7f7f3acfcf80_0 .net "src2", 0 0, L_0x7f7f3b941180;  1 drivers
v0x7f7f3acfd010_0 .net "src2_temp", 0 0, L_0x7f7f3b940c40;  1 drivers
v0x7f7f3acfd0e0_0 .net "sum", 0 0, L_0x7f7f3b940e90;  1 drivers
E_0x7f7f3ac25870/0 .event edge, v0x7f7f3acfccc0_0, v0x7f7f3ac07200_0, v0x7f7f3ac07290_0, v0x7f7f3ac28850_0;
E_0x7f7f3ac25870/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3ac25870 .event/or E_0x7f7f3ac25870/0, E_0x7f7f3ac25870/1;
S_0x7f7f3ac258d0 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3ac2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b941070 .functor OR 1, L_0x7f7f3b940e20, L_0x7f7f3b940f80, C4<0>, C4<0>;
v0x7f7f3ac288f0_0 .net "Carry_in", 0 0, L_0x7f7f3b9412a0;  alias, 1 drivers
v0x7f7f3ac28990_0 .net "Carry_out", 0 0, L_0x7f7f3b941070;  alias, 1 drivers
v0x7f7f3ac28a20_0 .net "In_A", 0 0, L_0x7f7f3b940bd0;  alias, 1 drivers
v0x7f7f3acfc550_0 .net "In_B", 0 0, L_0x7f7f3b940c40;  alias, 1 drivers
v0x7f7f3acfc600_0 .net "Sum", 0 0, L_0x7f7f3b940e90;  alias, 1 drivers
v0x7f7f3acfc6d0_0 .net "W1", 0 0, L_0x7f7f3b940cb0;  1 drivers
v0x7f7f3acfc7a0_0 .net "W2", 0 0, L_0x7f7f3b940e20;  1 drivers
v0x7f7f3acfc830_0 .net "W3", 0 0, L_0x7f7f3b940f80;  1 drivers
S_0x7f7f3ac20ca0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3ac258d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b940cb0 .functor XOR 1, L_0x7f7f3b940bd0, L_0x7f7f3b940c40, C4<0>, C4<0>;
L_0x7f7f3b940e20 .functor AND 1, L_0x7f7f3b940bd0, L_0x7f7f3b940c40, C4<1>, C4<1>;
v0x7f7f3ac20ec0_0 .net "Carry_out", 0 0, L_0x7f7f3b940e20;  alias, 1 drivers
v0x7f7f3ac07200_0 .net "In_A", 0 0, L_0x7f7f3b940bd0;  alias, 1 drivers
v0x7f7f3ac07290_0 .net "In_B", 0 0, L_0x7f7f3b940c40;  alias, 1 drivers
v0x7f7f3ac07320_0 .net "Sum", 0 0, L_0x7f7f3b940cb0;  alias, 1 drivers
S_0x7f7f3ac2a3f0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3ac258d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b940e90 .functor XOR 1, L_0x7f7f3b940cb0, L_0x7f7f3b9412a0, C4<0>, C4<0>;
L_0x7f7f3b940f80 .functor AND 1, L_0x7f7f3b940cb0, L_0x7f7f3b9412a0, C4<1>, C4<1>;
v0x7f7f3ac2a560_0 .net "Carry_out", 0 0, L_0x7f7f3b940f80;  alias, 1 drivers
v0x7f7f3ac2a5f0_0 .net "In_A", 0 0, L_0x7f7f3b940cb0;  alias, 1 drivers
v0x7f7f3ac287c0_0 .net "In_B", 0 0, L_0x7f7f3b9412a0;  alias, 1 drivers
v0x7f7f3ac28850_0 .net "Sum", 0 0, L_0x7f7f3b940e90;  alias, 1 drivers
S_0x7f7f3acfd240 .scope module, "M02" "alu_top" 3 61, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b941430 .functor XOR 1, L_0x7f7f3b941940, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b9414a0 .functor XOR 1, L_0x7f7f3b941aa0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3acfe7f0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3acfe8c0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3acfe950_0 .net "cin", 0 0, L_0x7f7f3b941c20;  1 drivers
v0x7f7f3acfea20_0 .net "cout", 0 0, L_0x7f7f3b9418d0;  1 drivers
v0x7f7f3acfeab0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3acfeb80_0 .net "operation", 1 0, L_0x7f7f3b941cc0;  1 drivers
v0x7f7f3acfec10_0 .var "result", 0 0;
v0x7f7f3acfeca0_0 .net "src1", 0 0, L_0x7f7f3b941940;  1 drivers
v0x7f7f3acfed30_0 .net "src1_temp", 0 0, L_0x7f7f3b941430;  1 drivers
v0x7f7f3acfee40_0 .net "src2", 0 0, L_0x7f7f3b941aa0;  1 drivers
v0x7f7f3acfeed0_0 .net "src2_temp", 0 0, L_0x7f7f3b9414a0;  1 drivers
v0x7f7f3acfefa0_0 .net "sum", 0 0, L_0x7f7f3b9416f0;  1 drivers
E_0x7f7f3acfd4e0/0 .event edge, v0x7f7f3acfeb80_0, v0x7f7f3acfdac0_0, v0x7f7f3acfdb60_0, v0x7f7f3acfe150_0;
E_0x7f7f3acfd4e0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3acfd4e0 .event/or E_0x7f7f3acfd4e0/0, E_0x7f7f3acfd4e0/1;
S_0x7f7f3acfd540 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3acfd240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9418d0 .functor OR 1, L_0x7f7f3b941680, L_0x7f7f3b9417e0, C4<0>, C4<0>;
v0x7f7f3acfe230_0 .net "Carry_in", 0 0, L_0x7f7f3b941c20;  alias, 1 drivers
v0x7f7f3acfe2d0_0 .net "Carry_out", 0 0, L_0x7f7f3b9418d0;  alias, 1 drivers
v0x7f7f3acfe360_0 .net "In_A", 0 0, L_0x7f7f3b941430;  alias, 1 drivers
v0x7f7f3acfe430_0 .net "In_B", 0 0, L_0x7f7f3b9414a0;  alias, 1 drivers
v0x7f7f3acfe4e0_0 .net "Sum", 0 0, L_0x7f7f3b9416f0;  alias, 1 drivers
v0x7f7f3acfe5b0_0 .net "W1", 0 0, L_0x7f7f3b941510;  1 drivers
v0x7f7f3acfe680_0 .net "W2", 0 0, L_0x7f7f3b941680;  1 drivers
v0x7f7f3acfe710_0 .net "W3", 0 0, L_0x7f7f3b9417e0;  1 drivers
S_0x7f7f3acfd7c0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3acfd540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b941510 .functor XOR 1, L_0x7f7f3b941430, L_0x7f7f3b9414a0, C4<0>, C4<0>;
L_0x7f7f3b941680 .functor AND 1, L_0x7f7f3b941430, L_0x7f7f3b9414a0, C4<1>, C4<1>;
v0x7f7f3acfda10_0 .net "Carry_out", 0 0, L_0x7f7f3b941680;  alias, 1 drivers
v0x7f7f3acfdac0_0 .net "In_A", 0 0, L_0x7f7f3b941430;  alias, 1 drivers
v0x7f7f3acfdb60_0 .net "In_B", 0 0, L_0x7f7f3b9414a0;  alias, 1 drivers
v0x7f7f3acfdc10_0 .net "Sum", 0 0, L_0x7f7f3b941510;  alias, 1 drivers
S_0x7f7f3acfdd10 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3acfd540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9416f0 .functor XOR 1, L_0x7f7f3b941510, L_0x7f7f3b941c20, C4<0>, C4<0>;
L_0x7f7f3b9417e0 .functor AND 1, L_0x7f7f3b941510, L_0x7f7f3b941c20, C4<1>, C4<1>;
v0x7f7f3acfdf40_0 .net "Carry_out", 0 0, L_0x7f7f3b9417e0;  alias, 1 drivers
v0x7f7f3acfdfe0_0 .net "In_A", 0 0, L_0x7f7f3b941510;  alias, 1 drivers
v0x7f7f3acfe0a0_0 .net "In_B", 0 0, L_0x7f7f3b941c20;  alias, 1 drivers
v0x7f7f3acfe150_0 .net "Sum", 0 0, L_0x7f7f3b9416f0;  alias, 1 drivers
S_0x7f7f3acff100 .scope module, "M03" "alu_top" 3 62, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b941dd0 .functor XOR 1, L_0x7f7f3b9422e0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b941e40 .functor XOR 1, L_0x7f7f3b942380, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b904720_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9047b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b904850_0 .net "cin", 0 0, L_0x7f7f3b9424e0;  1 drivers
v0x7f7f3b904920_0 .net "cout", 0 0, L_0x7f7f3b942270;  1 drivers
v0x7f7f3b9049b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b904ac0_0 .net "operation", 1 0, L_0x7f7f3b942580;  1 drivers
v0x7f7f3b904b50_0 .var "result", 0 0;
v0x7f7f3b904be0_0 .net "src1", 0 0, L_0x7f7f3b9422e0;  1 drivers
v0x7f7f3b904c70_0 .net "src1_temp", 0 0, L_0x7f7f3b941dd0;  1 drivers
v0x7f7f3b904d80_0 .net "src2", 0 0, L_0x7f7f3b942380;  1 drivers
v0x7f7f3b904e10_0 .net "src2_temp", 0 0, L_0x7f7f3b941e40;  1 drivers
v0x7f7f3b904ee0_0 .net "sum", 0 0, L_0x7f7f3b942090;  1 drivers
E_0x7f7f3acff3a0/0 .event edge, v0x7f7f3b904ac0_0, v0x7f7f3acff970_0, v0x7f7f3acffa10_0, v0x7f7f3b904080_0;
E_0x7f7f3acff3a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3acff3a0 .event/or E_0x7f7f3acff3a0/0, E_0x7f7f3acff3a0/1;
S_0x7f7f3acff400 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3acff100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b942270 .functor OR 1, L_0x7f7f3b942020, L_0x7f7f3b942180, C4<0>, C4<0>;
v0x7f7f3b904160_0 .net "Carry_in", 0 0, L_0x7f7f3b9424e0;  alias, 1 drivers
v0x7f7f3b904200_0 .net "Carry_out", 0 0, L_0x7f7f3b942270;  alias, 1 drivers
v0x7f7f3b904290_0 .net "In_A", 0 0, L_0x7f7f3b941dd0;  alias, 1 drivers
v0x7f7f3b904360_0 .net "In_B", 0 0, L_0x7f7f3b941e40;  alias, 1 drivers
v0x7f7f3b904410_0 .net "Sum", 0 0, L_0x7f7f3b942090;  alias, 1 drivers
v0x7f7f3b9044e0_0 .net "W1", 0 0, L_0x7f7f3b941eb0;  1 drivers
v0x7f7f3b9045b0_0 .net "W2", 0 0, L_0x7f7f3b942020;  1 drivers
v0x7f7f3b904640_0 .net "W3", 0 0, L_0x7f7f3b942180;  1 drivers
S_0x7f7f3acff670 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3acff400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b941eb0 .functor XOR 1, L_0x7f7f3b941dd0, L_0x7f7f3b941e40, C4<0>, C4<0>;
L_0x7f7f3b942020 .functor AND 1, L_0x7f7f3b941dd0, L_0x7f7f3b941e40, C4<1>, C4<1>;
v0x7f7f3acff8c0_0 .net "Carry_out", 0 0, L_0x7f7f3b942020;  alias, 1 drivers
v0x7f7f3acff970_0 .net "In_A", 0 0, L_0x7f7f3b941dd0;  alias, 1 drivers
v0x7f7f3acffa10_0 .net "In_B", 0 0, L_0x7f7f3b941e40;  alias, 1 drivers
v0x7f7f3acffac0_0 .net "Sum", 0 0, L_0x7f7f3b941eb0;  alias, 1 drivers
S_0x7f7f3acffbc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3acff400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b942090 .functor XOR 1, L_0x7f7f3b941eb0, L_0x7f7f3b9424e0, C4<0>, C4<0>;
L_0x7f7f3b942180 .functor AND 1, L_0x7f7f3b941eb0, L_0x7f7f3b9424e0, C4<1>, C4<1>;
v0x7f7f3acffdf0_0 .net "Carry_out", 0 0, L_0x7f7f3b942180;  alias, 1 drivers
v0x7f7f3acffe90_0 .net "In_A", 0 0, L_0x7f7f3b941eb0;  alias, 1 drivers
v0x7f7f3acfff50_0 .net "In_B", 0 0, L_0x7f7f3b9424e0;  alias, 1 drivers
v0x7f7f3b904080_0 .net "Sum", 0 0, L_0x7f7f3b942090;  alias, 1 drivers
S_0x7f7f3b905020 .scope module, "M04" "alu_top" 3 63, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b941d60 .functor XOR 1, L_0x7f7f3b942b20, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b942460 .functor XOR 1, L_0x7f7f3b942c00, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9065e0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9066f0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b906780_0 .net "cin", 0 0, L_0x7f7f3b942ce0;  1 drivers
v0x7f7f3b906810_0 .net "cout", 0 0, L_0x7f7f3b942ab0;  1 drivers
v0x7f7f3b9068a0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b906970_0 .net "operation", 1 0, L_0x7f7f3b942e00;  1 drivers
v0x7f7f3b906a00_0 .var "result", 0 0;
v0x7f7f3b906a90_0 .net "src1", 0 0, L_0x7f7f3b942b20;  1 drivers
v0x7f7f3b906b30_0 .net "src1_temp", 0 0, L_0x7f7f3b941d60;  1 drivers
v0x7f7f3b906c40_0 .net "src2", 0 0, L_0x7f7f3b942c00;  1 drivers
v0x7f7f3b906cd0_0 .net "src2_temp", 0 0, L_0x7f7f3b942460;  1 drivers
v0x7f7f3b906da0_0 .net "sum", 0 0, L_0x7f7f3b9428d0;  1 drivers
E_0x7f7f3b905300/0 .event edge, v0x7f7f3b906970_0, v0x7f7f3b9058b0_0, v0x7f7f3b905950_0, v0x7f7f3b905f40_0;
E_0x7f7f3b905300/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b905300 .event/or E_0x7f7f3b905300/0, E_0x7f7f3b905300/1;
S_0x7f7f3b905360 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b905020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b942ab0 .functor OR 1, L_0x7f7f3b942860, L_0x7f7f3b9429c0, C4<0>, C4<0>;
v0x7f7f3b906020_0 .net "Carry_in", 0 0, L_0x7f7f3b942ce0;  alias, 1 drivers
v0x7f7f3b9060c0_0 .net "Carry_out", 0 0, L_0x7f7f3b942ab0;  alias, 1 drivers
v0x7f7f3b906150_0 .net "In_A", 0 0, L_0x7f7f3b941d60;  alias, 1 drivers
v0x7f7f3b906220_0 .net "In_B", 0 0, L_0x7f7f3b942460;  alias, 1 drivers
v0x7f7f3b9062d0_0 .net "Sum", 0 0, L_0x7f7f3b9428d0;  alias, 1 drivers
v0x7f7f3b9063a0_0 .net "W1", 0 0, L_0x7f7f3b9426d0;  1 drivers
v0x7f7f3b906470_0 .net "W2", 0 0, L_0x7f7f3b942860;  1 drivers
v0x7f7f3b906500_0 .net "W3", 0 0, L_0x7f7f3b9429c0;  1 drivers
S_0x7f7f3b9055d0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b905360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9426d0 .functor XOR 1, L_0x7f7f3b941d60, L_0x7f7f3b942460, C4<0>, C4<0>;
L_0x7f7f3b942860 .functor AND 1, L_0x7f7f3b941d60, L_0x7f7f3b942460, C4<1>, C4<1>;
v0x7f7f3b905800_0 .net "Carry_out", 0 0, L_0x7f7f3b942860;  alias, 1 drivers
v0x7f7f3b9058b0_0 .net "In_A", 0 0, L_0x7f7f3b941d60;  alias, 1 drivers
v0x7f7f3b905950_0 .net "In_B", 0 0, L_0x7f7f3b942460;  alias, 1 drivers
v0x7f7f3b905a00_0 .net "Sum", 0 0, L_0x7f7f3b9426d0;  alias, 1 drivers
S_0x7f7f3b905b00 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b905360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9428d0 .functor XOR 1, L_0x7f7f3b9426d0, L_0x7f7f3b942ce0, C4<0>, C4<0>;
L_0x7f7f3b9429c0 .functor AND 1, L_0x7f7f3b9426d0, L_0x7f7f3b942ce0, C4<1>, C4<1>;
v0x7f7f3b905d30_0 .net "Carry_out", 0 0, L_0x7f7f3b9429c0;  alias, 1 drivers
v0x7f7f3b905dd0_0 .net "In_A", 0 0, L_0x7f7f3b9426d0;  alias, 1 drivers
v0x7f7f3b905e90_0 .net "In_B", 0 0, L_0x7f7f3b942ce0;  alias, 1 drivers
v0x7f7f3b905f40_0 .net "Sum", 0 0, L_0x7f7f3b9428d0;  alias, 1 drivers
S_0x7f7f3b906f00 .scope module, "M05" "alu_top" 3 65, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b942fa0 .functor XOR 1, L_0x7f7f3b943480, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b940b50 .functor XOR 1, L_0x7f7f3b943560, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9084a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b908530_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9086d0_0 .net "cin", 0 0, L_0x7f7f3b943700;  1 drivers
v0x7f7f3b908760_0 .net "cout", 0 0, L_0x7f7f3b943410;  1 drivers
v0x7f7f3b9087f0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b908900_0 .net "operation", 1 0, L_0x7f7f3b9437a0;  1 drivers
v0x7f7f3b908990_0 .var "result", 0 0;
v0x7f7f3b908a20_0 .net "src1", 0 0, L_0x7f7f3b943480;  1 drivers
v0x7f7f3b908ab0_0 .net "src1_temp", 0 0, L_0x7f7f3b942fa0;  1 drivers
v0x7f7f3b908bc0_0 .net "src2", 0 0, L_0x7f7f3b943560;  1 drivers
v0x7f7f3b908c50_0 .net "src2_temp", 0 0, L_0x7f7f3b940b50;  1 drivers
v0x7f7f3b908ce0_0 .net "sum", 0 0, L_0x7f7f3b943230;  1 drivers
E_0x7f7f3b9071a0/0 .event edge, v0x7f7f3b908900_0, v0x7f7f3b907770_0, v0x7f7f3b907810_0, v0x7f7f3b907e00_0;
E_0x7f7f3b9071a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9071a0 .event/or E_0x7f7f3b9071a0/0, E_0x7f7f3b9071a0/1;
S_0x7f7f3b907200 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b906f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943410 .functor OR 1, L_0x7f7f3b9431c0, L_0x7f7f3b943320, C4<0>, C4<0>;
v0x7f7f3b907ee0_0 .net "Carry_in", 0 0, L_0x7f7f3b943700;  alias, 1 drivers
v0x7f7f3b907f80_0 .net "Carry_out", 0 0, L_0x7f7f3b943410;  alias, 1 drivers
v0x7f7f3b908010_0 .net "In_A", 0 0, L_0x7f7f3b942fa0;  alias, 1 drivers
v0x7f7f3b9080e0_0 .net "In_B", 0 0, L_0x7f7f3b940b50;  alias, 1 drivers
v0x7f7f3b908190_0 .net "Sum", 0 0, L_0x7f7f3b943230;  alias, 1 drivers
v0x7f7f3b908260_0 .net "W1", 0 0, L_0x7f7f3b943030;  1 drivers
v0x7f7f3b908330_0 .net "W2", 0 0, L_0x7f7f3b9431c0;  1 drivers
v0x7f7f3b9083c0_0 .net "W3", 0 0, L_0x7f7f3b943320;  1 drivers
S_0x7f7f3b907470 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b907200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943030 .functor XOR 1, L_0x7f7f3b942fa0, L_0x7f7f3b940b50, C4<0>, C4<0>;
L_0x7f7f3b9431c0 .functor AND 1, L_0x7f7f3b942fa0, L_0x7f7f3b940b50, C4<1>, C4<1>;
v0x7f7f3b9076c0_0 .net "Carry_out", 0 0, L_0x7f7f3b9431c0;  alias, 1 drivers
v0x7f7f3b907770_0 .net "In_A", 0 0, L_0x7f7f3b942fa0;  alias, 1 drivers
v0x7f7f3b907810_0 .net "In_B", 0 0, L_0x7f7f3b940b50;  alias, 1 drivers
v0x7f7f3b9078c0_0 .net "Sum", 0 0, L_0x7f7f3b943030;  alias, 1 drivers
S_0x7f7f3b9079c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b907200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943230 .functor XOR 1, L_0x7f7f3b943030, L_0x7f7f3b943700, C4<0>, C4<0>;
L_0x7f7f3b943320 .functor AND 1, L_0x7f7f3b943030, L_0x7f7f3b943700, C4<1>, C4<1>;
v0x7f7f3b907bf0_0 .net "Carry_out", 0 0, L_0x7f7f3b943320;  alias, 1 drivers
v0x7f7f3b907c90_0 .net "In_A", 0 0, L_0x7f7f3b943030;  alias, 1 drivers
v0x7f7f3b907d50_0 .net "In_B", 0 0, L_0x7f7f3b943700;  alias, 1 drivers
v0x7f7f3b907e00_0 .net "Sum", 0 0, L_0x7f7f3b943230;  alias, 1 drivers
S_0x7f7f3b908e40 .scope module, "M06" "alu_top" 3 66, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b942620 .functor XOR 1, L_0x7f7f3b943d40, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b943640 .functor XOR 1, L_0x7f7f3b943f20, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b90a3e0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b90a470_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b90a510_0 .net "cin", 0 0, L_0x7f7f3b9441e0;  1 drivers
v0x7f7f3b90a5e0_0 .net "cout", 0 0, L_0x7f7f3b943cd0;  1 drivers
v0x7f7f3b90a670_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b90a740_0 .net "operation", 1 0, L_0x7f7f3b944280;  1 drivers
v0x7f7f3b90a7d0_0 .var "result", 0 0;
v0x7f7f3b90a860_0 .net "src1", 0 0, L_0x7f7f3b943d40;  1 drivers
v0x7f7f3b90a8f0_0 .net "src1_temp", 0 0, L_0x7f7f3b942620;  1 drivers
v0x7f7f3b90aa00_0 .net "src2", 0 0, L_0x7f7f3b943f20;  1 drivers
v0x7f7f3b90aa90_0 .net "src2_temp", 0 0, L_0x7f7f3b943640;  1 drivers
v0x7f7f3b90ab60_0 .net "sum", 0 0, L_0x7f7f3b943af0;  1 drivers
E_0x7f7f3b9090e0/0 .event edge, v0x7f7f3b90a740_0, v0x7f7f3b9096b0_0, v0x7f7f3b909750_0, v0x7f7f3b909d40_0;
E_0x7f7f3b9090e0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9090e0 .event/or E_0x7f7f3b9090e0/0, E_0x7f7f3b9090e0/1;
S_0x7f7f3b909140 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b908e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943cd0 .functor OR 1, L_0x7f7f3b943a80, L_0x7f7f3b943be0, C4<0>, C4<0>;
v0x7f7f3b909e20_0 .net "Carry_in", 0 0, L_0x7f7f3b9441e0;  alias, 1 drivers
v0x7f7f3b909ec0_0 .net "Carry_out", 0 0, L_0x7f7f3b943cd0;  alias, 1 drivers
v0x7f7f3b909f50_0 .net "In_A", 0 0, L_0x7f7f3b942620;  alias, 1 drivers
v0x7f7f3b90a020_0 .net "In_B", 0 0, L_0x7f7f3b943640;  alias, 1 drivers
v0x7f7f3b90a0d0_0 .net "Sum", 0 0, L_0x7f7f3b943af0;  alias, 1 drivers
v0x7f7f3b90a1a0_0 .net "W1", 0 0, L_0x7f7f3b943910;  1 drivers
v0x7f7f3b90a270_0 .net "W2", 0 0, L_0x7f7f3b943a80;  1 drivers
v0x7f7f3b90a300_0 .net "W3", 0 0, L_0x7f7f3b943be0;  1 drivers
S_0x7f7f3b9093b0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b909140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943910 .functor XOR 1, L_0x7f7f3b942620, L_0x7f7f3b943640, C4<0>, C4<0>;
L_0x7f7f3b943a80 .functor AND 1, L_0x7f7f3b942620, L_0x7f7f3b943640, C4<1>, C4<1>;
v0x7f7f3b909600_0 .net "Carry_out", 0 0, L_0x7f7f3b943a80;  alias, 1 drivers
v0x7f7f3b9096b0_0 .net "In_A", 0 0, L_0x7f7f3b942620;  alias, 1 drivers
v0x7f7f3b909750_0 .net "In_B", 0 0, L_0x7f7f3b943640;  alias, 1 drivers
v0x7f7f3b909800_0 .net "Sum", 0 0, L_0x7f7f3b943910;  alias, 1 drivers
S_0x7f7f3b909900 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b909140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943af0 .functor XOR 1, L_0x7f7f3b943910, L_0x7f7f3b9441e0, C4<0>, C4<0>;
L_0x7f7f3b943be0 .functor AND 1, L_0x7f7f3b943910, L_0x7f7f3b9441e0, C4<1>, C4<1>;
v0x7f7f3b909b30_0 .net "Carry_out", 0 0, L_0x7f7f3b943be0;  alias, 1 drivers
v0x7f7f3b909bd0_0 .net "In_A", 0 0, L_0x7f7f3b943910;  alias, 1 drivers
v0x7f7f3b909c90_0 .net "In_B", 0 0, L_0x7f7f3b9441e0;  alias, 1 drivers
v0x7f7f3b909d40_0 .net "Sum", 0 0, L_0x7f7f3b943af0;  alias, 1 drivers
S_0x7f7f3b90acc0 .scope module, "M07" "alu_top" 3 67, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b941b40 .functor XOR 1, L_0x7f7f3b944750, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b941a20 .functor XOR 1, L_0x7f7f3b9447f0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b90c260_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b90c2f0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b90c390_0 .net "cin", 0 0, L_0x7f7f3b9449d0;  1 drivers
v0x7f7f3b90c460_0 .net "cout", 0 0, L_0x7f7f3b9446e0;  1 drivers
v0x7f7f3b90c4f0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b90c5c0_0 .net "operation", 1 0, L_0x7f7f3b944a70;  1 drivers
v0x7f7f3b90c650_0 .var "result", 0 0;
v0x7f7f3b90c6e0_0 .net "src1", 0 0, L_0x7f7f3b944750;  1 drivers
v0x7f7f3b90c770_0 .net "src1_temp", 0 0, L_0x7f7f3b941b40;  1 drivers
v0x7f7f3b90c880_0 .net "src2", 0 0, L_0x7f7f3b9447f0;  1 drivers
v0x7f7f3b90c910_0 .net "src2_temp", 0 0, L_0x7f7f3b941a20;  1 drivers
v0x7f7f3b90c9e0_0 .net "sum", 0 0, L_0x7f7f3b944500;  1 drivers
E_0x7f7f3b90af60/0 .event edge, v0x7f7f3b90c5c0_0, v0x7f7f3b90b530_0, v0x7f7f3b90b5d0_0, v0x7f7f3b90bbc0_0;
E_0x7f7f3b90af60/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b90af60 .event/or E_0x7f7f3b90af60/0, E_0x7f7f3b90af60/1;
S_0x7f7f3b90afc0 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b90acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9446e0 .functor OR 1, L_0x7f7f3b944490, L_0x7f7f3b9445f0, C4<0>, C4<0>;
v0x7f7f3b90bca0_0 .net "Carry_in", 0 0, L_0x7f7f3b9449d0;  alias, 1 drivers
v0x7f7f3b90bd40_0 .net "Carry_out", 0 0, L_0x7f7f3b9446e0;  alias, 1 drivers
v0x7f7f3b90bdd0_0 .net "In_A", 0 0, L_0x7f7f3b941b40;  alias, 1 drivers
v0x7f7f3b90bea0_0 .net "In_B", 0 0, L_0x7f7f3b941a20;  alias, 1 drivers
v0x7f7f3b90bf50_0 .net "Sum", 0 0, L_0x7f7f3b944500;  alias, 1 drivers
v0x7f7f3b90c020_0 .net "W1", 0 0, L_0x7f7f3b943860;  1 drivers
v0x7f7f3b90c0f0_0 .net "W2", 0 0, L_0x7f7f3b944490;  1 drivers
v0x7f7f3b90c180_0 .net "W3", 0 0, L_0x7f7f3b9445f0;  1 drivers
S_0x7f7f3b90b230 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b90afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b943860 .functor XOR 1, L_0x7f7f3b941b40, L_0x7f7f3b941a20, C4<0>, C4<0>;
L_0x7f7f3b944490 .functor AND 1, L_0x7f7f3b941b40, L_0x7f7f3b941a20, C4<1>, C4<1>;
v0x7f7f3b90b480_0 .net "Carry_out", 0 0, L_0x7f7f3b944490;  alias, 1 drivers
v0x7f7f3b90b530_0 .net "In_A", 0 0, L_0x7f7f3b941b40;  alias, 1 drivers
v0x7f7f3b90b5d0_0 .net "In_B", 0 0, L_0x7f7f3b941a20;  alias, 1 drivers
v0x7f7f3b90b680_0 .net "Sum", 0 0, L_0x7f7f3b943860;  alias, 1 drivers
S_0x7f7f3b90b780 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b90afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b944500 .functor XOR 1, L_0x7f7f3b943860, L_0x7f7f3b9449d0, C4<0>, C4<0>;
L_0x7f7f3b9445f0 .functor AND 1, L_0x7f7f3b943860, L_0x7f7f3b9449d0, C4<1>, C4<1>;
v0x7f7f3b90b9b0_0 .net "Carry_out", 0 0, L_0x7f7f3b9445f0;  alias, 1 drivers
v0x7f7f3b90ba50_0 .net "In_A", 0 0, L_0x7f7f3b943860;  alias, 1 drivers
v0x7f7f3b90bb10_0 .net "In_B", 0 0, L_0x7f7f3b9449d0;  alias, 1 drivers
v0x7f7f3b90bbc0_0 .net "Sum", 0 0, L_0x7f7f3b944500;  alias, 1 drivers
S_0x7f7f3b90cb40 .scope module, "M08" "alu_top" 3 68, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b944320 .functor XOR 1, L_0x7f7f3b944f70, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b944390 .functor XOR 1, L_0x7f7f3b945050, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b90e120_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b90e2b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b90e340_0 .net "cin", 0 0, L_0x7f7f3b944b10;  1 drivers
v0x7f7f3b90e3d0_0 .net "cout", 0 0, L_0x7f7f3b944f00;  1 drivers
v0x7f7f3b90e460_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b90e4f0_0 .net "operation", 1 0, L_0x7f7f3b945350;  1 drivers
v0x7f7f3b90e580_0 .var "result", 0 0;
v0x7f7f3b90e610_0 .net "src1", 0 0, L_0x7f7f3b944f70;  1 drivers
v0x7f7f3b90e6b0_0 .net "src1_temp", 0 0, L_0x7f7f3b944320;  1 drivers
v0x7f7f3b90e7c0_0 .net "src2", 0 0, L_0x7f7f3b945050;  1 drivers
v0x7f7f3b90e850_0 .net "src2_temp", 0 0, L_0x7f7f3b944390;  1 drivers
v0x7f7f3b90e920_0 .net "sum", 0 0, L_0x7f7f3b944d20;  1 drivers
E_0x7f7f3b90ce60/0 .event edge, v0x7f7f3b90e4f0_0, v0x7f7f3b90d430_0, v0x7f7f3b90d4d0_0, v0x7f7f3b90da80_0;
E_0x7f7f3b90ce60/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b90ce60 .event/or E_0x7f7f3b90ce60/0, E_0x7f7f3b90ce60/1;
S_0x7f7f3b90cec0 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b90cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b944f00 .functor OR 1, L_0x7f7f3b944960, L_0x7f7f3b944e10, C4<0>, C4<0>;
v0x7f7f3b90db60_0 .net "Carry_in", 0 0, L_0x7f7f3b944b10;  alias, 1 drivers
v0x7f7f3b90dc00_0 .net "Carry_out", 0 0, L_0x7f7f3b944f00;  alias, 1 drivers
v0x7f7f3b90dc90_0 .net "In_A", 0 0, L_0x7f7f3b944320;  alias, 1 drivers
v0x7f7f3b90dd60_0 .net "In_B", 0 0, L_0x7f7f3b944390;  alias, 1 drivers
v0x7f7f3b90de10_0 .net "Sum", 0 0, L_0x7f7f3b944d20;  alias, 1 drivers
v0x7f7f3b90dee0_0 .net "W1", 0 0, L_0x7f7f3b9448d0;  1 drivers
v0x7f7f3b90dfb0_0 .net "W2", 0 0, L_0x7f7f3b944960;  1 drivers
v0x7f7f3b90e040_0 .net "W3", 0 0, L_0x7f7f3b944e10;  1 drivers
S_0x7f7f3b90d130 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b90cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9448d0 .functor XOR 1, L_0x7f7f3b944320, L_0x7f7f3b944390, C4<0>, C4<0>;
L_0x7f7f3b944960 .functor AND 1, L_0x7f7f3b944320, L_0x7f7f3b944390, C4<1>, C4<1>;
v0x7f7f3b90d380_0 .net "Carry_out", 0 0, L_0x7f7f3b944960;  alias, 1 drivers
v0x7f7f3b90d430_0 .net "In_A", 0 0, L_0x7f7f3b944320;  alias, 1 drivers
v0x7f7f3b90d4d0_0 .net "In_B", 0 0, L_0x7f7f3b944390;  alias, 1 drivers
v0x7f7f3b90d560_0 .net "Sum", 0 0, L_0x7f7f3b9448d0;  alias, 1 drivers
S_0x7f7f3b90d640 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b90cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b944d20 .functor XOR 1, L_0x7f7f3b9448d0, L_0x7f7f3b944b10, C4<0>, C4<0>;
L_0x7f7f3b944e10 .functor AND 1, L_0x7f7f3b9448d0, L_0x7f7f3b944b10, C4<1>, C4<1>;
v0x7f7f3b90d870_0 .net "Carry_out", 0 0, L_0x7f7f3b944e10;  alias, 1 drivers
v0x7f7f3b90d910_0 .net "In_A", 0 0, L_0x7f7f3b9448d0;  alias, 1 drivers
v0x7f7f3b90d9d0_0 .net "In_B", 0 0, L_0x7f7f3b944b10;  alias, 1 drivers
v0x7f7f3b90da80_0 .net "Sum", 0 0, L_0x7f7f3b944d20;  alias, 1 drivers
S_0x7f7f3b90ea80 .scope module, "M09" "alu_top" 3 69, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b944bb0 .functor XOR 1, L_0x7f7f3b9458e0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b942d80 .functor XOR 1, L_0x7f7f3b945980, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b910020_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9100b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b910150_0 .net "cin", 0 0, L_0x7f7f3b9453f0;  1 drivers
v0x7f7f3b910220_0 .net "cout", 0 0, L_0x7f7f3b945870;  1 drivers
v0x7f7f3b9102b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b910480_0 .net "operation", 1 0, L_0x7f7f3b945ba0;  1 drivers
v0x7f7f3b910510_0 .var "result", 0 0;
v0x7f7f3b9105a0_0 .net "src1", 0 0, L_0x7f7f3b9458e0;  1 drivers
v0x7f7f3b910630_0 .net "src1_temp", 0 0, L_0x7f7f3b944bb0;  1 drivers
v0x7f7f3b9106c0_0 .net "src2", 0 0, L_0x7f7f3b945980;  1 drivers
v0x7f7f3b910750_0 .net "src2_temp", 0 0, L_0x7f7f3b942d80;  1 drivers
v0x7f7f3b910820_0 .net "sum", 0 0, L_0x7f7f3b945690;  1 drivers
E_0x7f7f3b90ed20/0 .event edge, v0x7f7f3b910480_0, v0x7f7f3b90f2f0_0, v0x7f7f3b90f390_0, v0x7f7f3b90f980_0;
E_0x7f7f3b90ed20/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b90ed20 .event/or E_0x7f7f3b90ed20/0, E_0x7f7f3b90ed20/1;
S_0x7f7f3b90ed80 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b90ea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b945870 .functor OR 1, L_0x7f7f3b945620, L_0x7f7f3b945780, C4<0>, C4<0>;
v0x7f7f3b90fa60_0 .net "Carry_in", 0 0, L_0x7f7f3b9453f0;  alias, 1 drivers
v0x7f7f3b90fb00_0 .net "Carry_out", 0 0, L_0x7f7f3b945870;  alias, 1 drivers
v0x7f7f3b90fb90_0 .net "In_A", 0 0, L_0x7f7f3b944bb0;  alias, 1 drivers
v0x7f7f3b90fc60_0 .net "In_B", 0 0, L_0x7f7f3b942d80;  alias, 1 drivers
v0x7f7f3b90fd10_0 .net "Sum", 0 0, L_0x7f7f3b945690;  alias, 1 drivers
v0x7f7f3b90fde0_0 .net "W1", 0 0, L_0x7f7f3b945170;  1 drivers
v0x7f7f3b90feb0_0 .net "W2", 0 0, L_0x7f7f3b945620;  1 drivers
v0x7f7f3b90ff40_0 .net "W3", 0 0, L_0x7f7f3b945780;  1 drivers
S_0x7f7f3b90eff0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b90ed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b945170 .functor XOR 1, L_0x7f7f3b944bb0, L_0x7f7f3b942d80, C4<0>, C4<0>;
L_0x7f7f3b945620 .functor AND 1, L_0x7f7f3b944bb0, L_0x7f7f3b942d80, C4<1>, C4<1>;
v0x7f7f3b90f240_0 .net "Carry_out", 0 0, L_0x7f7f3b945620;  alias, 1 drivers
v0x7f7f3b90f2f0_0 .net "In_A", 0 0, L_0x7f7f3b944bb0;  alias, 1 drivers
v0x7f7f3b90f390_0 .net "In_B", 0 0, L_0x7f7f3b942d80;  alias, 1 drivers
v0x7f7f3b90f440_0 .net "Sum", 0 0, L_0x7f7f3b945170;  alias, 1 drivers
S_0x7f7f3b90f540 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b90ed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b945690 .functor XOR 1, L_0x7f7f3b945170, L_0x7f7f3b9453f0, C4<0>, C4<0>;
L_0x7f7f3b945780 .functor AND 1, L_0x7f7f3b945170, L_0x7f7f3b9453f0, C4<1>, C4<1>;
v0x7f7f3b90f770_0 .net "Carry_out", 0 0, L_0x7f7f3b945780;  alias, 1 drivers
v0x7f7f3b90f810_0 .net "In_A", 0 0, L_0x7f7f3b945170;  alias, 1 drivers
v0x7f7f3b90f8d0_0 .net "In_B", 0 0, L_0x7f7f3b9453f0;  alias, 1 drivers
v0x7f7f3b90f980_0 .net "Sum", 0 0, L_0x7f7f3b945690;  alias, 1 drivers
S_0x7f7f3b910980 .scope module, "M10" "alu_top" 3 71, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b945490 .functor XOR 1, L_0x7f7f3b946150, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b945a60 .functor XOR 1, L_0x7f7f3b946230, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b911f20_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b911fb0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b912050_0 .net "cin", 0 0, L_0x7f7f3b945c40;  1 drivers
v0x7f7f3b912120_0 .net "cout", 0 0, L_0x7f7f3b9460e0;  1 drivers
v0x7f7f3b9121b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b912280_0 .net "operation", 1 0, L_0x7f7f3b945ce0;  1 drivers
v0x7f7f3b912310_0 .var "result", 0 0;
v0x7f7f3b9123a0_0 .net "src1", 0 0, L_0x7f7f3b946150;  1 drivers
v0x7f7f3b912430_0 .net "src1_temp", 0 0, L_0x7f7f3b945490;  1 drivers
v0x7f7f3b912540_0 .net "src2", 0 0, L_0x7f7f3b946230;  1 drivers
v0x7f7f3b9125d0_0 .net "src2_temp", 0 0, L_0x7f7f3b945a60;  1 drivers
v0x7f7f3b9126a0_0 .net "sum", 0 0, L_0x7f7f3b945f00;  1 drivers
E_0x7f7f3b910c20/0 .event edge, v0x7f7f3b912280_0, v0x7f7f3b9111f0_0, v0x7f7f3b911290_0, v0x7f7f3b911880_0;
E_0x7f7f3b910c20/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b910c20 .event/or E_0x7f7f3b910c20/0, E_0x7f7f3b910c20/1;
S_0x7f7f3b910c80 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b910980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9460e0 .functor OR 1, L_0x7f7f3b945e90, L_0x7f7f3b945ff0, C4<0>, C4<0>;
v0x7f7f3b911960_0 .net "Carry_in", 0 0, L_0x7f7f3b945c40;  alias, 1 drivers
v0x7f7f3b911a00_0 .net "Carry_out", 0 0, L_0x7f7f3b9460e0;  alias, 1 drivers
v0x7f7f3b911a90_0 .net "In_A", 0 0, L_0x7f7f3b945490;  alias, 1 drivers
v0x7f7f3b911b60_0 .net "In_B", 0 0, L_0x7f7f3b945a60;  alias, 1 drivers
v0x7f7f3b911c10_0 .net "Sum", 0 0, L_0x7f7f3b945f00;  alias, 1 drivers
v0x7f7f3b911ce0_0 .net "W1", 0 0, L_0x7f7f3b945af0;  1 drivers
v0x7f7f3b911db0_0 .net "W2", 0 0, L_0x7f7f3b945e90;  1 drivers
v0x7f7f3b911e40_0 .net "W3", 0 0, L_0x7f7f3b945ff0;  1 drivers
S_0x7f7f3b910ef0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b910c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b945af0 .functor XOR 1, L_0x7f7f3b945490, L_0x7f7f3b945a60, C4<0>, C4<0>;
L_0x7f7f3b945e90 .functor AND 1, L_0x7f7f3b945490, L_0x7f7f3b945a60, C4<1>, C4<1>;
v0x7f7f3b911140_0 .net "Carry_out", 0 0, L_0x7f7f3b945e90;  alias, 1 drivers
v0x7f7f3b9111f0_0 .net "In_A", 0 0, L_0x7f7f3b945490;  alias, 1 drivers
v0x7f7f3b911290_0 .net "In_B", 0 0, L_0x7f7f3b945a60;  alias, 1 drivers
v0x7f7f3b911340_0 .net "Sum", 0 0, L_0x7f7f3b945af0;  alias, 1 drivers
S_0x7f7f3b911440 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b910c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b945f00 .functor XOR 1, L_0x7f7f3b945af0, L_0x7f7f3b945c40, C4<0>, C4<0>;
L_0x7f7f3b945ff0 .functor AND 1, L_0x7f7f3b945af0, L_0x7f7f3b945c40, C4<1>, C4<1>;
v0x7f7f3b911670_0 .net "Carry_out", 0 0, L_0x7f7f3b945ff0;  alias, 1 drivers
v0x7f7f3b911710_0 .net "In_A", 0 0, L_0x7f7f3b945af0;  alias, 1 drivers
v0x7f7f3b9117d0_0 .net "In_B", 0 0, L_0x7f7f3b945c40;  alias, 1 drivers
v0x7f7f3b911880_0 .net "Sum", 0 0, L_0x7f7f3b945f00;  alias, 1 drivers
S_0x7f7f3b912800 .scope module, "M11" "alu_top" 3 72, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b946480 .functor XOR 1, L_0x7f7f3b9469d0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b9464f0 .functor XOR 1, L_0x7f7f3b946ab0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b913da0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b913e30_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b913ed0_0 .net "cin", 0 0, L_0x7f7f3b946310;  1 drivers
v0x7f7f3b913fa0_0 .net "cout", 0 0, L_0x7f7f3b946960;  1 drivers
v0x7f7f3b914030_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b914100_0 .net "operation", 1 0, L_0x7f7f3b9463b0;  1 drivers
v0x7f7f3b914190_0 .var "result", 0 0;
v0x7f7f3b914220_0 .net "src1", 0 0, L_0x7f7f3b9469d0;  1 drivers
v0x7f7f3b9142b0_0 .net "src1_temp", 0 0, L_0x7f7f3b946480;  1 drivers
v0x7f7f3b9143c0_0 .net "src2", 0 0, L_0x7f7f3b946ab0;  1 drivers
v0x7f7f3b914450_0 .net "src2_temp", 0 0, L_0x7f7f3b9464f0;  1 drivers
v0x7f7f3b914520_0 .net "sum", 0 0, L_0x7f7f3b946780;  1 drivers
E_0x7f7f3b912aa0/0 .event edge, v0x7f7f3b914100_0, v0x7f7f3b913070_0, v0x7f7f3b913110_0, v0x7f7f3b913700_0;
E_0x7f7f3b912aa0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b912aa0 .event/or E_0x7f7f3b912aa0/0, E_0x7f7f3b912aa0/1;
S_0x7f7f3b912b00 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b912800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b946960 .functor OR 1, L_0x7f7f3b946710, L_0x7f7f3b946870, C4<0>, C4<0>;
v0x7f7f3b9137e0_0 .net "Carry_in", 0 0, L_0x7f7f3b946310;  alias, 1 drivers
v0x7f7f3b913880_0 .net "Carry_out", 0 0, L_0x7f7f3b946960;  alias, 1 drivers
v0x7f7f3b913910_0 .net "In_A", 0 0, L_0x7f7f3b946480;  alias, 1 drivers
v0x7f7f3b9139e0_0 .net "In_B", 0 0, L_0x7f7f3b9464f0;  alias, 1 drivers
v0x7f7f3b913a90_0 .net "Sum", 0 0, L_0x7f7f3b946780;  alias, 1 drivers
v0x7f7f3b913b60_0 .net "W1", 0 0, L_0x7f7f3b946580;  1 drivers
v0x7f7f3b913c30_0 .net "W2", 0 0, L_0x7f7f3b946710;  1 drivers
v0x7f7f3b913cc0_0 .net "W3", 0 0, L_0x7f7f3b946870;  1 drivers
S_0x7f7f3b912d70 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b912b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b946580 .functor XOR 1, L_0x7f7f3b946480, L_0x7f7f3b9464f0, C4<0>, C4<0>;
L_0x7f7f3b946710 .functor AND 1, L_0x7f7f3b946480, L_0x7f7f3b9464f0, C4<1>, C4<1>;
v0x7f7f3b912fc0_0 .net "Carry_out", 0 0, L_0x7f7f3b946710;  alias, 1 drivers
v0x7f7f3b913070_0 .net "In_A", 0 0, L_0x7f7f3b946480;  alias, 1 drivers
v0x7f7f3b913110_0 .net "In_B", 0 0, L_0x7f7f3b9464f0;  alias, 1 drivers
v0x7f7f3b9131c0_0 .net "Sum", 0 0, L_0x7f7f3b946580;  alias, 1 drivers
S_0x7f7f3b9132c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b912b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b946780 .functor XOR 1, L_0x7f7f3b946580, L_0x7f7f3b946310, C4<0>, C4<0>;
L_0x7f7f3b946870 .functor AND 1, L_0x7f7f3b946580, L_0x7f7f3b946310, C4<1>, C4<1>;
v0x7f7f3b9134f0_0 .net "Carry_out", 0 0, L_0x7f7f3b946870;  alias, 1 drivers
v0x7f7f3b913590_0 .net "In_A", 0 0, L_0x7f7f3b946580;  alias, 1 drivers
v0x7f7f3b913650_0 .net "In_B", 0 0, L_0x7f7f3b946310;  alias, 1 drivers
v0x7f7f3b913700_0 .net "Sum", 0 0, L_0x7f7f3b946780;  alias, 1 drivers
S_0x7f7f3b914680 .scope module, "M12" "alu_top" 3 73, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b946d20 .functor XOR 1, L_0x7f7f3b947270, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b946d90 .functor XOR 1, L_0x7f7f3b947350, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b915c20_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b915cb0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b915d50_0 .net "cin", 0 0, L_0x7f7f3b946b90;  1 drivers
v0x7f7f3b915e20_0 .net "cout", 0 0, L_0x7f7f3b947200;  1 drivers
v0x7f7f3b915eb0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b915f80_0 .net "operation", 1 0, L_0x7f7f3b946c30;  1 drivers
v0x7f7f3b916010_0 .var "result", 0 0;
v0x7f7f3b9160a0_0 .net "src1", 0 0, L_0x7f7f3b947270;  1 drivers
v0x7f7f3b916130_0 .net "src1_temp", 0 0, L_0x7f7f3b946d20;  1 drivers
v0x7f7f3b916240_0 .net "src2", 0 0, L_0x7f7f3b947350;  1 drivers
v0x7f7f3b9162d0_0 .net "src2_temp", 0 0, L_0x7f7f3b946d90;  1 drivers
v0x7f7f3b9163a0_0 .net "sum", 0 0, L_0x7f7f3b947020;  1 drivers
E_0x7f7f3b914920/0 .event edge, v0x7f7f3b915f80_0, v0x7f7f3b914ef0_0, v0x7f7f3b914f90_0, v0x7f7f3b915580_0;
E_0x7f7f3b914920/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b914920 .event/or E_0x7f7f3b914920/0, E_0x7f7f3b914920/1;
S_0x7f7f3b914980 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b914680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b947200 .functor OR 1, L_0x7f7f3b946fb0, L_0x7f7f3b947110, C4<0>, C4<0>;
v0x7f7f3b915660_0 .net "Carry_in", 0 0, L_0x7f7f3b946b90;  alias, 1 drivers
v0x7f7f3b915700_0 .net "Carry_out", 0 0, L_0x7f7f3b947200;  alias, 1 drivers
v0x7f7f3b915790_0 .net "In_A", 0 0, L_0x7f7f3b946d20;  alias, 1 drivers
v0x7f7f3b915860_0 .net "In_B", 0 0, L_0x7f7f3b946d90;  alias, 1 drivers
v0x7f7f3b915910_0 .net "Sum", 0 0, L_0x7f7f3b947020;  alias, 1 drivers
v0x7f7f3b9159e0_0 .net "W1", 0 0, L_0x7f7f3b946e20;  1 drivers
v0x7f7f3b915ab0_0 .net "W2", 0 0, L_0x7f7f3b946fb0;  1 drivers
v0x7f7f3b915b40_0 .net "W3", 0 0, L_0x7f7f3b947110;  1 drivers
S_0x7f7f3b914bf0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b914980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b946e20 .functor XOR 1, L_0x7f7f3b946d20, L_0x7f7f3b946d90, C4<0>, C4<0>;
L_0x7f7f3b946fb0 .functor AND 1, L_0x7f7f3b946d20, L_0x7f7f3b946d90, C4<1>, C4<1>;
v0x7f7f3b914e40_0 .net "Carry_out", 0 0, L_0x7f7f3b946fb0;  alias, 1 drivers
v0x7f7f3b914ef0_0 .net "In_A", 0 0, L_0x7f7f3b946d20;  alias, 1 drivers
v0x7f7f3b914f90_0 .net "In_B", 0 0, L_0x7f7f3b946d90;  alias, 1 drivers
v0x7f7f3b915040_0 .net "Sum", 0 0, L_0x7f7f3b946e20;  alias, 1 drivers
S_0x7f7f3b915140 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b914980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b947020 .functor XOR 1, L_0x7f7f3b946e20, L_0x7f7f3b946b90, C4<0>, C4<0>;
L_0x7f7f3b947110 .functor AND 1, L_0x7f7f3b946e20, L_0x7f7f3b946b90, C4<1>, C4<1>;
v0x7f7f3b915370_0 .net "Carry_out", 0 0, L_0x7f7f3b947110;  alias, 1 drivers
v0x7f7f3b915410_0 .net "In_A", 0 0, L_0x7f7f3b946e20;  alias, 1 drivers
v0x7f7f3b9154d0_0 .net "In_B", 0 0, L_0x7f7f3b946b90;  alias, 1 drivers
v0x7f7f3b915580_0 .net "Sum", 0 0, L_0x7f7f3b947020;  alias, 1 drivers
S_0x7f7f3b916500 .scope module, "M13" "alu_top" 3 74, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b942ea0 .functor XOR 1, L_0x7f7f3b947c40, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b942f10 .functor XOR 1, L_0x7f7f3b947d20, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b917aa0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b917b30_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9085d0_0 .net "cin", 0 0, L_0x7f7f3b9477d0;  1 drivers
v0x7f7f3b917dd0_0 .net "cout", 0 0, L_0x7f7f3b947bd0;  1 drivers
v0x7f7f3b917e60_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b917f30_0 .net "operation", 1 0, L_0x7f7f3b947870;  1 drivers
v0x7f7f3b917fc0_0 .var "result", 0 0;
v0x7f7f3b918050_0 .net "src1", 0 0, L_0x7f7f3b947c40;  1 drivers
v0x7f7f3b9180e0_0 .net "src1_temp", 0 0, L_0x7f7f3b942ea0;  1 drivers
v0x7f7f3b9181f0_0 .net "src2", 0 0, L_0x7f7f3b947d20;  1 drivers
v0x7f7f3b918280_0 .net "src2_temp", 0 0, L_0x7f7f3b942f10;  1 drivers
v0x7f7f3b918350_0 .net "sum", 0 0, L_0x7f7f3b9479f0;  1 drivers
E_0x7f7f3b9167a0/0 .event edge, v0x7f7f3b917f30_0, v0x7f7f3b916d70_0, v0x7f7f3b916e10_0, v0x7f7f3b917400_0;
E_0x7f7f3b9167a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9167a0 .event/or E_0x7f7f3b9167a0/0, E_0x7f7f3b9167a0/1;
S_0x7f7f3b916800 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b916500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b947bd0 .functor OR 1, L_0x7f7f3b947980, L_0x7f7f3b947ae0, C4<0>, C4<0>;
v0x7f7f3b9174e0_0 .net "Carry_in", 0 0, L_0x7f7f3b9477d0;  alias, 1 drivers
v0x7f7f3b917580_0 .net "Carry_out", 0 0, L_0x7f7f3b947bd0;  alias, 1 drivers
v0x7f7f3b917610_0 .net "In_A", 0 0, L_0x7f7f3b942ea0;  alias, 1 drivers
v0x7f7f3b9176e0_0 .net "In_B", 0 0, L_0x7f7f3b942f10;  alias, 1 drivers
v0x7f7f3b917790_0 .net "Sum", 0 0, L_0x7f7f3b9479f0;  alias, 1 drivers
v0x7f7f3b917860_0 .net "W1", 0 0, L_0x7f7f3b947430;  1 drivers
v0x7f7f3b917930_0 .net "W2", 0 0, L_0x7f7f3b947980;  1 drivers
v0x7f7f3b9179c0_0 .net "W3", 0 0, L_0x7f7f3b947ae0;  1 drivers
S_0x7f7f3b916a70 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b916800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b947430 .functor XOR 1, L_0x7f7f3b942ea0, L_0x7f7f3b942f10, C4<0>, C4<0>;
L_0x7f7f3b947980 .functor AND 1, L_0x7f7f3b942ea0, L_0x7f7f3b942f10, C4<1>, C4<1>;
v0x7f7f3b916cc0_0 .net "Carry_out", 0 0, L_0x7f7f3b947980;  alias, 1 drivers
v0x7f7f3b916d70_0 .net "In_A", 0 0, L_0x7f7f3b942ea0;  alias, 1 drivers
v0x7f7f3b916e10_0 .net "In_B", 0 0, L_0x7f7f3b942f10;  alias, 1 drivers
v0x7f7f3b916ec0_0 .net "Sum", 0 0, L_0x7f7f3b947430;  alias, 1 drivers
S_0x7f7f3b916fc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b916800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9479f0 .functor XOR 1, L_0x7f7f3b947430, L_0x7f7f3b9477d0, C4<0>, C4<0>;
L_0x7f7f3b947ae0 .functor AND 1, L_0x7f7f3b947430, L_0x7f7f3b9477d0, C4<1>, C4<1>;
v0x7f7f3b9171f0_0 .net "Carry_out", 0 0, L_0x7f7f3b947ae0;  alias, 1 drivers
v0x7f7f3b917290_0 .net "In_A", 0 0, L_0x7f7f3b947430;  alias, 1 drivers
v0x7f7f3b917350_0 .net "In_B", 0 0, L_0x7f7f3b9477d0;  alias, 1 drivers
v0x7f7f3b917400_0 .net "Sum", 0 0, L_0x7f7f3b9479f0;  alias, 1 drivers
S_0x7f7f3b918480 .scope module, "M14" "alu_top" 3 75, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b947910 .functor XOR 1, L_0x7f7f3b9484b0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b947fd0 .functor XOR 1, L_0x7f7f3b943e20, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b919a20_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b919ab0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b919b50_0 .net "cin", 0 0, L_0x7f7f3b944000;  1 drivers
v0x7f7f3b919c20_0 .net "cout", 0 0, L_0x7f7f3b948440;  1 drivers
v0x7f7f3b919cb0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b919d80_0 .net "operation", 1 0, L_0x7f7f3b947e00;  1 drivers
v0x7f7f3b919e10_0 .var "result", 0 0;
v0x7f7f3b919ea0_0 .net "src1", 0 0, L_0x7f7f3b9484b0;  1 drivers
v0x7f7f3b919f30_0 .net "src1_temp", 0 0, L_0x7f7f3b947910;  1 drivers
v0x7f7f3b91a040_0 .net "src2", 0 0, L_0x7f7f3b943e20;  1 drivers
v0x7f7f3b91a0d0_0 .net "src2_temp", 0 0, L_0x7f7f3b947fd0;  1 drivers
v0x7f7f3b91a1a0_0 .net "sum", 0 0, L_0x7f7f3b948260;  1 drivers
E_0x7f7f3b918720/0 .event edge, v0x7f7f3b919d80_0, v0x7f7f3b918cf0_0, v0x7f7f3b918d90_0, v0x7f7f3b919380_0;
E_0x7f7f3b918720/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b918720 .event/or E_0x7f7f3b918720/0, E_0x7f7f3b918720/1;
S_0x7f7f3b918780 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b918480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948440 .functor OR 1, L_0x7f7f3b9481f0, L_0x7f7f3b948350, C4<0>, C4<0>;
v0x7f7f3b919460_0 .net "Carry_in", 0 0, L_0x7f7f3b944000;  alias, 1 drivers
v0x7f7f3b919500_0 .net "Carry_out", 0 0, L_0x7f7f3b948440;  alias, 1 drivers
v0x7f7f3b919590_0 .net "In_A", 0 0, L_0x7f7f3b947910;  alias, 1 drivers
v0x7f7f3b919660_0 .net "In_B", 0 0, L_0x7f7f3b947fd0;  alias, 1 drivers
v0x7f7f3b919710_0 .net "Sum", 0 0, L_0x7f7f3b948260;  alias, 1 drivers
v0x7f7f3b9197e0_0 .net "W1", 0 0, L_0x7f7f3b948060;  1 drivers
v0x7f7f3b9198b0_0 .net "W2", 0 0, L_0x7f7f3b9481f0;  1 drivers
v0x7f7f3b919940_0 .net "W3", 0 0, L_0x7f7f3b948350;  1 drivers
S_0x7f7f3b9189f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b918780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948060 .functor XOR 1, L_0x7f7f3b947910, L_0x7f7f3b947fd0, C4<0>, C4<0>;
L_0x7f7f3b9481f0 .functor AND 1, L_0x7f7f3b947910, L_0x7f7f3b947fd0, C4<1>, C4<1>;
v0x7f7f3b918c40_0 .net "Carry_out", 0 0, L_0x7f7f3b9481f0;  alias, 1 drivers
v0x7f7f3b918cf0_0 .net "In_A", 0 0, L_0x7f7f3b947910;  alias, 1 drivers
v0x7f7f3b918d90_0 .net "In_B", 0 0, L_0x7f7f3b947fd0;  alias, 1 drivers
v0x7f7f3b918e40_0 .net "Sum", 0 0, L_0x7f7f3b948060;  alias, 1 drivers
S_0x7f7f3b918f40 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b918780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948260 .functor XOR 1, L_0x7f7f3b948060, L_0x7f7f3b944000, C4<0>, C4<0>;
L_0x7f7f3b948350 .functor AND 1, L_0x7f7f3b948060, L_0x7f7f3b944000, C4<1>, C4<1>;
v0x7f7f3b919170_0 .net "Carry_out", 0 0, L_0x7f7f3b948350;  alias, 1 drivers
v0x7f7f3b919210_0 .net "In_A", 0 0, L_0x7f7f3b948060;  alias, 1 drivers
v0x7f7f3b9192d0_0 .net "In_B", 0 0, L_0x7f7f3b944000;  alias, 1 drivers
v0x7f7f3b919380_0 .net "Sum", 0 0, L_0x7f7f3b948260;  alias, 1 drivers
S_0x7f7f3b91a300 .scope module, "M15" "alu_top" 3 77, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b947ea0 .functor XOR 1, L_0x7f7f3b948fb0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b947f10 .functor XOR 1, L_0x7f7f3b949050, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b91b8a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b91b930_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b91b9d0_0 .net "cin", 0 0, L_0x7f7f3b948990;  1 drivers
v0x7f7f3b91baa0_0 .net "cout", 0 0, L_0x7f7f3b948f40;  1 drivers
v0x7f7f3b91bb30_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b91bc00_0 .net "operation", 1 0, L_0x7f7f3b948a30;  1 drivers
v0x7f7f3b91bc90_0 .var "result", 0 0;
v0x7f7f3b91bd20_0 .net "src1", 0 0, L_0x7f7f3b948fb0;  1 drivers
v0x7f7f3b91bdb0_0 .net "src1_temp", 0 0, L_0x7f7f3b947ea0;  1 drivers
v0x7f7f3b91bec0_0 .net "src2", 0 0, L_0x7f7f3b949050;  1 drivers
v0x7f7f3b91bf50_0 .net "src2_temp", 0 0, L_0x7f7f3b947f10;  1 drivers
v0x7f7f3b91c020_0 .net "sum", 0 0, L_0x7f7f3b948d60;  1 drivers
E_0x7f7f3b91a5a0/0 .event edge, v0x7f7f3b91bc00_0, v0x7f7f3b91ab70_0, v0x7f7f3b91ac10_0, v0x7f7f3b91b200_0;
E_0x7f7f3b91a5a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b91a5a0 .event/or E_0x7f7f3b91a5a0/0, E_0x7f7f3b91a5a0/1;
S_0x7f7f3b91a600 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b91a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948f40 .functor OR 1, L_0x7f7f3b948cf0, L_0x7f7f3b948e50, C4<0>, C4<0>;
v0x7f7f3b91b2e0_0 .net "Carry_in", 0 0, L_0x7f7f3b948990;  alias, 1 drivers
v0x7f7f3b91b380_0 .net "Carry_out", 0 0, L_0x7f7f3b948f40;  alias, 1 drivers
v0x7f7f3b91b410_0 .net "In_A", 0 0, L_0x7f7f3b947ea0;  alias, 1 drivers
v0x7f7f3b91b4e0_0 .net "In_B", 0 0, L_0x7f7f3b947f10;  alias, 1 drivers
v0x7f7f3b91b590_0 .net "Sum", 0 0, L_0x7f7f3b948d60;  alias, 1 drivers
v0x7f7f3b91b660_0 .net "W1", 0 0, L_0x7f7f3b948b80;  1 drivers
v0x7f7f3b91b730_0 .net "W2", 0 0, L_0x7f7f3b948cf0;  1 drivers
v0x7f7f3b91b7c0_0 .net "W3", 0 0, L_0x7f7f3b948e50;  1 drivers
S_0x7f7f3b91a870 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b91a600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948b80 .functor XOR 1, L_0x7f7f3b947ea0, L_0x7f7f3b947f10, C4<0>, C4<0>;
L_0x7f7f3b948cf0 .functor AND 1, L_0x7f7f3b947ea0, L_0x7f7f3b947f10, C4<1>, C4<1>;
v0x7f7f3b91aac0_0 .net "Carry_out", 0 0, L_0x7f7f3b948cf0;  alias, 1 drivers
v0x7f7f3b91ab70_0 .net "In_A", 0 0, L_0x7f7f3b947ea0;  alias, 1 drivers
v0x7f7f3b91ac10_0 .net "In_B", 0 0, L_0x7f7f3b947f10;  alias, 1 drivers
v0x7f7f3b91acc0_0 .net "Sum", 0 0, L_0x7f7f3b948b80;  alias, 1 drivers
S_0x7f7f3b91adc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b91a600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b948d60 .functor XOR 1, L_0x7f7f3b948b80, L_0x7f7f3b948990, C4<0>, C4<0>;
L_0x7f7f3b948e50 .functor AND 1, L_0x7f7f3b948b80, L_0x7f7f3b948990, C4<1>, C4<1>;
v0x7f7f3b91aff0_0 .net "Carry_out", 0 0, L_0x7f7f3b948e50;  alias, 1 drivers
v0x7f7f3b91b090_0 .net "In_A", 0 0, L_0x7f7f3b948b80;  alias, 1 drivers
v0x7f7f3b91b150_0 .net "In_B", 0 0, L_0x7f7f3b948990;  alias, 1 drivers
v0x7f7f3b91b200_0 .net "Sum", 0 0, L_0x7f7f3b948d60;  alias, 1 drivers
S_0x7f7f3b91c180 .scope module, "M16" "alu_top" 3 78, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b948ad0 .functor XOR 1, L_0x7f7f3b9497e0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b949340 .functor XOR 1, L_0x7f7f3b9498c0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b91d7a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b90e1b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b91da30_0 .net "cin", 0 0, L_0x7f7f3b949130;  1 drivers
v0x7f7f3b91dac0_0 .net "cout", 0 0, L_0x7f7f3b949770;  1 drivers
v0x7f7f3b91db50_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b91dc20_0 .net "operation", 1 0, L_0x7f7f3b945250;  1 drivers
v0x7f7f3b91dcb0_0 .var "result", 0 0;
v0x7f7f3b91dd40_0 .net "src1", 0 0, L_0x7f7f3b9497e0;  1 drivers
v0x7f7f3b91ddd0_0 .net "src1_temp", 0 0, L_0x7f7f3b948ad0;  1 drivers
v0x7f7f3b91dee0_0 .net "src2", 0 0, L_0x7f7f3b9498c0;  1 drivers
v0x7f7f3b91df70_0 .net "src2_temp", 0 0, L_0x7f7f3b949340;  1 drivers
v0x7f7f3b91e040_0 .net "sum", 0 0, L_0x7f7f3b949590;  1 drivers
E_0x7f7f3b91c520/0 .event edge, v0x7f7f3b91dc20_0, v0x7f7f3b91ca70_0, v0x7f7f3b91cb10_0, v0x7f7f3b91d100_0;
E_0x7f7f3b91c520/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b91c520 .event/or E_0x7f7f3b91c520/0, E_0x7f7f3b91c520/1;
S_0x7f7f3b91c580 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b91c180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b949770 .functor OR 1, L_0x7f7f3b949520, L_0x7f7f3b949680, C4<0>, C4<0>;
v0x7f7f3b91d1e0_0 .net "Carry_in", 0 0, L_0x7f7f3b949130;  alias, 1 drivers
v0x7f7f3b91d280_0 .net "Carry_out", 0 0, L_0x7f7f3b949770;  alias, 1 drivers
v0x7f7f3b91d310_0 .net "In_A", 0 0, L_0x7f7f3b948ad0;  alias, 1 drivers
v0x7f7f3b91d3e0_0 .net "In_B", 0 0, L_0x7f7f3b949340;  alias, 1 drivers
v0x7f7f3b91d490_0 .net "Sum", 0 0, L_0x7f7f3b949590;  alias, 1 drivers
v0x7f7f3b91d560_0 .net "W1", 0 0, L_0x7f7f3b9493b0;  1 drivers
v0x7f7f3b91d630_0 .net "W2", 0 0, L_0x7f7f3b949520;  1 drivers
v0x7f7f3b91d6c0_0 .net "W3", 0 0, L_0x7f7f3b949680;  1 drivers
S_0x7f7f3b91c770 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b91c580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9493b0 .functor XOR 1, L_0x7f7f3b948ad0, L_0x7f7f3b949340, C4<0>, C4<0>;
L_0x7f7f3b949520 .functor AND 1, L_0x7f7f3b948ad0, L_0x7f7f3b949340, C4<1>, C4<1>;
v0x7f7f3b91c9c0_0 .net "Carry_out", 0 0, L_0x7f7f3b949520;  alias, 1 drivers
v0x7f7f3b91ca70_0 .net "In_A", 0 0, L_0x7f7f3b948ad0;  alias, 1 drivers
v0x7f7f3b91cb10_0 .net "In_B", 0 0, L_0x7f7f3b949340;  alias, 1 drivers
v0x7f7f3b91cbc0_0 .net "Sum", 0 0, L_0x7f7f3b9493b0;  alias, 1 drivers
S_0x7f7f3b91ccc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b91c580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b949590 .functor XOR 1, L_0x7f7f3b9493b0, L_0x7f7f3b949130, C4<0>, C4<0>;
L_0x7f7f3b949680 .functor AND 1, L_0x7f7f3b9493b0, L_0x7f7f3b949130, C4<1>, C4<1>;
v0x7f7f3b91cef0_0 .net "Carry_out", 0 0, L_0x7f7f3b949680;  alias, 1 drivers
v0x7f7f3b91cf90_0 .net "In_A", 0 0, L_0x7f7f3b9493b0;  alias, 1 drivers
v0x7f7f3b91d050_0 .net "In_B", 0 0, L_0x7f7f3b949130;  alias, 1 drivers
v0x7f7f3b91d100_0 .net "Sum", 0 0, L_0x7f7f3b949590;  alias, 1 drivers
S_0x7f7f3b91e180 .scope module, "M17" "alu_top" 3 79, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b9491d0 .functor XOR 1, L_0x7f7f3b94a1d0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b949240 .functor XOR 1, L_0x7f7f3b94a270, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b91f720_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b91f7b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b91f850_0 .net "cin", 0 0, L_0x7f7f3b949dc0;  1 drivers
v0x7f7f3b91f920_0 .net "cout", 0 0, L_0x7f7f3b94a160;  1 drivers
v0x7f7f3b91f9b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b910380_0 .net "operation", 1 0, L_0x7f7f3b949e60;  1 drivers
v0x7f7f3b91fc80_0 .var "result", 0 0;
v0x7f7f3b91fd10_0 .net "src1", 0 0, L_0x7f7f3b94a1d0;  1 drivers
v0x7f7f3b91fda0_0 .net "src1_temp", 0 0, L_0x7f7f3b9491d0;  1 drivers
v0x7f7f3b91feb0_0 .net "src2", 0 0, L_0x7f7f3b94a270;  1 drivers
v0x7f7f3b91ff40_0 .net "src2_temp", 0 0, L_0x7f7f3b949240;  1 drivers
v0x7f7f3b91ffd0_0 .net "sum", 0 0, L_0x7f7f3b949b10;  1 drivers
E_0x7f7f3b91e420/0 .event edge, v0x7f7f3b910380_0, v0x7f7f3b91e9f0_0, v0x7f7f3b91ea90_0, v0x7f7f3b91f080_0;
E_0x7f7f3b91e420/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b91e420 .event/or E_0x7f7f3b91e420/0, E_0x7f7f3b91e420/1;
S_0x7f7f3b91e480 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b91e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94a160 .functor OR 1, L_0x7f7f3b949aa0, L_0x7f7f3b94a070, C4<0>, C4<0>;
v0x7f7f3b91f160_0 .net "Carry_in", 0 0, L_0x7f7f3b949dc0;  alias, 1 drivers
v0x7f7f3b91f200_0 .net "Carry_out", 0 0, L_0x7f7f3b94a160;  alias, 1 drivers
v0x7f7f3b91f290_0 .net "In_A", 0 0, L_0x7f7f3b9491d0;  alias, 1 drivers
v0x7f7f3b91f360_0 .net "In_B", 0 0, L_0x7f7f3b949240;  alias, 1 drivers
v0x7f7f3b91f410_0 .net "Sum", 0 0, L_0x7f7f3b949b10;  alias, 1 drivers
v0x7f7f3b91f4e0_0 .net "W1", 0 0, L_0x7f7f3b9492b0;  1 drivers
v0x7f7f3b91f5b0_0 .net "W2", 0 0, L_0x7f7f3b949aa0;  1 drivers
v0x7f7f3b91f640_0 .net "W3", 0 0, L_0x7f7f3b94a070;  1 drivers
S_0x7f7f3b91e6f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b91e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9492b0 .functor XOR 1, L_0x7f7f3b9491d0, L_0x7f7f3b949240, C4<0>, C4<0>;
L_0x7f7f3b949aa0 .functor AND 1, L_0x7f7f3b9491d0, L_0x7f7f3b949240, C4<1>, C4<1>;
v0x7f7f3b91e940_0 .net "Carry_out", 0 0, L_0x7f7f3b949aa0;  alias, 1 drivers
v0x7f7f3b91e9f0_0 .net "In_A", 0 0, L_0x7f7f3b9491d0;  alias, 1 drivers
v0x7f7f3b91ea90_0 .net "In_B", 0 0, L_0x7f7f3b949240;  alias, 1 drivers
v0x7f7f3b91eb40_0 .net "Sum", 0 0, L_0x7f7f3b9492b0;  alias, 1 drivers
S_0x7f7f3b91ec40 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b91e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b949b10 .functor XOR 1, L_0x7f7f3b9492b0, L_0x7f7f3b949dc0, C4<0>, C4<0>;
L_0x7f7f3b94a070 .functor AND 1, L_0x7f7f3b9492b0, L_0x7f7f3b949dc0, C4<1>, C4<1>;
v0x7f7f3b91ee70_0 .net "Carry_out", 0 0, L_0x7f7f3b94a070;  alias, 1 drivers
v0x7f7f3b91ef10_0 .net "In_A", 0 0, L_0x7f7f3b9492b0;  alias, 1 drivers
v0x7f7f3b91efd0_0 .net "In_B", 0 0, L_0x7f7f3b949dc0;  alias, 1 drivers
v0x7f7f3b91f080_0 .net "Sum", 0 0, L_0x7f7f3b949b10;  alias, 1 drivers
S_0x7f7f3b920100 .scope module, "M18" "alu_top" 3 80, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b949f00 .functor XOR 1, L_0x7f7f3b94aa10, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b949f70 .functor XOR 1, L_0x7f7f3b94aaf0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9216a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b921730_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9217d0_0 .net "cin", 0 0, L_0x7f7f3b94abd0;  1 drivers
v0x7f7f3b9218a0_0 .net "cout", 0 0, L_0x7f7f3b94a9a0;  1 drivers
v0x7f7f3b921930_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b921a00_0 .net "operation", 1 0, L_0x7f7f3b94ac70;  1 drivers
v0x7f7f3b921a90_0 .var "result", 0 0;
v0x7f7f3b921b20_0 .net "src1", 0 0, L_0x7f7f3b94aa10;  1 drivers
v0x7f7f3b921bb0_0 .net "src1_temp", 0 0, L_0x7f7f3b949f00;  1 drivers
v0x7f7f3b921cc0_0 .net "src2", 0 0, L_0x7f7f3b94aaf0;  1 drivers
v0x7f7f3b921d50_0 .net "src2_temp", 0 0, L_0x7f7f3b949f70;  1 drivers
v0x7f7f3b921e20_0 .net "sum", 0 0, L_0x7f7f3b94a7c0;  1 drivers
E_0x7f7f3b9203a0/0 .event edge, v0x7f7f3b921a00_0, v0x7f7f3b920970_0, v0x7f7f3b920a10_0, v0x7f7f3b921000_0;
E_0x7f7f3b9203a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9203a0 .event/or E_0x7f7f3b9203a0/0, E_0x7f7f3b9203a0/1;
S_0x7f7f3b920400 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b920100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94a9a0 .functor OR 1, L_0x7f7f3b94a750, L_0x7f7f3b94a8b0, C4<0>, C4<0>;
v0x7f7f3b9210e0_0 .net "Carry_in", 0 0, L_0x7f7f3b94abd0;  alias, 1 drivers
v0x7f7f3b921180_0 .net "Carry_out", 0 0, L_0x7f7f3b94a9a0;  alias, 1 drivers
v0x7f7f3b921210_0 .net "In_A", 0 0, L_0x7f7f3b949f00;  alias, 1 drivers
v0x7f7f3b9212e0_0 .net "In_B", 0 0, L_0x7f7f3b949f70;  alias, 1 drivers
v0x7f7f3b921390_0 .net "Sum", 0 0, L_0x7f7f3b94a7c0;  alias, 1 drivers
v0x7f7f3b921460_0 .net "W1", 0 0, L_0x7f7f3b94a5c0;  1 drivers
v0x7f7f3b921530_0 .net "W2", 0 0, L_0x7f7f3b94a750;  1 drivers
v0x7f7f3b9215c0_0 .net "W3", 0 0, L_0x7f7f3b94a8b0;  1 drivers
S_0x7f7f3b920670 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b920400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94a5c0 .functor XOR 1, L_0x7f7f3b949f00, L_0x7f7f3b949f70, C4<0>, C4<0>;
L_0x7f7f3b94a750 .functor AND 1, L_0x7f7f3b949f00, L_0x7f7f3b949f70, C4<1>, C4<1>;
v0x7f7f3b9208c0_0 .net "Carry_out", 0 0, L_0x7f7f3b94a750;  alias, 1 drivers
v0x7f7f3b920970_0 .net "In_A", 0 0, L_0x7f7f3b949f00;  alias, 1 drivers
v0x7f7f3b920a10_0 .net "In_B", 0 0, L_0x7f7f3b949f70;  alias, 1 drivers
v0x7f7f3b920ac0_0 .net "Sum", 0 0, L_0x7f7f3b94a5c0;  alias, 1 drivers
S_0x7f7f3b920bc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b920400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94a7c0 .functor XOR 1, L_0x7f7f3b94a5c0, L_0x7f7f3b94abd0, C4<0>, C4<0>;
L_0x7f7f3b94a8b0 .functor AND 1, L_0x7f7f3b94a5c0, L_0x7f7f3b94abd0, C4<1>, C4<1>;
v0x7f7f3b920df0_0 .net "Carry_out", 0 0, L_0x7f7f3b94a8b0;  alias, 1 drivers
v0x7f7f3b920e90_0 .net "In_A", 0 0, L_0x7f7f3b94a5c0;  alias, 1 drivers
v0x7f7f3b920f50_0 .net "In_B", 0 0, L_0x7f7f3b94abd0;  alias, 1 drivers
v0x7f7f3b921000_0 .net "Sum", 0 0, L_0x7f7f3b94a7c0;  alias, 1 drivers
S_0x7f7f3b921f80 .scope module, "M19" "alu_top" 3 81, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94ad10 .functor XOR 1, L_0x7f7f3b94b2a0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94ada0 .functor XOR 1, L_0x7f7f3b94b380, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b923520_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9235b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b923650_0 .net "cin", 0 0, L_0x7f7f3b94a350;  1 drivers
v0x7f7f3b923720_0 .net "cout", 0 0, L_0x7f7f3b94b230;  1 drivers
v0x7f7f3b9237b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b923880_0 .net "operation", 1 0, L_0x7f7f3b94a3f0;  1 drivers
v0x7f7f3b923910_0 .var "result", 0 0;
v0x7f7f3b9239a0_0 .net "src1", 0 0, L_0x7f7f3b94b2a0;  1 drivers
v0x7f7f3b923a30_0 .net "src1_temp", 0 0, L_0x7f7f3b94ad10;  1 drivers
v0x7f7f3b923b40_0 .net "src2", 0 0, L_0x7f7f3b94b380;  1 drivers
v0x7f7f3b923bd0_0 .net "src2_temp", 0 0, L_0x7f7f3b94ada0;  1 drivers
v0x7f7f3b923ca0_0 .net "sum", 0 0, L_0x7f7f3b94b050;  1 drivers
E_0x7f7f3b922220/0 .event edge, v0x7f7f3b923880_0, v0x7f7f3b9227f0_0, v0x7f7f3b922890_0, v0x7f7f3b922e80_0;
E_0x7f7f3b922220/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b922220 .event/or E_0x7f7f3b922220/0, E_0x7f7f3b922220/1;
S_0x7f7f3b922280 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b921f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94b230 .functor OR 1, L_0x7f7f3b94afe0, L_0x7f7f3b94b140, C4<0>, C4<0>;
v0x7f7f3b922f60_0 .net "Carry_in", 0 0, L_0x7f7f3b94a350;  alias, 1 drivers
v0x7f7f3b923000_0 .net "Carry_out", 0 0, L_0x7f7f3b94b230;  alias, 1 drivers
v0x7f7f3b923090_0 .net "In_A", 0 0, L_0x7f7f3b94ad10;  alias, 1 drivers
v0x7f7f3b923160_0 .net "In_B", 0 0, L_0x7f7f3b94ada0;  alias, 1 drivers
v0x7f7f3b923210_0 .net "Sum", 0 0, L_0x7f7f3b94b050;  alias, 1 drivers
v0x7f7f3b9232e0_0 .net "W1", 0 0, L_0x7f7f3b94ae50;  1 drivers
v0x7f7f3b9233b0_0 .net "W2", 0 0, L_0x7f7f3b94afe0;  1 drivers
v0x7f7f3b923440_0 .net "W3", 0 0, L_0x7f7f3b94b140;  1 drivers
S_0x7f7f3b9224f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b922280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94ae50 .functor XOR 1, L_0x7f7f3b94ad10, L_0x7f7f3b94ada0, C4<0>, C4<0>;
L_0x7f7f3b94afe0 .functor AND 1, L_0x7f7f3b94ad10, L_0x7f7f3b94ada0, C4<1>, C4<1>;
v0x7f7f3b922740_0 .net "Carry_out", 0 0, L_0x7f7f3b94afe0;  alias, 1 drivers
v0x7f7f3b9227f0_0 .net "In_A", 0 0, L_0x7f7f3b94ad10;  alias, 1 drivers
v0x7f7f3b922890_0 .net "In_B", 0 0, L_0x7f7f3b94ada0;  alias, 1 drivers
v0x7f7f3b922940_0 .net "Sum", 0 0, L_0x7f7f3b94ae50;  alias, 1 drivers
S_0x7f7f3b922a40 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b922280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94b050 .functor XOR 1, L_0x7f7f3b94ae50, L_0x7f7f3b94a350, C4<0>, C4<0>;
L_0x7f7f3b94b140 .functor AND 1, L_0x7f7f3b94ae50, L_0x7f7f3b94a350, C4<1>, C4<1>;
v0x7f7f3b922c70_0 .net "Carry_out", 0 0, L_0x7f7f3b94b140;  alias, 1 drivers
v0x7f7f3b922d10_0 .net "In_A", 0 0, L_0x7f7f3b94ae50;  alias, 1 drivers
v0x7f7f3b922dd0_0 .net "In_B", 0 0, L_0x7f7f3b94a350;  alias, 1 drivers
v0x7f7f3b922e80_0 .net "Sum", 0 0, L_0x7f7f3b94b050;  alias, 1 drivers
S_0x7f7f3b923e00 .scope module, "M20" "alu_top" 3 83, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94a490 .functor XOR 1, L_0x7f7f3b94bb40, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94a500 .functor XOR 1, L_0x7f7f3b94bc20, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9253a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b925430_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9254d0_0 .net "cin", 0 0, L_0x7f7f3b94b460;  1 drivers
v0x7f7f3b9255a0_0 .net "cout", 0 0, L_0x7f7f3b94bad0;  1 drivers
v0x7f7f3b925630_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b925700_0 .net "operation", 1 0, L_0x7f7f3b94b500;  1 drivers
v0x7f7f3b925790_0 .var "result", 0 0;
v0x7f7f3b925820_0 .net "src1", 0 0, L_0x7f7f3b94bb40;  1 drivers
v0x7f7f3b9258b0_0 .net "src1_temp", 0 0, L_0x7f7f3b94a490;  1 drivers
v0x7f7f3b9259c0_0 .net "src2", 0 0, L_0x7f7f3b94bc20;  1 drivers
v0x7f7f3b925a50_0 .net "src2_temp", 0 0, L_0x7f7f3b94a500;  1 drivers
v0x7f7f3b925b20_0 .net "sum", 0 0, L_0x7f7f3b94b8f0;  1 drivers
E_0x7f7f3b9240a0/0 .event edge, v0x7f7f3b925700_0, v0x7f7f3b924670_0, v0x7f7f3b924710_0, v0x7f7f3b924d00_0;
E_0x7f7f3b9240a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9240a0 .event/or E_0x7f7f3b9240a0/0, E_0x7f7f3b9240a0/1;
S_0x7f7f3b924100 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b923e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94bad0 .functor OR 1, L_0x7f7f3b94b880, L_0x7f7f3b94b9e0, C4<0>, C4<0>;
v0x7f7f3b924de0_0 .net "Carry_in", 0 0, L_0x7f7f3b94b460;  alias, 1 drivers
v0x7f7f3b924e80_0 .net "Carry_out", 0 0, L_0x7f7f3b94bad0;  alias, 1 drivers
v0x7f7f3b924f10_0 .net "In_A", 0 0, L_0x7f7f3b94a490;  alias, 1 drivers
v0x7f7f3b924fe0_0 .net "In_B", 0 0, L_0x7f7f3b94a500;  alias, 1 drivers
v0x7f7f3b925090_0 .net "Sum", 0 0, L_0x7f7f3b94b8f0;  alias, 1 drivers
v0x7f7f3b925160_0 .net "W1", 0 0, L_0x7f7f3b94b6f0;  1 drivers
v0x7f7f3b925230_0 .net "W2", 0 0, L_0x7f7f3b94b880;  1 drivers
v0x7f7f3b9252c0_0 .net "W3", 0 0, L_0x7f7f3b94b9e0;  1 drivers
S_0x7f7f3b924370 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b924100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94b6f0 .functor XOR 1, L_0x7f7f3b94a490, L_0x7f7f3b94a500, C4<0>, C4<0>;
L_0x7f7f3b94b880 .functor AND 1, L_0x7f7f3b94a490, L_0x7f7f3b94a500, C4<1>, C4<1>;
v0x7f7f3b9245c0_0 .net "Carry_out", 0 0, L_0x7f7f3b94b880;  alias, 1 drivers
v0x7f7f3b924670_0 .net "In_A", 0 0, L_0x7f7f3b94a490;  alias, 1 drivers
v0x7f7f3b924710_0 .net "In_B", 0 0, L_0x7f7f3b94a500;  alias, 1 drivers
v0x7f7f3b9247c0_0 .net "Sum", 0 0, L_0x7f7f3b94b6f0;  alias, 1 drivers
S_0x7f7f3b9248c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b924100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94b8f0 .functor XOR 1, L_0x7f7f3b94b6f0, L_0x7f7f3b94b460, C4<0>, C4<0>;
L_0x7f7f3b94b9e0 .functor AND 1, L_0x7f7f3b94b6f0, L_0x7f7f3b94b460, C4<1>, C4<1>;
v0x7f7f3b924af0_0 .net "Carry_out", 0 0, L_0x7f7f3b94b9e0;  alias, 1 drivers
v0x7f7f3b924b90_0 .net "In_A", 0 0, L_0x7f7f3b94b6f0;  alias, 1 drivers
v0x7f7f3b924c50_0 .net "In_B", 0 0, L_0x7f7f3b94b460;  alias, 1 drivers
v0x7f7f3b924d00_0 .net "Sum", 0 0, L_0x7f7f3b94b8f0;  alias, 1 drivers
S_0x7f7f3b925c80 .scope module, "M21" "alu_top" 3 84, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94b5a0 .functor XOR 1, L_0x7f7f3b94c3e0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94b610 .functor XOR 1, L_0x7f7f3b94c4c0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b927220_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9272b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b927350_0 .net "cin", 0 0, L_0x7f7f3b94bd00;  1 drivers
v0x7f7f3b927420_0 .net "cout", 0 0, L_0x7f7f3b94c370;  1 drivers
v0x7f7f3b9274b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b927580_0 .net "operation", 1 0, L_0x7f7f3b94bda0;  1 drivers
v0x7f7f3b927610_0 .var "result", 0 0;
v0x7f7f3b9276a0_0 .net "src1", 0 0, L_0x7f7f3b94c3e0;  1 drivers
v0x7f7f3b927730_0 .net "src1_temp", 0 0, L_0x7f7f3b94b5a0;  1 drivers
v0x7f7f3b927840_0 .net "src2", 0 0, L_0x7f7f3b94c4c0;  1 drivers
v0x7f7f3b9278d0_0 .net "src2_temp", 0 0, L_0x7f7f3b94b610;  1 drivers
v0x7f7f3b9279a0_0 .net "sum", 0 0, L_0x7f7f3b94c190;  1 drivers
E_0x7f7f3b925f20/0 .event edge, v0x7f7f3b927580_0, v0x7f7f3b9264f0_0, v0x7f7f3b926590_0, v0x7f7f3b926b80_0;
E_0x7f7f3b925f20/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b925f20 .event/or E_0x7f7f3b925f20/0, E_0x7f7f3b925f20/1;
S_0x7f7f3b925f80 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b925c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94c370 .functor OR 1, L_0x7f7f3b94c120, L_0x7f7f3b94c280, C4<0>, C4<0>;
v0x7f7f3b926c60_0 .net "Carry_in", 0 0, L_0x7f7f3b94bd00;  alias, 1 drivers
v0x7f7f3b926d00_0 .net "Carry_out", 0 0, L_0x7f7f3b94c370;  alias, 1 drivers
v0x7f7f3b926d90_0 .net "In_A", 0 0, L_0x7f7f3b94b5a0;  alias, 1 drivers
v0x7f7f3b926e60_0 .net "In_B", 0 0, L_0x7f7f3b94b610;  alias, 1 drivers
v0x7f7f3b926f10_0 .net "Sum", 0 0, L_0x7f7f3b94c190;  alias, 1 drivers
v0x7f7f3b926fe0_0 .net "W1", 0 0, L_0x7f7f3b94bfb0;  1 drivers
v0x7f7f3b9270b0_0 .net "W2", 0 0, L_0x7f7f3b94c120;  1 drivers
v0x7f7f3b927140_0 .net "W3", 0 0, L_0x7f7f3b94c280;  1 drivers
S_0x7f7f3b9261f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b925f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94bfb0 .functor XOR 1, L_0x7f7f3b94b5a0, L_0x7f7f3b94b610, C4<0>, C4<0>;
L_0x7f7f3b94c120 .functor AND 1, L_0x7f7f3b94b5a0, L_0x7f7f3b94b610, C4<1>, C4<1>;
v0x7f7f3b926440_0 .net "Carry_out", 0 0, L_0x7f7f3b94c120;  alias, 1 drivers
v0x7f7f3b9264f0_0 .net "In_A", 0 0, L_0x7f7f3b94b5a0;  alias, 1 drivers
v0x7f7f3b926590_0 .net "In_B", 0 0, L_0x7f7f3b94b610;  alias, 1 drivers
v0x7f7f3b926640_0 .net "Sum", 0 0, L_0x7f7f3b94bfb0;  alias, 1 drivers
S_0x7f7f3b926740 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b925f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94c190 .functor XOR 1, L_0x7f7f3b94bfb0, L_0x7f7f3b94bd00, C4<0>, C4<0>;
L_0x7f7f3b94c280 .functor AND 1, L_0x7f7f3b94bfb0, L_0x7f7f3b94bd00, C4<1>, C4<1>;
v0x7f7f3b926970_0 .net "Carry_out", 0 0, L_0x7f7f3b94c280;  alias, 1 drivers
v0x7f7f3b926a10_0 .net "In_A", 0 0, L_0x7f7f3b94bfb0;  alias, 1 drivers
v0x7f7f3b926ad0_0 .net "In_B", 0 0, L_0x7f7f3b94bd00;  alias, 1 drivers
v0x7f7f3b926b80_0 .net "Sum", 0 0, L_0x7f7f3b94c190;  alias, 1 drivers
S_0x7f7f3b927b00 .scope module, "M22" "alu_top" 3 85, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94be40 .functor XOR 1, L_0x7f7f3b94cca0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94beb0 .functor XOR 1, L_0x7f7f3b94cd80, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9290a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b929130_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9291d0_0 .net "cin", 0 0, L_0x7f7f3b94c5a0;  1 drivers
v0x7f7f3b9292a0_0 .net "cout", 0 0, L_0x7f7f3b94cc30;  1 drivers
v0x7f7f3b929330_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b929400_0 .net "operation", 1 0, L_0x7f7f3b94c640;  1 drivers
v0x7f7f3b929490_0 .var "result", 0 0;
v0x7f7f3b929520_0 .net "src1", 0 0, L_0x7f7f3b94cca0;  1 drivers
v0x7f7f3b9295b0_0 .net "src1_temp", 0 0, L_0x7f7f3b94be40;  1 drivers
v0x7f7f3b9296c0_0 .net "src2", 0 0, L_0x7f7f3b94cd80;  1 drivers
v0x7f7f3b929750_0 .net "src2_temp", 0 0, L_0x7f7f3b94beb0;  1 drivers
v0x7f7f3b929820_0 .net "sum", 0 0, L_0x7f7f3b94ca50;  1 drivers
E_0x7f7f3b927da0/0 .event edge, v0x7f7f3b929400_0, v0x7f7f3b928370_0, v0x7f7f3b928410_0, v0x7f7f3b928a00_0;
E_0x7f7f3b927da0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b927da0 .event/or E_0x7f7f3b927da0/0, E_0x7f7f3b927da0/1;
S_0x7f7f3b927e00 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b927b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94cc30 .functor OR 1, L_0x7f7f3b94c9e0, L_0x7f7f3b94cb40, C4<0>, C4<0>;
v0x7f7f3b928ae0_0 .net "Carry_in", 0 0, L_0x7f7f3b94c5a0;  alias, 1 drivers
v0x7f7f3b928b80_0 .net "Carry_out", 0 0, L_0x7f7f3b94cc30;  alias, 1 drivers
v0x7f7f3b928c10_0 .net "In_A", 0 0, L_0x7f7f3b94be40;  alias, 1 drivers
v0x7f7f3b928ce0_0 .net "In_B", 0 0, L_0x7f7f3b94beb0;  alias, 1 drivers
v0x7f7f3b928d90_0 .net "Sum", 0 0, L_0x7f7f3b94ca50;  alias, 1 drivers
v0x7f7f3b928e60_0 .net "W1", 0 0, L_0x7f7f3b94c870;  1 drivers
v0x7f7f3b928f30_0 .net "W2", 0 0, L_0x7f7f3b94c9e0;  1 drivers
v0x7f7f3b928fc0_0 .net "W3", 0 0, L_0x7f7f3b94cb40;  1 drivers
S_0x7f7f3b928070 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b927e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94c870 .functor XOR 1, L_0x7f7f3b94be40, L_0x7f7f3b94beb0, C4<0>, C4<0>;
L_0x7f7f3b94c9e0 .functor AND 1, L_0x7f7f3b94be40, L_0x7f7f3b94beb0, C4<1>, C4<1>;
v0x7f7f3b9282c0_0 .net "Carry_out", 0 0, L_0x7f7f3b94c9e0;  alias, 1 drivers
v0x7f7f3b928370_0 .net "In_A", 0 0, L_0x7f7f3b94be40;  alias, 1 drivers
v0x7f7f3b928410_0 .net "In_B", 0 0, L_0x7f7f3b94beb0;  alias, 1 drivers
v0x7f7f3b9284c0_0 .net "Sum", 0 0, L_0x7f7f3b94c870;  alias, 1 drivers
S_0x7f7f3b9285c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b927e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94ca50 .functor XOR 1, L_0x7f7f3b94c870, L_0x7f7f3b94c5a0, C4<0>, C4<0>;
L_0x7f7f3b94cb40 .functor AND 1, L_0x7f7f3b94c870, L_0x7f7f3b94c5a0, C4<1>, C4<1>;
v0x7f7f3b9287f0_0 .net "Carry_out", 0 0, L_0x7f7f3b94cb40;  alias, 1 drivers
v0x7f7f3b928890_0 .net "In_A", 0 0, L_0x7f7f3b94c870;  alias, 1 drivers
v0x7f7f3b928950_0 .net "In_B", 0 0, L_0x7f7f3b94c5a0;  alias, 1 drivers
v0x7f7f3b928a00_0 .net "Sum", 0 0, L_0x7f7f3b94ca50;  alias, 1 drivers
S_0x7f7f3b929980 .scope module, "M23" "alu_top" 3 86, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94c6e0 .functor XOR 1, L_0x7f7f3b94d510, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94c750 .functor XOR 1, L_0x7f7f3b94d5f0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b92af20_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b92afb0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b92b050_0 .net "cin", 0 0, L_0x7f7f3b94ce60;  1 drivers
v0x7f7f3b92b120_0 .net "cout", 0 0, L_0x7f7f3b94d4a0;  1 drivers
v0x7f7f3b92b1b0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b92b280_0 .net "operation", 1 0, L_0x7f7f3b94cf00;  1 drivers
v0x7f7f3b92b310_0 .var "result", 0 0;
v0x7f7f3b92b3a0_0 .net "src1", 0 0, L_0x7f7f3b94d510;  1 drivers
v0x7f7f3b92b430_0 .net "src1_temp", 0 0, L_0x7f7f3b94c6e0;  1 drivers
v0x7f7f3b92b540_0 .net "src2", 0 0, L_0x7f7f3b94d5f0;  1 drivers
v0x7f7f3b92b5d0_0 .net "src2_temp", 0 0, L_0x7f7f3b94c750;  1 drivers
v0x7f7f3b92b6a0_0 .net "sum", 0 0, L_0x7f7f3b94d2c0;  1 drivers
E_0x7f7f3b929c20/0 .event edge, v0x7f7f3b92b280_0, v0x7f7f3b92a1f0_0, v0x7f7f3b92a290_0, v0x7f7f3b92a880_0;
E_0x7f7f3b929c20/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b929c20 .event/or E_0x7f7f3b929c20/0, E_0x7f7f3b929c20/1;
S_0x7f7f3b929c80 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b929980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94d4a0 .functor OR 1, L_0x7f7f3b94d250, L_0x7f7f3b94d3b0, C4<0>, C4<0>;
v0x7f7f3b92a960_0 .net "Carry_in", 0 0, L_0x7f7f3b94ce60;  alias, 1 drivers
v0x7f7f3b92aa00_0 .net "Carry_out", 0 0, L_0x7f7f3b94d4a0;  alias, 1 drivers
v0x7f7f3b92aa90_0 .net "In_A", 0 0, L_0x7f7f3b94c6e0;  alias, 1 drivers
v0x7f7f3b92ab60_0 .net "In_B", 0 0, L_0x7f7f3b94c750;  alias, 1 drivers
v0x7f7f3b92ac10_0 .net "Sum", 0 0, L_0x7f7f3b94d2c0;  alias, 1 drivers
v0x7f7f3b92ace0_0 .net "W1", 0 0, L_0x7f7f3b94c7e0;  1 drivers
v0x7f7f3b92adb0_0 .net "W2", 0 0, L_0x7f7f3b94d250;  1 drivers
v0x7f7f3b92ae40_0 .net "W3", 0 0, L_0x7f7f3b94d3b0;  1 drivers
S_0x7f7f3b929ef0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b929c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94c7e0 .functor XOR 1, L_0x7f7f3b94c6e0, L_0x7f7f3b94c750, C4<0>, C4<0>;
L_0x7f7f3b94d250 .functor AND 1, L_0x7f7f3b94c6e0, L_0x7f7f3b94c750, C4<1>, C4<1>;
v0x7f7f3b92a140_0 .net "Carry_out", 0 0, L_0x7f7f3b94d250;  alias, 1 drivers
v0x7f7f3b92a1f0_0 .net "In_A", 0 0, L_0x7f7f3b94c6e0;  alias, 1 drivers
v0x7f7f3b92a290_0 .net "In_B", 0 0, L_0x7f7f3b94c750;  alias, 1 drivers
v0x7f7f3b92a340_0 .net "Sum", 0 0, L_0x7f7f3b94c7e0;  alias, 1 drivers
S_0x7f7f3b92a440 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b929c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94d2c0 .functor XOR 1, L_0x7f7f3b94c7e0, L_0x7f7f3b94ce60, C4<0>, C4<0>;
L_0x7f7f3b94d3b0 .functor AND 1, L_0x7f7f3b94c7e0, L_0x7f7f3b94ce60, C4<1>, C4<1>;
v0x7f7f3b92a670_0 .net "Carry_out", 0 0, L_0x7f7f3b94d3b0;  alias, 1 drivers
v0x7f7f3b92a710_0 .net "In_A", 0 0, L_0x7f7f3b94c7e0;  alias, 1 drivers
v0x7f7f3b92a7d0_0 .net "In_B", 0 0, L_0x7f7f3b94ce60;  alias, 1 drivers
v0x7f7f3b92a880_0 .net "Sum", 0 0, L_0x7f7f3b94d2c0;  alias, 1 drivers
S_0x7f7f3b92b800 .scope module, "M24" "alu_top" 3 87, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94cfa0 .functor XOR 1, L_0x7f7f3b94dda0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94d010 .functor XOR 1, L_0x7f7f3b94de80, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b92cda0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b92ce30_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b92ced0_0 .net "cin", 0 0, L_0x7f7f3b94d6d0;  1 drivers
v0x7f7f3b92cfa0_0 .net "cout", 0 0, L_0x7f7f3b94dd30;  1 drivers
v0x7f7f3b92d030_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b92d100_0 .net "operation", 1 0, L_0x7f7f3b94d770;  1 drivers
v0x7f7f3b92d190_0 .var "result", 0 0;
v0x7f7f3b92d220_0 .net "src1", 0 0, L_0x7f7f3b94dda0;  1 drivers
v0x7f7f3b92d2b0_0 .net "src1_temp", 0 0, L_0x7f7f3b94cfa0;  1 drivers
v0x7f7f3b92d3c0_0 .net "src2", 0 0, L_0x7f7f3b94de80;  1 drivers
v0x7f7f3b92d450_0 .net "src2_temp", 0 0, L_0x7f7f3b94d010;  1 drivers
v0x7f7f3b92d520_0 .net "sum", 0 0, L_0x7f7f3b94db50;  1 drivers
E_0x7f7f3b92baa0/0 .event edge, v0x7f7f3b92d100_0, v0x7f7f3b92c070_0, v0x7f7f3b92c110_0, v0x7f7f3b92c700_0;
E_0x7f7f3b92baa0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b92baa0 .event/or E_0x7f7f3b92baa0/0, E_0x7f7f3b92baa0/1;
S_0x7f7f3b92bb00 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b92b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94dd30 .functor OR 1, L_0x7f7f3b94dae0, L_0x7f7f3b94dc40, C4<0>, C4<0>;
v0x7f7f3b92c7e0_0 .net "Carry_in", 0 0, L_0x7f7f3b94d6d0;  alias, 1 drivers
v0x7f7f3b92c880_0 .net "Carry_out", 0 0, L_0x7f7f3b94dd30;  alias, 1 drivers
v0x7f7f3b92c910_0 .net "In_A", 0 0, L_0x7f7f3b94cfa0;  alias, 1 drivers
v0x7f7f3b92c9e0_0 .net "In_B", 0 0, L_0x7f7f3b94d010;  alias, 1 drivers
v0x7f7f3b92ca90_0 .net "Sum", 0 0, L_0x7f7f3b94db50;  alias, 1 drivers
v0x7f7f3b92cb60_0 .net "W1", 0 0, L_0x7f7f3b94d0c0;  1 drivers
v0x7f7f3b92cc30_0 .net "W2", 0 0, L_0x7f7f3b94dae0;  1 drivers
v0x7f7f3b92ccc0_0 .net "W3", 0 0, L_0x7f7f3b94dc40;  1 drivers
S_0x7f7f3b92bd70 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b92bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94d0c0 .functor XOR 1, L_0x7f7f3b94cfa0, L_0x7f7f3b94d010, C4<0>, C4<0>;
L_0x7f7f3b94dae0 .functor AND 1, L_0x7f7f3b94cfa0, L_0x7f7f3b94d010, C4<1>, C4<1>;
v0x7f7f3b92bfc0_0 .net "Carry_out", 0 0, L_0x7f7f3b94dae0;  alias, 1 drivers
v0x7f7f3b92c070_0 .net "In_A", 0 0, L_0x7f7f3b94cfa0;  alias, 1 drivers
v0x7f7f3b92c110_0 .net "In_B", 0 0, L_0x7f7f3b94d010;  alias, 1 drivers
v0x7f7f3b92c1c0_0 .net "Sum", 0 0, L_0x7f7f3b94d0c0;  alias, 1 drivers
S_0x7f7f3b92c2c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b92bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94db50 .functor XOR 1, L_0x7f7f3b94d0c0, L_0x7f7f3b94d6d0, C4<0>, C4<0>;
L_0x7f7f3b94dc40 .functor AND 1, L_0x7f7f3b94d0c0, L_0x7f7f3b94d6d0, C4<1>, C4<1>;
v0x7f7f3b92c4f0_0 .net "Carry_out", 0 0, L_0x7f7f3b94dc40;  alias, 1 drivers
v0x7f7f3b92c590_0 .net "In_A", 0 0, L_0x7f7f3b94d0c0;  alias, 1 drivers
v0x7f7f3b92c650_0 .net "In_B", 0 0, L_0x7f7f3b94d6d0;  alias, 1 drivers
v0x7f7f3b92c700_0 .net "Sum", 0 0, L_0x7f7f3b94db50;  alias, 1 drivers
S_0x7f7f3b92d680 .scope module, "M25" "alu_top" 3 89, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94d810 .functor XOR 1, L_0x7f7f3b94e650, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94d880 .functor XOR 1, L_0x7f7f3b94e730, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b92ec20_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b92ecb0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b92ed50_0 .net "cin", 0 0, L_0x7f7f3b94df60;  1 drivers
v0x7f7f3b92ee20_0 .net "cout", 0 0, L_0x7f7f3b94e5e0;  1 drivers
v0x7f7f3b92eeb0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b92ef80_0 .net "operation", 1 0, L_0x7f7f3b94e000;  1 drivers
v0x7f7f3b92f010_0 .var "result", 0 0;
v0x7f7f3b92f0a0_0 .net "src1", 0 0, L_0x7f7f3b94e650;  1 drivers
v0x7f7f3b92f130_0 .net "src1_temp", 0 0, L_0x7f7f3b94d810;  1 drivers
v0x7f7f3b92f240_0 .net "src2", 0 0, L_0x7f7f3b94e730;  1 drivers
v0x7f7f3b92f2d0_0 .net "src2_temp", 0 0, L_0x7f7f3b94d880;  1 drivers
v0x7f7f3b92f3a0_0 .net "sum", 0 0, L_0x7f7f3b94e400;  1 drivers
E_0x7f7f3b92d920/0 .event edge, v0x7f7f3b92ef80_0, v0x7f7f3b92def0_0, v0x7f7f3b92df90_0, v0x7f7f3b92e580_0;
E_0x7f7f3b92d920/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b92d920 .event/or E_0x7f7f3b92d920/0, E_0x7f7f3b92d920/1;
S_0x7f7f3b92d980 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b92d680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94e5e0 .functor OR 1, L_0x7f7f3b94e390, L_0x7f7f3b94e4f0, C4<0>, C4<0>;
v0x7f7f3b92e660_0 .net "Carry_in", 0 0, L_0x7f7f3b94df60;  alias, 1 drivers
v0x7f7f3b92e700_0 .net "Carry_out", 0 0, L_0x7f7f3b94e5e0;  alias, 1 drivers
v0x7f7f3b92e790_0 .net "In_A", 0 0, L_0x7f7f3b94d810;  alias, 1 drivers
v0x7f7f3b92e860_0 .net "In_B", 0 0, L_0x7f7f3b94d880;  alias, 1 drivers
v0x7f7f3b92e910_0 .net "Sum", 0 0, L_0x7f7f3b94e400;  alias, 1 drivers
v0x7f7f3b92e9e0_0 .net "W1", 0 0, L_0x7f7f3b94d930;  1 drivers
v0x7f7f3b92eab0_0 .net "W2", 0 0, L_0x7f7f3b94e390;  1 drivers
v0x7f7f3b92eb40_0 .net "W3", 0 0, L_0x7f7f3b94e4f0;  1 drivers
S_0x7f7f3b92dbf0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b92d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94d930 .functor XOR 1, L_0x7f7f3b94d810, L_0x7f7f3b94d880, C4<0>, C4<0>;
L_0x7f7f3b94e390 .functor AND 1, L_0x7f7f3b94d810, L_0x7f7f3b94d880, C4<1>, C4<1>;
v0x7f7f3b92de40_0 .net "Carry_out", 0 0, L_0x7f7f3b94e390;  alias, 1 drivers
v0x7f7f3b92def0_0 .net "In_A", 0 0, L_0x7f7f3b94d810;  alias, 1 drivers
v0x7f7f3b92df90_0 .net "In_B", 0 0, L_0x7f7f3b94d880;  alias, 1 drivers
v0x7f7f3b92e040_0 .net "Sum", 0 0, L_0x7f7f3b94d930;  alias, 1 drivers
S_0x7f7f3b92e140 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b92d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94e400 .functor XOR 1, L_0x7f7f3b94d930, L_0x7f7f3b94df60, C4<0>, C4<0>;
L_0x7f7f3b94e4f0 .functor AND 1, L_0x7f7f3b94d930, L_0x7f7f3b94df60, C4<1>, C4<1>;
v0x7f7f3b92e370_0 .net "Carry_out", 0 0, L_0x7f7f3b94e4f0;  alias, 1 drivers
v0x7f7f3b92e410_0 .net "In_A", 0 0, L_0x7f7f3b94d930;  alias, 1 drivers
v0x7f7f3b92e4d0_0 .net "In_B", 0 0, L_0x7f7f3b94df60;  alias, 1 drivers
v0x7f7f3b92e580_0 .net "Sum", 0 0, L_0x7f7f3b94e400;  alias, 1 drivers
S_0x7f7f3b92f500 .scope module, "M26" "alu_top" 3 90, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94e0a0 .functor XOR 1, L_0x7f7f3b94ef20, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94e110 .functor XOR 1, L_0x7f7f3b94efc0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b930aa0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b930b30_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b930bd0_0 .net "cin", 0 0, L_0x7f7f3b94e810;  1 drivers
v0x7f7f3b930ca0_0 .net "cout", 0 0, L_0x7f7f3b94eeb0;  1 drivers
v0x7f7f3b930d30_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b930e00_0 .net "operation", 1 0, L_0x7f7f3b94e8b0;  1 drivers
v0x7f7f3b930e90_0 .var "result", 0 0;
v0x7f7f3b930f20_0 .net "src1", 0 0, L_0x7f7f3b94ef20;  1 drivers
v0x7f7f3b930fb0_0 .net "src1_temp", 0 0, L_0x7f7f3b94e0a0;  1 drivers
v0x7f7f3b9310c0_0 .net "src2", 0 0, L_0x7f7f3b94efc0;  1 drivers
v0x7f7f3b931150_0 .net "src2_temp", 0 0, L_0x7f7f3b94e110;  1 drivers
v0x7f7f3b931220_0 .net "sum", 0 0, L_0x7f7f3b94ecd0;  1 drivers
E_0x7f7f3b92f7a0/0 .event edge, v0x7f7f3b930e00_0, v0x7f7f3b92fd70_0, v0x7f7f3b92fe10_0, v0x7f7f3b930400_0;
E_0x7f7f3b92f7a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b92f7a0 .event/or E_0x7f7f3b92f7a0/0, E_0x7f7f3b92f7a0/1;
S_0x7f7f3b92f800 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b92f500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94eeb0 .functor OR 1, L_0x7f7f3b94ec60, L_0x7f7f3b94edc0, C4<0>, C4<0>;
v0x7f7f3b9304e0_0 .net "Carry_in", 0 0, L_0x7f7f3b94e810;  alias, 1 drivers
v0x7f7f3b930580_0 .net "Carry_out", 0 0, L_0x7f7f3b94eeb0;  alias, 1 drivers
v0x7f7f3b930610_0 .net "In_A", 0 0, L_0x7f7f3b94e0a0;  alias, 1 drivers
v0x7f7f3b9306e0_0 .net "In_B", 0 0, L_0x7f7f3b94e110;  alias, 1 drivers
v0x7f7f3b930790_0 .net "Sum", 0 0, L_0x7f7f3b94ecd0;  alias, 1 drivers
v0x7f7f3b930860_0 .net "W1", 0 0, L_0x7f7f3b94e1a0;  1 drivers
v0x7f7f3b930930_0 .net "W2", 0 0, L_0x7f7f3b94ec60;  1 drivers
v0x7f7f3b9309c0_0 .net "W3", 0 0, L_0x7f7f3b94edc0;  1 drivers
S_0x7f7f3b92fa70 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b92f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94e1a0 .functor XOR 1, L_0x7f7f3b94e0a0, L_0x7f7f3b94e110, C4<0>, C4<0>;
L_0x7f7f3b94ec60 .functor AND 1, L_0x7f7f3b94e0a0, L_0x7f7f3b94e110, C4<1>, C4<1>;
v0x7f7f3b92fcc0_0 .net "Carry_out", 0 0, L_0x7f7f3b94ec60;  alias, 1 drivers
v0x7f7f3b92fd70_0 .net "In_A", 0 0, L_0x7f7f3b94e0a0;  alias, 1 drivers
v0x7f7f3b92fe10_0 .net "In_B", 0 0, L_0x7f7f3b94e110;  alias, 1 drivers
v0x7f7f3b92fec0_0 .net "Sum", 0 0, L_0x7f7f3b94e1a0;  alias, 1 drivers
S_0x7f7f3b92ffc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b92f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94ecd0 .functor XOR 1, L_0x7f7f3b94e1a0, L_0x7f7f3b94e810, C4<0>, C4<0>;
L_0x7f7f3b94edc0 .functor AND 1, L_0x7f7f3b94e1a0, L_0x7f7f3b94e810, C4<1>, C4<1>;
v0x7f7f3b9301f0_0 .net "Carry_out", 0 0, L_0x7f7f3b94edc0;  alias, 1 drivers
v0x7f7f3b930290_0 .net "In_A", 0 0, L_0x7f7f3b94e1a0;  alias, 1 drivers
v0x7f7f3b930350_0 .net "In_B", 0 0, L_0x7f7f3b94e810;  alias, 1 drivers
v0x7f7f3b930400_0 .net "Sum", 0 0, L_0x7f7f3b94ecd0;  alias, 1 drivers
S_0x7f7f3b931380 .scope module, "M27" "alu_top" 3 91, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94e950 .functor XOR 1, L_0x7f7f3b94f750, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94e9c0 .functor XOR 1, L_0x7f7f3b94f830, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b932920_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9329b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b932a50_0 .net "cin", 0 0, L_0x7f7f3b94f0a0;  1 drivers
v0x7f7f3b932b20_0 .net "cout", 0 0, L_0x7f7f3b94f6e0;  1 drivers
v0x7f7f3b932bb0_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b932c80_0 .net "operation", 1 0, L_0x7f7f3b94f140;  1 drivers
v0x7f7f3b932d10_0 .var "result", 0 0;
v0x7f7f3b932da0_0 .net "src1", 0 0, L_0x7f7f3b94f750;  1 drivers
v0x7f7f3b932e30_0 .net "src1_temp", 0 0, L_0x7f7f3b94e950;  1 drivers
v0x7f7f3b932f40_0 .net "src2", 0 0, L_0x7f7f3b94f830;  1 drivers
v0x7f7f3b932fd0_0 .net "src2_temp", 0 0, L_0x7f7f3b94e9c0;  1 drivers
v0x7f7f3b9330a0_0 .net "sum", 0 0, L_0x7f7f3b94f500;  1 drivers
E_0x7f7f3b931620/0 .event edge, v0x7f7f3b932c80_0, v0x7f7f3b931bf0_0, v0x7f7f3b931c90_0, v0x7f7f3b932280_0;
E_0x7f7f3b931620/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b931620 .event/or E_0x7f7f3b931620/0, E_0x7f7f3b931620/1;
S_0x7f7f3b931680 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b931380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94f6e0 .functor OR 1, L_0x7f7f3b94f490, L_0x7f7f3b94f5f0, C4<0>, C4<0>;
v0x7f7f3b932360_0 .net "Carry_in", 0 0, L_0x7f7f3b94f0a0;  alias, 1 drivers
v0x7f7f3b932400_0 .net "Carry_out", 0 0, L_0x7f7f3b94f6e0;  alias, 1 drivers
v0x7f7f3b932490_0 .net "In_A", 0 0, L_0x7f7f3b94e950;  alias, 1 drivers
v0x7f7f3b932560_0 .net "In_B", 0 0, L_0x7f7f3b94e9c0;  alias, 1 drivers
v0x7f7f3b932610_0 .net "Sum", 0 0, L_0x7f7f3b94f500;  alias, 1 drivers
v0x7f7f3b9326e0_0 .net "W1", 0 0, L_0x7f7f3b94ea50;  1 drivers
v0x7f7f3b9327b0_0 .net "W2", 0 0, L_0x7f7f3b94f490;  1 drivers
v0x7f7f3b932840_0 .net "W3", 0 0, L_0x7f7f3b94f5f0;  1 drivers
S_0x7f7f3b9318f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b931680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94ea50 .functor XOR 1, L_0x7f7f3b94e950, L_0x7f7f3b94e9c0, C4<0>, C4<0>;
L_0x7f7f3b94f490 .functor AND 1, L_0x7f7f3b94e950, L_0x7f7f3b94e9c0, C4<1>, C4<1>;
v0x7f7f3b931b40_0 .net "Carry_out", 0 0, L_0x7f7f3b94f490;  alias, 1 drivers
v0x7f7f3b931bf0_0 .net "In_A", 0 0, L_0x7f7f3b94e950;  alias, 1 drivers
v0x7f7f3b931c90_0 .net "In_B", 0 0, L_0x7f7f3b94e9c0;  alias, 1 drivers
v0x7f7f3b931d40_0 .net "Sum", 0 0, L_0x7f7f3b94ea50;  alias, 1 drivers
S_0x7f7f3b931e40 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b931680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94f500 .functor XOR 1, L_0x7f7f3b94ea50, L_0x7f7f3b94f0a0, C4<0>, C4<0>;
L_0x7f7f3b94f5f0 .functor AND 1, L_0x7f7f3b94ea50, L_0x7f7f3b94f0a0, C4<1>, C4<1>;
v0x7f7f3b932070_0 .net "Carry_out", 0 0, L_0x7f7f3b94f5f0;  alias, 1 drivers
v0x7f7f3b932110_0 .net "In_A", 0 0, L_0x7f7f3b94ea50;  alias, 1 drivers
v0x7f7f3b9321d0_0 .net "In_B", 0 0, L_0x7f7f3b94f0a0;  alias, 1 drivers
v0x7f7f3b932280_0 .net "Sum", 0 0, L_0x7f7f3b94f500;  alias, 1 drivers
S_0x7f7f3b933200 .scope module, "M28" "alu_top" 3 92, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b94f1e0 .functor XOR 1, L_0x7f7f3b94ffe0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b94f250 .functor XOR 1, L_0x7f7f3b9500c0, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9347a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b934830_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9348d0_0 .net "cin", 0 0, L_0x7f7f3b94f910;  1 drivers
v0x7f7f3b9349a0_0 .net "cout", 0 0, L_0x7f7f3b94ff70;  1 drivers
v0x7f7f3b934a30_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b934b00_0 .net "operation", 1 0, L_0x7f7f3b94f9b0;  1 drivers
v0x7f7f3b934b90_0 .var "result", 0 0;
v0x7f7f3b934c20_0 .net "src1", 0 0, L_0x7f7f3b94ffe0;  1 drivers
v0x7f7f3b934cb0_0 .net "src1_temp", 0 0, L_0x7f7f3b94f1e0;  1 drivers
v0x7f7f3b934dc0_0 .net "src2", 0 0, L_0x7f7f3b9500c0;  1 drivers
v0x7f7f3b934e50_0 .net "src2_temp", 0 0, L_0x7f7f3b94f250;  1 drivers
v0x7f7f3b934f20_0 .net "sum", 0 0, L_0x7f7f3b94fd90;  1 drivers
E_0x7f7f3b9334a0/0 .event edge, v0x7f7f3b934b00_0, v0x7f7f3b933a70_0, v0x7f7f3b933b10_0, v0x7f7f3b934100_0;
E_0x7f7f3b9334a0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b9334a0 .event/or E_0x7f7f3b9334a0/0, E_0x7f7f3b9334a0/1;
S_0x7f7f3b933500 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b933200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94ff70 .functor OR 1, L_0x7f7f3b94fd20, L_0x7f7f3b94fe80, C4<0>, C4<0>;
v0x7f7f3b9341e0_0 .net "Carry_in", 0 0, L_0x7f7f3b94f910;  alias, 1 drivers
v0x7f7f3b934280_0 .net "Carry_out", 0 0, L_0x7f7f3b94ff70;  alias, 1 drivers
v0x7f7f3b934310_0 .net "In_A", 0 0, L_0x7f7f3b94f1e0;  alias, 1 drivers
v0x7f7f3b9343e0_0 .net "In_B", 0 0, L_0x7f7f3b94f250;  alias, 1 drivers
v0x7f7f3b934490_0 .net "Sum", 0 0, L_0x7f7f3b94fd90;  alias, 1 drivers
v0x7f7f3b934560_0 .net "W1", 0 0, L_0x7f7f3b94f300;  1 drivers
v0x7f7f3b934630_0 .net "W2", 0 0, L_0x7f7f3b94fd20;  1 drivers
v0x7f7f3b9346c0_0 .net "W3", 0 0, L_0x7f7f3b94fe80;  1 drivers
S_0x7f7f3b933770 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b933500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94f300 .functor XOR 1, L_0x7f7f3b94f1e0, L_0x7f7f3b94f250, C4<0>, C4<0>;
L_0x7f7f3b94fd20 .functor AND 1, L_0x7f7f3b94f1e0, L_0x7f7f3b94f250, C4<1>, C4<1>;
v0x7f7f3b9339c0_0 .net "Carry_out", 0 0, L_0x7f7f3b94fd20;  alias, 1 drivers
v0x7f7f3b933a70_0 .net "In_A", 0 0, L_0x7f7f3b94f1e0;  alias, 1 drivers
v0x7f7f3b933b10_0 .net "In_B", 0 0, L_0x7f7f3b94f250;  alias, 1 drivers
v0x7f7f3b933bc0_0 .net "Sum", 0 0, L_0x7f7f3b94f300;  alias, 1 drivers
S_0x7f7f3b933cc0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b933500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94fd90 .functor XOR 1, L_0x7f7f3b94f300, L_0x7f7f3b94f910, C4<0>, C4<0>;
L_0x7f7f3b94fe80 .functor AND 1, L_0x7f7f3b94f300, L_0x7f7f3b94f910, C4<1>, C4<1>;
v0x7f7f3b933ef0_0 .net "Carry_out", 0 0, L_0x7f7f3b94fe80;  alias, 1 drivers
v0x7f7f3b933f90_0 .net "In_A", 0 0, L_0x7f7f3b94f300;  alias, 1 drivers
v0x7f7f3b934050_0 .net "In_B", 0 0, L_0x7f7f3b94f910;  alias, 1 drivers
v0x7f7f3b934100_0 .net "Sum", 0 0, L_0x7f7f3b94fd90;  alias, 1 drivers
S_0x7f7f3b935080 .scope module, "M29" "alu_top" 3 93, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b9475d0 .functor XOR 1, L_0x7f7f3b9506c0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b947640 .functor XOR 1, L_0x7f7f3b950760, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b936620_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b9366b0_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b917bd0_0 .net "cin", 0 0, L_0x7f7f3b9501a0;  1 drivers
v0x7f7f3b917ca0_0 .net "cout", 0 0, L_0x7f7f3b950650;  1 drivers
v0x7f7f3b917d30_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b936790_0 .net "operation", 1 0, L_0x7f7f3b950240;  1 drivers
v0x7f7f3b936820_0 .var "result", 0 0;
v0x7f7f3b9368b0_0 .net "src1", 0 0, L_0x7f7f3b9506c0;  1 drivers
v0x7f7f3b936940_0 .net "src1_temp", 0 0, L_0x7f7f3b9475d0;  1 drivers
v0x7f7f3b936a50_0 .net "src2", 0 0, L_0x7f7f3b950760;  1 drivers
v0x7f7f3b936ae0_0 .net "src2_temp", 0 0, L_0x7f7f3b947640;  1 drivers
v0x7f7f3b936bb0_0 .net "sum", 0 0, L_0x7f7f3b94fbc0;  1 drivers
E_0x7f7f3b935320/0 .event edge, v0x7f7f3b936790_0, v0x7f7f3b9358f0_0, v0x7f7f3b935990_0, v0x7f7f3b935f80_0;
E_0x7f7f3b935320/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b935320 .event/or E_0x7f7f3b935320/0, E_0x7f7f3b935320/1;
S_0x7f7f3b935380 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b935080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950650 .functor OR 1, L_0x7f7f3b94fb50, L_0x7f7f3b94fc30, C4<0>, C4<0>;
v0x7f7f3b936060_0 .net "Carry_in", 0 0, L_0x7f7f3b9501a0;  alias, 1 drivers
v0x7f7f3b936100_0 .net "Carry_out", 0 0, L_0x7f7f3b950650;  alias, 1 drivers
v0x7f7f3b936190_0 .net "In_A", 0 0, L_0x7f7f3b9475d0;  alias, 1 drivers
v0x7f7f3b936260_0 .net "In_B", 0 0, L_0x7f7f3b947640;  alias, 1 drivers
v0x7f7f3b936310_0 .net "Sum", 0 0, L_0x7f7f3b94fbc0;  alias, 1 drivers
v0x7f7f3b9363e0_0 .net "W1", 0 0, L_0x7f7f3b9476f0;  1 drivers
v0x7f7f3b9364b0_0 .net "W2", 0 0, L_0x7f7f3b94fb50;  1 drivers
v0x7f7f3b936540_0 .net "W3", 0 0, L_0x7f7f3b94fc30;  1 drivers
S_0x7f7f3b9355f0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b935380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b9476f0 .functor XOR 1, L_0x7f7f3b9475d0, L_0x7f7f3b947640, C4<0>, C4<0>;
L_0x7f7f3b94fb50 .functor AND 1, L_0x7f7f3b9475d0, L_0x7f7f3b947640, C4<1>, C4<1>;
v0x7f7f3b935840_0 .net "Carry_out", 0 0, L_0x7f7f3b94fb50;  alias, 1 drivers
v0x7f7f3b9358f0_0 .net "In_A", 0 0, L_0x7f7f3b9475d0;  alias, 1 drivers
v0x7f7f3b935990_0 .net "In_B", 0 0, L_0x7f7f3b947640;  alias, 1 drivers
v0x7f7f3b935a40_0 .net "Sum", 0 0, L_0x7f7f3b9476f0;  alias, 1 drivers
S_0x7f7f3b935b40 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b935380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b94fbc0 .functor XOR 1, L_0x7f7f3b9476f0, L_0x7f7f3b9501a0, C4<0>, C4<0>;
L_0x7f7f3b94fc30 .functor AND 1, L_0x7f7f3b9476f0, L_0x7f7f3b9501a0, C4<1>, C4<1>;
v0x7f7f3b935d70_0 .net "Carry_out", 0 0, L_0x7f7f3b94fc30;  alias, 1 drivers
v0x7f7f3b935e10_0 .net "In_A", 0 0, L_0x7f7f3b9476f0;  alias, 1 drivers
v0x7f7f3b935ed0_0 .net "In_B", 0 0, L_0x7f7f3b9501a0;  alias, 1 drivers
v0x7f7f3b935f80_0 .net "Sum", 0 0, L_0x7f7f3b94fbc0;  alias, 1 drivers
S_0x7f7f3b936d00 .scope module, "M30" "alu_top" 3 95, 4 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x7f7f3b9502e0 .functor XOR 1, L_0x7f7f3b950f50, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b950350 .functor XOR 1, L_0x7f7f3b948590, L_0x7f7f3b940510, C4<0>, C4<0>;
v0x7f7f3b9382a0_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b938330_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b9383d0_0 .net "cin", 0 0, L_0x7f7f3b948670;  1 drivers
v0x7f7f3b9384a0_0 .net "cout", 0 0, L_0x7f7f3b950ee0;  1 drivers
v0x7f7f3b938530_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b938600_0 .net "operation", 1 0, L_0x7f7f3b948710;  1 drivers
v0x7f7f3b938690_0 .var "result", 0 0;
v0x7f7f3b938720_0 .net "src1", 0 0, L_0x7f7f3b950f50;  1 drivers
v0x7f7f3b9387b0_0 .net "src1_temp", 0 0, L_0x7f7f3b9502e0;  1 drivers
v0x7f7f3b9388c0_0 .net "src2", 0 0, L_0x7f7f3b948590;  1 drivers
v0x7f7f3b938950_0 .net "src2_temp", 0 0, L_0x7f7f3b950350;  1 drivers
v0x7f7f3b938a20_0 .net "sum", 0 0, L_0x7f7f3b950d00;  1 drivers
E_0x7f7f3b936fa0/0 .event edge, v0x7f7f3b938600_0, v0x7f7f3b937570_0, v0x7f7f3b937610_0, v0x7f7f3b937c00_0;
E_0x7f7f3b936fa0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b936fa0 .event/or E_0x7f7f3b936fa0/0, E_0x7f7f3b936fa0/1;
S_0x7f7f3b937000 .scope module, "FA" "Full_Adder" 4 31, 5 3 0, S_0x7f7f3b936d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950ee0 .functor OR 1, L_0x7f7f3b950c90, L_0x7f7f3b950df0, C4<0>, C4<0>;
v0x7f7f3b937ce0_0 .net "Carry_in", 0 0, L_0x7f7f3b948670;  alias, 1 drivers
v0x7f7f3b937d80_0 .net "Carry_out", 0 0, L_0x7f7f3b950ee0;  alias, 1 drivers
v0x7f7f3b937e10_0 .net "In_A", 0 0, L_0x7f7f3b9502e0;  alias, 1 drivers
v0x7f7f3b937ee0_0 .net "In_B", 0 0, L_0x7f7f3b950350;  alias, 1 drivers
v0x7f7f3b937f90_0 .net "Sum", 0 0, L_0x7f7f3b950d00;  alias, 1 drivers
v0x7f7f3b938060_0 .net "W1", 0 0, L_0x7f7f3b950400;  1 drivers
v0x7f7f3b938130_0 .net "W2", 0 0, L_0x7f7f3b950c90;  1 drivers
v0x7f7f3b9381c0_0 .net "W3", 0 0, L_0x7f7f3b950df0;  1 drivers
S_0x7f7f3b937270 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b937000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950400 .functor XOR 1, L_0x7f7f3b9502e0, L_0x7f7f3b950350, C4<0>, C4<0>;
L_0x7f7f3b950c90 .functor AND 1, L_0x7f7f3b9502e0, L_0x7f7f3b950350, C4<1>, C4<1>;
v0x7f7f3b9374c0_0 .net "Carry_out", 0 0, L_0x7f7f3b950c90;  alias, 1 drivers
v0x7f7f3b937570_0 .net "In_A", 0 0, L_0x7f7f3b9502e0;  alias, 1 drivers
v0x7f7f3b937610_0 .net "In_B", 0 0, L_0x7f7f3b950350;  alias, 1 drivers
v0x7f7f3b9376c0_0 .net "Sum", 0 0, L_0x7f7f3b950400;  alias, 1 drivers
S_0x7f7f3b9377c0 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b937000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950d00 .functor XOR 1, L_0x7f7f3b950400, L_0x7f7f3b948670, C4<0>, C4<0>;
L_0x7f7f3b950df0 .functor AND 1, L_0x7f7f3b950400, L_0x7f7f3b948670, C4<1>, C4<1>;
v0x7f7f3b9379f0_0 .net "Carry_out", 0 0, L_0x7f7f3b950df0;  alias, 1 drivers
v0x7f7f3b937a90_0 .net "In_A", 0 0, L_0x7f7f3b950400;  alias, 1 drivers
v0x7f7f3b937b50_0 .net "In_B", 0 0, L_0x7f7f3b948670;  alias, 1 drivers
v0x7f7f3b937c00_0 .net "Sum", 0 0, L_0x7f7f3b950d00;  alias, 1 drivers
S_0x7f7f3b938b80 .scope module, "M31" "alu_las" 3 97, 7 1 0, S_0x7f7f3acd0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "A_invert";
    .port_info 4 /INPUT 1 "B_invert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cayot";
    .port_info 9 /OUTPUT 1 "set";
    .port_info 10 /OUTPUT 1 "ovr";
L_0x7f7f3b9487b0 .functor XOR 1, L_0x7f7f3b9514d0, L_0x7f7f3b940430, C4<0>, C4<0>;
L_0x7f7f3b948820 .functor XOR 1, L_0x7f7f3b951570, L_0x7f7f3b940510, C4<0>, C4<0>;
L_0x7f7f3b9488d0 .functor BUFZ 1, L_0x7f7f3b950a20, C4<0>, C4<0>, C4<0>;
v0x7f7f3b93a200_0 .net "A_invert", 0 0, L_0x7f7f3b940430;  alias, 1 drivers
v0x7f7f3b93a290_0 .net "B_invert", 0 0, L_0x7f7f3b940510;  alias, 1 drivers
v0x7f7f3b93a330_0 .var "cayot", 0 0;
v0x7f7f3b93a3c0_0 .net "cin", 0 0, L_0x7f7f3b950ff0;  1 drivers
v0x7f7f3b93a490_0 .net "cout", 0 0, L_0x7f7f3b951460;  1 drivers
v0x7f7f3b93a560_0 .net "less", 0 0, L_0x7f7f3ad63518;  alias, 1 drivers
v0x7f7f3b93a5f0_0 .net "operation", 1 0, L_0x7f7f3b951090;  1 drivers
v0x7f7f3b93a680_0 .var "ovr", 0 0;
v0x7f7f3b93a710_0 .var "result", 0 0;
v0x7f7f3b93a820_0 .net "set", 0 0, L_0x7f7f3b9488d0;  alias, 1 drivers
v0x7f7f3b93a8d0_0 .net "src1", 0 0, L_0x7f7f3b9514d0;  1 drivers
v0x7f7f3b93a960_0 .net "src1_temp", 0 0, L_0x7f7f3b9487b0;  1 drivers
v0x7f7f3b93a9f0_0 .net "src2", 0 0, L_0x7f7f3b951570;  1 drivers
v0x7f7f3b93aa80_0 .net "src2_temp", 0 0, L_0x7f7f3b948820;  1 drivers
v0x7f7f3b93ab50_0 .net "sum", 0 0, L_0x7f7f3b950a20;  1 drivers
E_0x7f7f3b938e60 .event edge, v0x7f7f3b93a5f0_0, v0x7f7f3b939ce0_0;
E_0x7f7f3b938e90 .event edge, v0x7f7f3b93a5f0_0, v0x7f7f3b939ab0_0, v0x7f7f3b939ce0_0;
E_0x7f7f3b938ee0/0 .event edge, v0x7f7f3b93a5f0_0, v0x7f7f3b9394d0_0, v0x7f7f3b939570_0, v0x7f7f3b939b60_0;
E_0x7f7f3b938ee0/1 .event edge, v0x7f7f3acfcbf0_0;
E_0x7f7f3b938ee0 .event/or E_0x7f7f3b938ee0/0, E_0x7f7f3b938ee0/1;
S_0x7f7f3b938f60 .scope module, "FA" "Full_Adder" 7 38, 5 3 0, S_0x7f7f3b938b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7f7f3b951460 .functor OR 1, L_0x7f7f3b9509b0, L_0x7f7f3b950b90, C4<0>, C4<0>;
v0x7f7f3b939c40_0 .net "Carry_in", 0 0, L_0x7f7f3b950ff0;  alias, 1 drivers
v0x7f7f3b939ce0_0 .net "Carry_out", 0 0, L_0x7f7f3b951460;  alias, 1 drivers
v0x7f7f3b939d70_0 .net "In_A", 0 0, L_0x7f7f3b9487b0;  alias, 1 drivers
v0x7f7f3b939e40_0 .net "In_B", 0 0, L_0x7f7f3b948820;  alias, 1 drivers
v0x7f7f3b939ef0_0 .net "Sum", 0 0, L_0x7f7f3b950a20;  alias, 1 drivers
v0x7f7f3b939fc0_0 .net "W1", 0 0, L_0x7f7f3b950840;  1 drivers
v0x7f7f3b93a090_0 .net "W2", 0 0, L_0x7f7f3b9509b0;  1 drivers
v0x7f7f3b93a120_0 .net "W3", 0 0, L_0x7f7f3b950b90;  1 drivers
S_0x7f7f3b9391d0 .scope module, "HAD1" "Half_Adder" 5 13, 6 3 0, S_0x7f7f3b938f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950840 .functor XOR 1, L_0x7f7f3b9487b0, L_0x7f7f3b948820, C4<0>, C4<0>;
L_0x7f7f3b9509b0 .functor AND 1, L_0x7f7f3b9487b0, L_0x7f7f3b948820, C4<1>, C4<1>;
v0x7f7f3b939420_0 .net "Carry_out", 0 0, L_0x7f7f3b9509b0;  alias, 1 drivers
v0x7f7f3b9394d0_0 .net "In_A", 0 0, L_0x7f7f3b9487b0;  alias, 1 drivers
v0x7f7f3b939570_0 .net "In_B", 0 0, L_0x7f7f3b948820;  alias, 1 drivers
v0x7f7f3b939620_0 .net "Sum", 0 0, L_0x7f7f3b950840;  alias, 1 drivers
S_0x7f7f3b939720 .scope module, "HAD2" "Half_Adder" 5 21, 6 3 0, S_0x7f7f3b938f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7f7f3b950a20 .functor XOR 1, L_0x7f7f3b950840, L_0x7f7f3b950ff0, C4<0>, C4<0>;
L_0x7f7f3b950b90 .functor AND 1, L_0x7f7f3b950840, L_0x7f7f3b950ff0, C4<1>, C4<1>;
v0x7f7f3b939950_0 .net "Carry_out", 0 0, L_0x7f7f3b950b90;  alias, 1 drivers
v0x7f7f3b9399f0_0 .net "In_A", 0 0, L_0x7f7f3b950840;  alias, 1 drivers
v0x7f7f3b939ab0_0 .net "In_B", 0 0, L_0x7f7f3b950ff0;  alias, 1 drivers
v0x7f7f3b939b60_0 .net "Sum", 0 0, L_0x7f7f3b950a20;  alias, 1 drivers
    .scope S_0x7f7f3accdd90;
T_0 ;
    %wait E_0x7f7f3acc0300;
    %load/vec4 v0x7f7f3acdc390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f7f3acdc540_0;
    %load/vec4 v0x7f7f3acd6b80_0;
    %and;
    %store/vec4 v0x7f7f3acdc420_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f7f3acdc540_0;
    %load/vec4 v0x7f7f3acd6b80_0;
    %or;
    %store/vec4 v0x7f7f3acdc420_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f7f3acd6c10_0;
    %store/vec4 v0x7f7f3acdc420_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f7f3ace1e10_0;
    %store/vec4 v0x7f7f3acdc420_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f7f3ac2b410;
T_1 ;
    %wait E_0x7f7f3ac25870;
    %load/vec4 v0x7f7f3acfccc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7f7f3acfce70_0;
    %load/vec4 v0x7f7f3acfd010_0;
    %and;
    %store/vec4 v0x7f7f3acfcd50_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7f7f3acfce70_0;
    %load/vec4 v0x7f7f3acfd010_0;
    %or;
    %store/vec4 v0x7f7f3acfcd50_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7f7f3acfd0e0_0;
    %store/vec4 v0x7f7f3acfcd50_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7f7f3acfcbf0_0;
    %store/vec4 v0x7f7f3acfcd50_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f7f3acfd240;
T_2 ;
    %wait E_0x7f7f3acfd4e0;
    %load/vec4 v0x7f7f3acfeb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7f7f3acfed30_0;
    %load/vec4 v0x7f7f3acfeed0_0;
    %and;
    %store/vec4 v0x7f7f3acfec10_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7f7f3acfed30_0;
    %load/vec4 v0x7f7f3acfeed0_0;
    %or;
    %store/vec4 v0x7f7f3acfec10_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7f7f3acfefa0_0;
    %store/vec4 v0x7f7f3acfec10_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7f7f3acfeab0_0;
    %store/vec4 v0x7f7f3acfec10_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f7f3acff100;
T_3 ;
    %wait E_0x7f7f3acff3a0;
    %load/vec4 v0x7f7f3b904ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7f7f3b904c70_0;
    %load/vec4 v0x7f7f3b904e10_0;
    %and;
    %store/vec4 v0x7f7f3b904b50_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7f7f3b904c70_0;
    %load/vec4 v0x7f7f3b904e10_0;
    %or;
    %store/vec4 v0x7f7f3b904b50_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7f7f3b904ee0_0;
    %store/vec4 v0x7f7f3b904b50_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7f7f3b9049b0_0;
    %store/vec4 v0x7f7f3b904b50_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f7f3b905020;
T_4 ;
    %wait E_0x7f7f3b905300;
    %load/vec4 v0x7f7f3b906970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7f7f3b906b30_0;
    %load/vec4 v0x7f7f3b906cd0_0;
    %and;
    %store/vec4 v0x7f7f3b906a00_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7f7f3b906b30_0;
    %load/vec4 v0x7f7f3b906cd0_0;
    %or;
    %store/vec4 v0x7f7f3b906a00_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7f7f3b906da0_0;
    %store/vec4 v0x7f7f3b906a00_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7f7f3b9068a0_0;
    %store/vec4 v0x7f7f3b906a00_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f7f3b906f00;
T_5 ;
    %wait E_0x7f7f3b9071a0;
    %load/vec4 v0x7f7f3b908900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7f7f3b908ab0_0;
    %load/vec4 v0x7f7f3b908c50_0;
    %and;
    %store/vec4 v0x7f7f3b908990_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7f7f3b908ab0_0;
    %load/vec4 v0x7f7f3b908c50_0;
    %or;
    %store/vec4 v0x7f7f3b908990_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7f7f3b908ce0_0;
    %store/vec4 v0x7f7f3b908990_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7f7f3b9087f0_0;
    %store/vec4 v0x7f7f3b908990_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f7f3b908e40;
T_6 ;
    %wait E_0x7f7f3b9090e0;
    %load/vec4 v0x7f7f3b90a740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7f7f3b90a8f0_0;
    %load/vec4 v0x7f7f3b90aa90_0;
    %and;
    %store/vec4 v0x7f7f3b90a7d0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7f7f3b90a8f0_0;
    %load/vec4 v0x7f7f3b90aa90_0;
    %or;
    %store/vec4 v0x7f7f3b90a7d0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f7f3b90ab60_0;
    %store/vec4 v0x7f7f3b90a7d0_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7f7f3b90a670_0;
    %store/vec4 v0x7f7f3b90a7d0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f7f3b90acc0;
T_7 ;
    %wait E_0x7f7f3b90af60;
    %load/vec4 v0x7f7f3b90c5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7f7f3b90c770_0;
    %load/vec4 v0x7f7f3b90c910_0;
    %and;
    %store/vec4 v0x7f7f3b90c650_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7f7f3b90c770_0;
    %load/vec4 v0x7f7f3b90c910_0;
    %or;
    %store/vec4 v0x7f7f3b90c650_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f7f3b90c9e0_0;
    %store/vec4 v0x7f7f3b90c650_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f7f3b90c4f0_0;
    %store/vec4 v0x7f7f3b90c650_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f7f3b90cb40;
T_8 ;
    %wait E_0x7f7f3b90ce60;
    %load/vec4 v0x7f7f3b90e4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7f7f3b90e6b0_0;
    %load/vec4 v0x7f7f3b90e850_0;
    %and;
    %store/vec4 v0x7f7f3b90e580_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7f7f3b90e6b0_0;
    %load/vec4 v0x7f7f3b90e850_0;
    %or;
    %store/vec4 v0x7f7f3b90e580_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7f7f3b90e920_0;
    %store/vec4 v0x7f7f3b90e580_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7f7f3b90e460_0;
    %store/vec4 v0x7f7f3b90e580_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f7f3b90ea80;
T_9 ;
    %wait E_0x7f7f3b90ed20;
    %load/vec4 v0x7f7f3b910480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x7f7f3b910630_0;
    %load/vec4 v0x7f7f3b910750_0;
    %and;
    %store/vec4 v0x7f7f3b910510_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x7f7f3b910630_0;
    %load/vec4 v0x7f7f3b910750_0;
    %or;
    %store/vec4 v0x7f7f3b910510_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x7f7f3b910820_0;
    %store/vec4 v0x7f7f3b910510_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x7f7f3b9102b0_0;
    %store/vec4 v0x7f7f3b910510_0, 0, 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f7f3b910980;
T_10 ;
    %wait E_0x7f7f3b910c20;
    %load/vec4 v0x7f7f3b912280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7f7f3b912430_0;
    %load/vec4 v0x7f7f3b9125d0_0;
    %and;
    %store/vec4 v0x7f7f3b912310_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7f7f3b912430_0;
    %load/vec4 v0x7f7f3b9125d0_0;
    %or;
    %store/vec4 v0x7f7f3b912310_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7f7f3b9126a0_0;
    %store/vec4 v0x7f7f3b912310_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x7f7f3b9121b0_0;
    %store/vec4 v0x7f7f3b912310_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f7f3b912800;
T_11 ;
    %wait E_0x7f7f3b912aa0;
    %load/vec4 v0x7f7f3b914100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7f7f3b9142b0_0;
    %load/vec4 v0x7f7f3b914450_0;
    %and;
    %store/vec4 v0x7f7f3b914190_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7f7f3b9142b0_0;
    %load/vec4 v0x7f7f3b914450_0;
    %or;
    %store/vec4 v0x7f7f3b914190_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7f7f3b914520_0;
    %store/vec4 v0x7f7f3b914190_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7f7f3b914030_0;
    %store/vec4 v0x7f7f3b914190_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f7f3b914680;
T_12 ;
    %wait E_0x7f7f3b914920;
    %load/vec4 v0x7f7f3b915f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7f7f3b916130_0;
    %load/vec4 v0x7f7f3b9162d0_0;
    %and;
    %store/vec4 v0x7f7f3b916010_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7f7f3b916130_0;
    %load/vec4 v0x7f7f3b9162d0_0;
    %or;
    %store/vec4 v0x7f7f3b916010_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7f7f3b9163a0_0;
    %store/vec4 v0x7f7f3b916010_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7f7f3b915eb0_0;
    %store/vec4 v0x7f7f3b916010_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f7f3b916500;
T_13 ;
    %wait E_0x7f7f3b9167a0;
    %load/vec4 v0x7f7f3b917f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7f7f3b9180e0_0;
    %load/vec4 v0x7f7f3b918280_0;
    %and;
    %store/vec4 v0x7f7f3b917fc0_0, 0, 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7f7f3b9180e0_0;
    %load/vec4 v0x7f7f3b918280_0;
    %or;
    %store/vec4 v0x7f7f3b917fc0_0, 0, 1;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7f7f3b918350_0;
    %store/vec4 v0x7f7f3b917fc0_0, 0, 1;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x7f7f3b917e60_0;
    %store/vec4 v0x7f7f3b917fc0_0, 0, 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f7f3b918480;
T_14 ;
    %wait E_0x7f7f3b918720;
    %load/vec4 v0x7f7f3b919d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7f7f3b919f30_0;
    %load/vec4 v0x7f7f3b91a0d0_0;
    %and;
    %store/vec4 v0x7f7f3b919e10_0, 0, 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7f7f3b919f30_0;
    %load/vec4 v0x7f7f3b91a0d0_0;
    %or;
    %store/vec4 v0x7f7f3b919e10_0, 0, 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7f7f3b91a1a0_0;
    %store/vec4 v0x7f7f3b919e10_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x7f7f3b919cb0_0;
    %store/vec4 v0x7f7f3b919e10_0, 0, 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f7f3b91a300;
T_15 ;
    %wait E_0x7f7f3b91a5a0;
    %load/vec4 v0x7f7f3b91bc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x7f7f3b91bdb0_0;
    %load/vec4 v0x7f7f3b91bf50_0;
    %and;
    %store/vec4 v0x7f7f3b91bc90_0, 0, 1;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x7f7f3b91bdb0_0;
    %load/vec4 v0x7f7f3b91bf50_0;
    %or;
    %store/vec4 v0x7f7f3b91bc90_0, 0, 1;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x7f7f3b91c020_0;
    %store/vec4 v0x7f7f3b91bc90_0, 0, 1;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x7f7f3b91bb30_0;
    %store/vec4 v0x7f7f3b91bc90_0, 0, 1;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f7f3b91c180;
T_16 ;
    %wait E_0x7f7f3b91c520;
    %load/vec4 v0x7f7f3b91dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7f7f3b91ddd0_0;
    %load/vec4 v0x7f7f3b91df70_0;
    %and;
    %store/vec4 v0x7f7f3b91dcb0_0, 0, 1;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7f7f3b91ddd0_0;
    %load/vec4 v0x7f7f3b91df70_0;
    %or;
    %store/vec4 v0x7f7f3b91dcb0_0, 0, 1;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7f7f3b91e040_0;
    %store/vec4 v0x7f7f3b91dcb0_0, 0, 1;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x7f7f3b91db50_0;
    %store/vec4 v0x7f7f3b91dcb0_0, 0, 1;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f7f3b91e180;
T_17 ;
    %wait E_0x7f7f3b91e420;
    %load/vec4 v0x7f7f3b910380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x7f7f3b91fda0_0;
    %load/vec4 v0x7f7f3b91ff40_0;
    %and;
    %store/vec4 v0x7f7f3b91fc80_0, 0, 1;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x7f7f3b91fda0_0;
    %load/vec4 v0x7f7f3b91ff40_0;
    %or;
    %store/vec4 v0x7f7f3b91fc80_0, 0, 1;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7f7f3b91ffd0_0;
    %store/vec4 v0x7f7f3b91fc80_0, 0, 1;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7f7f3b91f9b0_0;
    %store/vec4 v0x7f7f3b91fc80_0, 0, 1;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f7f3b920100;
T_18 ;
    %wait E_0x7f7f3b9203a0;
    %load/vec4 v0x7f7f3b921a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x7f7f3b921bb0_0;
    %load/vec4 v0x7f7f3b921d50_0;
    %and;
    %store/vec4 v0x7f7f3b921a90_0, 0, 1;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x7f7f3b921bb0_0;
    %load/vec4 v0x7f7f3b921d50_0;
    %or;
    %store/vec4 v0x7f7f3b921a90_0, 0, 1;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x7f7f3b921e20_0;
    %store/vec4 v0x7f7f3b921a90_0, 0, 1;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x7f7f3b921930_0;
    %store/vec4 v0x7f7f3b921a90_0, 0, 1;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f7f3b921f80;
T_19 ;
    %wait E_0x7f7f3b922220;
    %load/vec4 v0x7f7f3b923880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x7f7f3b923a30_0;
    %load/vec4 v0x7f7f3b923bd0_0;
    %and;
    %store/vec4 v0x7f7f3b923910_0, 0, 1;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x7f7f3b923a30_0;
    %load/vec4 v0x7f7f3b923bd0_0;
    %or;
    %store/vec4 v0x7f7f3b923910_0, 0, 1;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7f7f3b923ca0_0;
    %store/vec4 v0x7f7f3b923910_0, 0, 1;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7f7f3b9237b0_0;
    %store/vec4 v0x7f7f3b923910_0, 0, 1;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f7f3b923e00;
T_20 ;
    %wait E_0x7f7f3b9240a0;
    %load/vec4 v0x7f7f3b925700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7f7f3b9258b0_0;
    %load/vec4 v0x7f7f3b925a50_0;
    %and;
    %store/vec4 v0x7f7f3b925790_0, 0, 1;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7f7f3b9258b0_0;
    %load/vec4 v0x7f7f3b925a50_0;
    %or;
    %store/vec4 v0x7f7f3b925790_0, 0, 1;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7f7f3b925b20_0;
    %store/vec4 v0x7f7f3b925790_0, 0, 1;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x7f7f3b925630_0;
    %store/vec4 v0x7f7f3b925790_0, 0, 1;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f7f3b925c80;
T_21 ;
    %wait E_0x7f7f3b925f20;
    %load/vec4 v0x7f7f3b927580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x7f7f3b927730_0;
    %load/vec4 v0x7f7f3b9278d0_0;
    %and;
    %store/vec4 v0x7f7f3b927610_0, 0, 1;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x7f7f3b927730_0;
    %load/vec4 v0x7f7f3b9278d0_0;
    %or;
    %store/vec4 v0x7f7f3b927610_0, 0, 1;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x7f7f3b9279a0_0;
    %store/vec4 v0x7f7f3b927610_0, 0, 1;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x7f7f3b9274b0_0;
    %store/vec4 v0x7f7f3b927610_0, 0, 1;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f7f3b927b00;
T_22 ;
    %wait E_0x7f7f3b927da0;
    %load/vec4 v0x7f7f3b929400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7f7f3b9295b0_0;
    %load/vec4 v0x7f7f3b929750_0;
    %and;
    %store/vec4 v0x7f7f3b929490_0, 0, 1;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7f7f3b9295b0_0;
    %load/vec4 v0x7f7f3b929750_0;
    %or;
    %store/vec4 v0x7f7f3b929490_0, 0, 1;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7f7f3b929820_0;
    %store/vec4 v0x7f7f3b929490_0, 0, 1;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x7f7f3b929330_0;
    %store/vec4 v0x7f7f3b929490_0, 0, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f7f3b929980;
T_23 ;
    %wait E_0x7f7f3b929c20;
    %load/vec4 v0x7f7f3b92b280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x7f7f3b92b430_0;
    %load/vec4 v0x7f7f3b92b5d0_0;
    %and;
    %store/vec4 v0x7f7f3b92b310_0, 0, 1;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v0x7f7f3b92b430_0;
    %load/vec4 v0x7f7f3b92b5d0_0;
    %or;
    %store/vec4 v0x7f7f3b92b310_0, 0, 1;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7f7f3b92b6a0_0;
    %store/vec4 v0x7f7f3b92b310_0, 0, 1;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7f7f3b92b1b0_0;
    %store/vec4 v0x7f7f3b92b310_0, 0, 1;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f7f3b92b800;
T_24 ;
    %wait E_0x7f7f3b92baa0;
    %load/vec4 v0x7f7f3b92d100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x7f7f3b92d2b0_0;
    %load/vec4 v0x7f7f3b92d450_0;
    %and;
    %store/vec4 v0x7f7f3b92d190_0, 0, 1;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x7f7f3b92d2b0_0;
    %load/vec4 v0x7f7f3b92d450_0;
    %or;
    %store/vec4 v0x7f7f3b92d190_0, 0, 1;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7f7f3b92d520_0;
    %store/vec4 v0x7f7f3b92d190_0, 0, 1;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x7f7f3b92d030_0;
    %store/vec4 v0x7f7f3b92d190_0, 0, 1;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7f7f3b92d680;
T_25 ;
    %wait E_0x7f7f3b92d920;
    %load/vec4 v0x7f7f3b92ef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x7f7f3b92f130_0;
    %load/vec4 v0x7f7f3b92f2d0_0;
    %and;
    %store/vec4 v0x7f7f3b92f010_0, 0, 1;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x7f7f3b92f130_0;
    %load/vec4 v0x7f7f3b92f2d0_0;
    %or;
    %store/vec4 v0x7f7f3b92f010_0, 0, 1;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x7f7f3b92f3a0_0;
    %store/vec4 v0x7f7f3b92f010_0, 0, 1;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x7f7f3b92eeb0_0;
    %store/vec4 v0x7f7f3b92f010_0, 0, 1;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7f7f3b92f500;
T_26 ;
    %wait E_0x7f7f3b92f7a0;
    %load/vec4 v0x7f7f3b930e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x7f7f3b930fb0_0;
    %load/vec4 v0x7f7f3b931150_0;
    %and;
    %store/vec4 v0x7f7f3b930e90_0, 0, 1;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x7f7f3b930fb0_0;
    %load/vec4 v0x7f7f3b931150_0;
    %or;
    %store/vec4 v0x7f7f3b930e90_0, 0, 1;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x7f7f3b931220_0;
    %store/vec4 v0x7f7f3b930e90_0, 0, 1;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x7f7f3b930d30_0;
    %store/vec4 v0x7f7f3b930e90_0, 0, 1;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7f7f3b931380;
T_27 ;
    %wait E_0x7f7f3b931620;
    %load/vec4 v0x7f7f3b932c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v0x7f7f3b932e30_0;
    %load/vec4 v0x7f7f3b932fd0_0;
    %and;
    %store/vec4 v0x7f7f3b932d10_0, 0, 1;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v0x7f7f3b932e30_0;
    %load/vec4 v0x7f7f3b932fd0_0;
    %or;
    %store/vec4 v0x7f7f3b932d10_0, 0, 1;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x7f7f3b9330a0_0;
    %store/vec4 v0x7f7f3b932d10_0, 0, 1;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x7f7f3b932bb0_0;
    %store/vec4 v0x7f7f3b932d10_0, 0, 1;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f7f3b933200;
T_28 ;
    %wait E_0x7f7f3b9334a0;
    %load/vec4 v0x7f7f3b934b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x7f7f3b934cb0_0;
    %load/vec4 v0x7f7f3b934e50_0;
    %and;
    %store/vec4 v0x7f7f3b934b90_0, 0, 1;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x7f7f3b934cb0_0;
    %load/vec4 v0x7f7f3b934e50_0;
    %or;
    %store/vec4 v0x7f7f3b934b90_0, 0, 1;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x7f7f3b934f20_0;
    %store/vec4 v0x7f7f3b934b90_0, 0, 1;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x7f7f3b934a30_0;
    %store/vec4 v0x7f7f3b934b90_0, 0, 1;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f7f3b935080;
T_29 ;
    %wait E_0x7f7f3b935320;
    %load/vec4 v0x7f7f3b936790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x7f7f3b936940_0;
    %load/vec4 v0x7f7f3b936ae0_0;
    %and;
    %store/vec4 v0x7f7f3b936820_0, 0, 1;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x7f7f3b936940_0;
    %load/vec4 v0x7f7f3b936ae0_0;
    %or;
    %store/vec4 v0x7f7f3b936820_0, 0, 1;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x7f7f3b936bb0_0;
    %store/vec4 v0x7f7f3b936820_0, 0, 1;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x7f7f3b917d30_0;
    %store/vec4 v0x7f7f3b936820_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f7f3b936d00;
T_30 ;
    %wait E_0x7f7f3b936fa0;
    %load/vec4 v0x7f7f3b938600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x7f7f3b9387b0_0;
    %load/vec4 v0x7f7f3b938950_0;
    %and;
    %store/vec4 v0x7f7f3b938690_0, 0, 1;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x7f7f3b9387b0_0;
    %load/vec4 v0x7f7f3b938950_0;
    %or;
    %store/vec4 v0x7f7f3b938690_0, 0, 1;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x7f7f3b938a20_0;
    %store/vec4 v0x7f7f3b938690_0, 0, 1;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x7f7f3b938530_0;
    %store/vec4 v0x7f7f3b938690_0, 0, 1;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7f7f3b938b80;
T_31 ;
    %wait E_0x7f7f3b938ee0;
    %load/vec4 v0x7f7f3b93a5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x7f7f3b93a960_0;
    %load/vec4 v0x7f7f3b93aa80_0;
    %and;
    %store/vec4 v0x7f7f3b93a710_0, 0, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x7f7f3b93a960_0;
    %load/vec4 v0x7f7f3b93aa80_0;
    %or;
    %store/vec4 v0x7f7f3b93a710_0, 0, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x7f7f3b93ab50_0;
    %store/vec4 v0x7f7f3b93a710_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x7f7f3b93a560_0;
    %store/vec4 v0x7f7f3b93a710_0, 0, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f7f3b938b80;
T_32 ;
    %wait E_0x7f7f3b938e90;
    %load/vec4 v0x7f7f3b93a5f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x7f7f3b93a3c0_0;
    %load/vec4 v0x7f7f3b93a490_0;
    %xor;
    %store/vec4 v0x7f7f3b93a680_0, 0, 1;
    %jmp T_32.4;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a680_0, 0, 1;
    %jmp T_32.4;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a680_0, 0, 1;
    %jmp T_32.4;
T_32.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a680_0, 0, 1;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f7f3b938b80;
T_33 ;
    %wait E_0x7f7f3b938e60;
    %load/vec4 v0x7f7f3b93a5f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x7f7f3b93a490_0;
    %store/vec4 v0x7f7f3b93a330_0, 0, 1;
    %jmp T_33.4;
T_33.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a330_0, 0, 1;
    %jmp T_33.4;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a330_0, 0, 1;
    %jmp T_33.4;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93a330_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7f7f3acd0a20;
T_34 ;
    %wait E_0x7f7f3acd3b70;
    %load/vec4 v0x7f7f3b93b250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 7, 4;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 9, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 10, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 11, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 12, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 13, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 14, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 15, 5;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 16, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 17, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 18, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 19, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 20, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 21, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 22, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 23, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 24, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 25, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 26, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 27, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 28, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 29, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 30, 6;
    %or;
    %load/vec4 v0x7f7f3b93b130_0;
    %parti/s 1, 31, 6;
    %or;
    %nor/r;
    %store/vec4 v0x7f7f3b93b490_0, 0, 1;
    %load/vec4 v0x7f7f3b93b130_0;
    %store/vec4 v0x7f7f3b93b1c0_0, 0, 32;
    %load/vec4 v0x7f7f3b91d8c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f7f3b93ae30_0, 0, 1;
    %load/vec4 v0x7f7f3b93b020_0;
    %store/vec4 v0x7f7f3b93af90_0, 0, 1;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f7f3acd36b0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93de80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f3b93df30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f3b93dfe0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7f3b93db10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f3b93e090_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f7f3b93d660_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f7f3b93d6f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f7f3b93dc80_0, 0, 6;
    %vpi_call 2 74 "$readmemh", "./testcase/src1.txt", v0x7f7f3b93d8a0 {0 0 0};
    %vpi_call 2 75 "$readmemh", "./testcase/src2.txt", v0x7f7f3b93d930 {0 0 0};
    %vpi_call 2 76 "$readmemh", "./testcase/op.txt", v0x7f7f3b93d780 {0 0 0};
    %vpi_call 2 77 "$readmemh", "./testcase/result.txt", v0x7f7f3b93d810 {0 0 0};
    %vpi_call 2 78 "$readmemh", "./testcase/zcv.txt", v0x7f7f3b93d9c0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f3b93de80_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f3b93e090_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x7f7f3acd36b0;
T_36 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7f3b93d520_0;
    %inv;
    %store/vec4 v0x7f7f3b93d520_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f7f3acd36b0;
T_37 ;
    %wait E_0x7f7f3acd3ff0;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x7f7f3b93d660_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_37.2, 4;
    %vpi_call 2 100 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 101 "$display", " Congratulation! All data are correct! " {0 0 0};
    %vpi_call 2 102 "$display", "***************************************************" {0 0 0};
T_37.2 ;
    %vpi_call 2 104 "$stop" {0 0 0};
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7f7f3b93de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 3, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d8a0, 4;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 2, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d8a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d8a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 0, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d8a0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f7f3b93df30_0, 0;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 3, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d930, 4;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 2, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d930, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d930, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 39;
    %muli 4, 0, 39;
    %addi 0, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f7f3b93dfe0_0, 0;
    %load/vec4 v0x7f7f3b93da60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7f7f3b93db10_0, 0;
    %load/vec4 v0x7f7f3b93dc80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f7f3b93dc80_0, 0;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f7f3acd36b0;
T_38 ;
    %wait E_0x7f7f3acb3280;
    %load/vec4 v0x7f7f3b93e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x7f7f3b93dc80_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0x7f7f3b93ddc0_0;
    %load/vec4 v0x7f7f3b93dd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f7f3b93e1c0_0;
    %pad/u 8;
    %load/vec4 v0x7f7f3b93e120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d780, 4;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d780, 4;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f7f3b93e1c0_0;
    %load/vec4 v0x7f7f3b93e120_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.6, 9;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x7f7f3b93e1c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f7f3b93e120_0;
    %parti/s 1, 2, 3;
    %cmp/e;
    %jmp/0xz  T_38.8, 4;
T_38.8 ;
T_38.7 ;
    %jmp T_38.5;
T_38.4 ;
    %vpi_call 2 130 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f3b93d780, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %jmp T_38.17;
T_38.10 ;
    %vpi_call 2 132 "$display", " AND error! " {0 0 0};
    %jmp T_38.17;
T_38.11 ;
    %vpi_call 2 133 "$display", " OR error! " {0 0 0};
    %jmp T_38.17;
T_38.12 ;
    %vpi_call 2 134 "$display", " ADD error! " {0 0 0};
    %jmp T_38.17;
T_38.13 ;
    %vpi_call 2 135 "$display", " SUB error! " {0 0 0};
    %jmp T_38.17;
T_38.14 ;
    %vpi_call 2 136 "$display", " SLT error! " {0 0 0};
    %jmp T_38.17;
T_38.15 ;
    %vpi_call 2 137 "$display", " NOR error! " {0 0 0};
    %jmp T_38.17;
T_38.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7f7f3b93dc80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %vpi_call 2 141 "$display", " No.%2d error!", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 142 "$display", " Currect result: %h     Currect ZCV: %b", v0x7f7f3b93dd10_0, &PV<v0x7f7f3b93e120_0, 0, 3> {0 0 0};
    %vpi_call 2 143 "$display", " Your result: %h     Your ZCV: %b\012", v0x7f7f3b93ddc0_0, v0x7f7f3b93e1c0_0 {0 0 0};
    %vpi_call 2 144 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x7f7f3b93d660_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f7f3b93d660_0, 0;
T_38.5 ;
T_38.2 ;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f7f3acd36b0;
T_39 ;
    %vpi_call 2 151 "$dumpfile", "gtkWave.vcd" {0 0 0};
    %vpi_call 2 152 "$dumpvars" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "alu.v";
    "alu_top.v";
    "full_adder.v";
    "half_adder.v";
    "alu_las.v";
