/* autogenerated with parsecfg: do not edit. */

/* gotta drop hc_dc_cache_unit_dramcache_access_cmd_ladd@hc_dc_cache_unit_dramcache_access_cmd: 0x800f07ff [31:5] */
/* gotta drop hc_dc_cache_unit_dramcache_access_cmd_rwb@hc_dc_cache_unit_dramcache_access_cmd: 0x800f07ff [0:0] */
union hc_dc_cache_unit_statusReg {
 struct { uint32_t

 /* sorting 6 */
#define hc_dc_cache_unit_status_process_scratchpad_SHIFT 16
#define hc_dc_cache_unit_status_process_scratchpad_WIDTH 1
#define hc_dc_cache_unit_status_process_lbus_SHIFT 17
#define hc_dc_cache_unit_status_process_lbus_WIDTH 1
#define hc_dc_cache_unit_status_cmdpool_empty_SHIFT 28
#define hc_dc_cache_unit_status_cmdpool_empty_WIDTH 1
#define hc_dc_cache_unit_status_wcache_empty_SHIFT 29
#define hc_dc_cache_unit_status_wcache_empty_WIDTH 1
#define hc_dc_cache_unit_status_initialization_SHIFT 30
#define hc_dc_cache_unit_status_initialization_WIDTH 1
#define hc_dc_cache_unit_status_busy_SHIFT 31
#define hc_dc_cache_unit_status_busy_WIDTH 1

 hole0:16,
 process_scratchpad:1, /*[16:16] ,RO */
 process_lbus:1, /*[17:17] ,RO */
 hole1:10,
 cmdpool_empty:1, /*[28:28] ,RO */
 wcache_empty:1, /*[29:29] ,RO */
 initialization:1, /*[30:30] ,RO */
 busy:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_ecc_illegalReg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_cache_unit_ecc_illegal_master_SHIFT 0
#define hc_dc_cache_unit_ecc_illegal_master_WIDTH 10
#define hc_dc_cache_unit_ecc_illegal_flag_SHIFT 31
#define hc_dc_cache_unit_ecc_illegal_flag_WIDTH 1

 master:10, /*[9:0] ,RO */
 hole0:21,
 flag:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_tag_regReg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_cache_unit_dramcache_access_data_tag_reg__SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_tag_reg__WIDTH 17
#define hc_dc_cache_unit_dramcache_access_data_tag_reg__ext_SHIFT 31
#define hc_dc_cache_unit_dramcache_access_data_tag_reg__ext_WIDTH 1

 :17, /*[16:0] ,RO */
 hole0:14,
 _ext:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_mruReg {
 struct { uint32_t

 /* sorting 1 */
#define hc_dc_cache_unit_dramcache_access_data_mru_hc_dc_cache_unit_dramcache_access_data_mru_way_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_mru_hc_dc_cache_unit_dramcache_access_data_mru_way_WIDTH 8

 hc_dc_cache_unit_dramcache_access_data_mru_way:8, /*[7:0] ,RO */
 hole0:24;
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_lru_list8_11Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y8_follower_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y8_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y9_follower_SHIFT 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y9_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y10_follower_SHIFT 16
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y10_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y11_follower_SHIFT 24
#define hc_dc_cache_unit_dramcache_access_data_lru_list8_11_y11_follower_WIDTH 8

 y8_follower:8, /*[7:0] ,RO */
 y9_follower:8, /*[15:8] ,RO */
 y10_follower:8, /*[23:16] ,RO */
 y11_follower:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_lru_list4_7Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y4_follower_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y4_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y5_follower_SHIFT 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y5_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y6_follower_SHIFT 16
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y6_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y7_follower_SHIFT 24
#define hc_dc_cache_unit_dramcache_access_data_lru_list4_7_y7_follower_WIDTH 8

 y4_follower:8, /*[7:0] ,RO */
 y5_follower:8, /*[15:8] ,RO */
 y6_follower:8, /*[23:16] ,RO */
 y7_follower:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_lru_list12_15Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y12_follower_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y12_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y13_follower_SHIFT 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y13_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y14_follower_SHIFT 16
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y14_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y15_follower_SHIFT 24
#define hc_dc_cache_unit_dramcache_access_data_lru_list12_15_y15_follower_WIDTH 8

 y12_follower:8, /*[7:0] ,RO */
 y13_follower:8, /*[15:8] ,RO */
 y14_follower:8, /*[23:16] ,RO */
 y15_follower:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_lru_list0_3Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y0_follower_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y0_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y1_follower_SHIFT 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y1_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y2_follower_SHIFT 16
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y2_follower_WIDTH 8
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y3_follower_SHIFT 24
#define hc_dc_cache_unit_dramcache_access_data_lru_list0_3_y3_follower_WIDTH 8

 y0_follower:8, /*[7:0] ,RO */
 y1_follower:8, /*[15:8] ,RO */
 y2_follower:8, /*[23:16] ,RO */
 y3_follower:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_data_ladd_regReg {
 struct { uint32_t

 /* sorting 1 */
#define hc_dc_cache_unit_dramcache_access_data_ladd_reg_hc_dc_cache_unit_dramcache_access_data_ladd_SHIFT 5
#define hc_dc_cache_unit_dramcache_access_data_ladd_reg_hc_dc_cache_unit_dramcache_access_data_ladd_WIDTH 27

 hole0:5,
 hc_dc_cache_unit_dramcache_access_data_ladd:27; /*[31:5] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_cache_unit_dramcache_access_cmdReg {
 struct { uint32_t

 /* sorting 3 */
#define hc_dc_cache_unit_dramcache_access_cmd_set_SHIFT 0
#define hc_dc_cache_unit_dramcache_access_cmd_set_WIDTH 11
#define hc_dc_cache_unit_dramcache_access_cmd_way_SHIFT 16
#define hc_dc_cache_unit_dramcache_access_cmd_way_WIDTH 4
#define hc_dc_cache_unit_dramcache_access_cmd_ladd_setwayB_SHIFT 31
#define hc_dc_cache_unit_dramcache_access_cmd_ladd_setwayB_WIDTH 1

 set:11, /*[10:0] ,RO */
 hole0:5,
 way:4, /*[19:16] ,RO */
 hole1:11,
 ladd_setwayb:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

struct hc_dc_cache_unit {
 union hc_dc_cache_unit_statusReg hc_dc_cache_unit_status; /* +0x00000000  */
 union hc_dc_cache_unit_ecc_illegalReg hc_dc_cache_unit_ecc_illegal; /* +0x00000004  */
 uint32_t hc_dc_cache_unit_ecc_illegal_addr; /* +0x00000008 ,RO */
 uint32_t pad0[0x0004/4];
 union hc_dc_cache_unit_dramcache_access_cmdReg hc_dc_cache_unit_dramcache_access_cmd; /* +0x00000010  */
 union hc_dc_cache_unit_dramcache_access_data_tag_regReg hc_dc_cache_unit_dramcache_access_data_tag_reg; /* +0x00000014  */
 union hc_dc_cache_unit_dramcache_access_data_ladd_regReg hc_dc_cache_unit_dramcache_access_data_ladd_reg; /* +0x00000018  */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_0; /* +0x0000001c ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_1; /* +0x00000020 ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_2; /* +0x00000024 ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_3; /* +0x00000028 ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_4; /* +0x0000002c ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_5; /* +0x00000030 ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_6; /* +0x00000034 ,RO */
 uint32_t hc_dc_cache_unit_dramcache_access_data_data_7; /* +0x00000038 ,RO */
 union hc_dc_cache_unit_dramcache_access_data_mruReg hc_dc_cache_unit_dramcache_access_data_mru; /* +0x0000003c  */
 union hc_dc_cache_unit_dramcache_access_data_lru_list0_3Reg hc_dc_cache_unit_dramcache_access_data_lru_list0_3; /* +0x00000040  */
 union hc_dc_cache_unit_dramcache_access_data_lru_list4_7Reg hc_dc_cache_unit_dramcache_access_data_lru_list4_7; /* +0x00000044  */
 union hc_dc_cache_unit_dramcache_access_data_lru_list8_11Reg hc_dc_cache_unit_dramcache_access_data_lru_list8_11; /* +0x00000048  */
 union hc_dc_cache_unit_dramcache_access_data_lru_list12_15Reg hc_dc_cache_unit_dramcache_access_data_lru_list12_15; /* +0x0000004c  */
};
