#include <linux/kernel.h>
#include <linux/init.h>
#if defined (__KERNEL__)  //|| !defined (__CTP__)
#include <linux/jiffies.h>
#include <linux/export.h>
#include <linux/module.h>
#include <linux/cpuidle.h>
#include <linux/cpu_pm.h>
#include <linux/irqchip/arm-gic.h>
#include <asm/smp_scu.h>
#include <asm/cpuidle.h>
#endif //#if !defined (__CTP__)

#include <asm/proc-fns.h>
#include <asm/suspend.h>
#include <asm/tlbflush.h>
#include <asm/memory.h>
#include <asm/system.h>
#include <asm/idmap.h>
#include <asm/irqflags.h>
#if !defined (__KERNEL__) //|| defined (__CTP__)
//#include "reg_base.H"
#include "mt_dormant.h"
#include "mt_cpuidle.h"
#include "smp.h"
#include "mt_spm.h"
//#include "irq.h"
#include "sync_write.h"
#include "mt_dbg_v71.h"
#include "gic.h"
#else  //#if !defined (__KERNEL__) //|| defined(__CTP__)
#include <mach/mt_reg_base.h>
#include <mach/mt_dormant.h>
#include <mach/mt_cpuidle.h>
#include <mach/mt_spm.h>
#include <mach/mt_spm_idle.h>
#include <mach/smp.h>
#include <mach/mt_irq.h>
#include <mach/sync_write.h>
#include <mach/mt_dbg_v71.h>
#include <mach/mt_boot.h>
#include <linux/of.h>
#include <linux/of_address.h>
//#include <mach/mt_dbg.h>
#endif //#if !defined (__KERNEL__) //|| defined(__CTP__)

#include <mach/mt_boot.h>

/*********************************
 * macro
 **********************************/

#if defined (__KERNEL__)
#if defined (CONFIG_OF)
/* dts map: f0170000 f0190000 f0200000 f0390000 f0001000 f0221000 f0222000 */
static unsigned long ca7_dbgapb_base = 0xf0170000;
static unsigned long ca15l_dbgapb_base = 0xf0190000;
static unsigned long mcucfg_base = 0xf0200000;
static unsigned long cci400_base = 0xf0390000;
static unsigned long infracfg_ao_base = 0xf0001000;
static unsigned long gic_cpu_base = 0xf0222000;
static unsigned long gic_dist_base = 0xf0221000;

#define DBGAPB_NODE "mediatek,DBG_DEBUG"
#define MCUCFG_NODE "mediatek,MCUCFG"
#define CCI400_NODE "mediatek,CCI400"
#define INFRACFG_AO_NODE "mediatek,INFRACFG_AO"
//#define GIC_NODE "mediatek,GIC"
#define GIC_NODE "mtk,mt-gic"

#undef CCI400_BASE
#undef CA7_DBGAPB_BASE
#undef CA15L_DBGAPB_BASE
#undef CA15L_CONFIG_BASE
#undef INFRACFG_AO_BASE
#undef CA7MCUCFG_BASE
#undef GIC_CPU_BASE
#undef GIC_DIST_BASE

#define CCI400_BASE (cci400_base)
#define CA7_DBGAPB_BASE  (ca7_dbgapb_base)
#define CA15L_DBGAPB_BASE (ca15l_dbgapb_base)
#define CA15L_CONFIG_BASE (mcucfg_base + 0x200)
#define INFRACFG_AO_BASE (infracfg_ao_base)
#define CA7MCUCFG_BASE (mcucfg_base + 0x100)
#define GIC_CPU_BASE    (gic_cpu_base)
#define GIC_DIST_BASE   (gic_dist_base)

#else //#if defined (CONFIG_OF)
//#define CA15L_CONFIG_BASE 0xf0200200
#define CA7_DBGAPB_BASE (0xf0170000)
#define CA15L_DBGAPB_BASE (0xf0190000)

#endif //#if defined (CONFIG_OF)

#else //#if defined (__KERNEL__)
//#define CA15L_CONFIG_BASE 0x10200200
#define CA7_DBGAPB_BASE (0x10170000)
#define CA15L_DBGAPB_BASE (0x10190000)
#endif //#if defined (__KERNEL__)

#define CA15L_RST_CTL (CA15L_CONFIG_BASE + 0x44)
#define CA15L_MISCDBG (CA15L_CONFIG_BASE + 0x0C)

#define CCI400_CA7_SNOOP_CTLR   (CCI400_BASE + 0x5000) //0x10395000
#define CCI400_CA15L_SNOOP_CTLR (CCI400_BASE + 0x4000) //0x10394000
#define CCI400_STATUS		(CCI400_BASE + 0x000C) //0x10390004
#define CCI400_CONTROL		(CCI400_BASE + 0x0000) //0x10390000

#define BOOTROM_PWR_CTRL        (INFRACFG_AO_BASE + 0x804) //0x10001804
#define BOOTROM_BOOT_ADDR       (INFRACFG_AO_BASE + 0x800) //0x10001800

#define CA7_BUS_CONFIG          (CA7MCUCFG_BASE + 0x1C) //0x1020011c
#define CA7_CACHE_CONFIG	(CA7MCUCFG_BASE + 0x0) //0x10200100
#define L2RSTDISABLE 		(1 << 4)
#define CA15L_L2RSTDISABLE_F	(1<<14)

#define CA7_MCU_CONFIG          (CA7MCUCFG_BASE + 0x54) //0x10200154
#define PD_SW_CG_EN 		(1 << 4)
	

#define reg_read(addr)          __raw_readl(IOMEM(addr))        //(*(volatile unsigned long *)(addr))
#define reg_write(addr, val)    mt65xx_reg_sync_writel(val, addr)
#define _and(a, b) 	((a) & (b))
#define _or(a, b) 	((a) | (b))
#define _aor(a, b, c) 	_or(_and(a, b), (c))

#define smp() 	do {					\
		register int t;				\
		__asm__ __volatile__ (			\
			"isb \n\t"			\
			"dsb \n\t"			\
			"MRC p15,0,%0,c1,c0,1 \n\t"	\
			"isb \n\t"			\
			"dsb \n\t"			\
			"ORR %0,%0,#0x00000040 \n\t"	\
			"MCR p15,0,%0,c1,c0,1 \n\t"	\
			"isb \n\t"			\
			"dsb \n\t"			\
			: "=r"(t)			\
			);				\
	} while(0)

#define amp() do {					\
		register int t;				\
		__asm__ __volatile__ (			\
			"clrex \n\t"			\
			"isb \n\t"			\
			"dsb \n\t"			\
			"MRC p15,0,%0,c1,c0,1 \n\t"	\
			"isb \n\t"			\
			"dsb \n\t"			\
			"BIC %0,%0,#0x00000040 \n\t"	\
			"MCR p15,0,%0,c1,c0,1 \n\t"	\
			"isb \n\t"			\
			"dsb \n\t"			\
			: "=r"(t)			\
			);				\
	} while(0)


#define read_cntpct()					\
	({						\
		unsigned long long cntpct;		\
		__asm__ __volatile__(			\
			"MRRC p15, 0, %Q0, %R0, c14\n"	\
			:"=r"(cntpct)			\
			:				\
			:"memory");			\
		cntpct;					\
	})


#define read_cntpctl()					\
	({						\
		unsigned int cntpctl;			\
		__asm__ __volatile__(			\
			"MRC p15, 0, %0, c14, c2, 1\n"  \
			:"=r"(cntpctl)			\
			:				\
			:"memory");			\
		cntpctl;				\
	})

#define write_cntpctl(cntpctl)				\
	do {						\
		__asm__ __volatile__(			\
			"MCR p15, 0, %0, c14, c2, 1\n"  \
			:				\
			:"r"(cntpctl));			\
	} while (0)


#define EP (1!=0)
#if (EP)
#define EP_IGNORE(exp) do{} while(0)
#define EP_ONLY(exp) ({exp;})
#else //#if (EP)
#define EP_IGNORE(exp) ({exp;})
#define EP_ONLY(exp) do{} while(0)
#endif //#if (EP)

/*********************************
 * macro for log
 **********************************/
#define CPU_DORMANT_LOG_WITH_NONE                           0
#define CPU_DORMANT_LOG_WITH_DEBUG                          1

#define CPU_DORMANT_LOG_PRINT CPU_DORMANT_LOG_WITH_NONE

#if (CPU_DORMANT_LOG_PRINT == CPU_DORMANT_LOG_WITH_NONE)
#define CPU_DORMANT_INFO(fmt, args...)          do { } while(0)
#elif (CPU_DORMANT_LOG_PRINT == CPU_DORMANT_LOG_WITH_DEBUG)
#define CPU_DORMANT_INFO(fmt, args...)		do { pr_debug("[Power/cpu_dormant] "fmt, ##args); } while(0)
#endif

#define MT_DORMANT_DEBUG 1

#if defined (MT_DORMANT_DEBUG)
#define SENTINEL_CHECK(data, p) BUG_ON((unsigned long)(p) > ((unsigned long)(&data) + sizeof(data)))
#else //#if defined (MT_DORMANT_DEBGU)
#define SENTINEL_CHECK(a, b) do{} while(0)
#endif //#if defined (MT_DORMANT_DEBGU)


/* debug facility */
#define DEBUG_DORMANT_BYPASS (1==0)

//#define TSLOG_ENABLE
//#define TSLOG_ENABLE_2  //DEBUG ONLY, DO NOT enable this on MP load!!
#if defined (TSLOG_ENABLE)
#define TSLOG(a, b) do { (a) = (b); } while(0)
#else 
#define TSLOG(a, b) do {} while(0)
#endif

/*********************************
 * struct
 **********************************/
typedef struct cpu_context {
	unsigned int banked_regs[32];
	unsigned int pmu_data[20];
	unsigned int vfp_data[32*2+8]; 
	unsigned int timer_data[8]; /* Global timers if the NS world has access to them */
	volatile u64 timestamp[5];
        unsigned int count, rst, abt, brk;
} core_context;

#define MAX_CORES (4)   //core num per cluster

typedef struct cluster_context {
	core_context core[MAX_CORES] ____cacheline_aligned;
	unsigned int dbg_data[40]; 
	int l2rstdisable;
	int l2rstdisable_rfcnt;
} cluster_context;


#define MAX_CLUSTER (2)
/*
 * Top level structure to hold the complete context of a multi cluster system
 */
typedef struct system_context {
	cluster_context cluster[2];
        struct _data_poc {
                void (*cpu_resume_phys)(void); // this is referenced by cpu_resume_wrapper
                unsigned long ca17_l2ctlr;
                CHIP_SW_VER chip_ver;
                unsigned long *cpu_dormant_aee_rr_rec;
        } poc  ____cacheline_aligned; 
} system_context;

phys_addr_t sleep_aee_rec_cpu_dormant;
phys_addr_t sleep_aee_rec_cpu_dormant_va;



/*********************************
 * extern
 **********************************/
void __disable_dcache__inner_flush_dcache_L1__inner_clean_dcache_L2(void);
void __disable_dcache__inner_flush_dcache_L1__inner_flush_dcache_L2(void);
void __disable_dcache__inner_flush_dcache_L1(void);

extern unsigned long *aee_rr_rec_cpu_dormant(void);

extern unsigned int *mt_save_banked_registers(unsigned int *container);
extern void mt_restore_banked_registers(unsigned int *container);

extern void cpu_wake_up(void);
extern void mt_smp_set_boot_addr(u32 addr, int cpu);
extern void __disable_dcache(void);
extern void __enable_dcache(void);
extern void __disable_icache(void);
extern void __enable_icache(void);
extern void v7_flush_kern_dcache_louis(void);
extern void v7_flush_kern_dcache_all(void);
extern void cpu_resume(void);
extern void trace_start_dormant(void);

#if 0
__weak bool spm_is_cpu_irq_occur(int spm_core_id)
{
	return 0;
}
#else

//check COREn IRQ	
//check COREn FIQ	
#define SPM_CORE_ID() core_idx()
#define SPM_IS_CPU_IRQ_OCCUR(core_id)                                   \
        ({                                                              \
                (!!(spm_read(SPM_SLEEP_WAKEUP_MISC) & ((0x101<<(core_id))))); \
        })
#endif


#if 0
#define PCLOG(cid) \
        do {                                                            \
                if ( dormant_data[0].poc.cpu_dormant_aee_rr_rec != 0) { \
                        unsigned long *pc;                              \
                __asm__ __volatile__ (                                  \
                                "adr %0, 1f \n\t"                       \
                                "1: \n\t"                               \
                                :"=r"(pc)                               \
                                ::);                                    \
                        (dormant_data[0].poc.cpu_dormant_aee_rr_rec)[cid] = pc; \
                }                                                       \
        } while(0)

#else
#define PCLOG(cid) do { } while(0)
__weak unsigned long *aee_rr_rec_cpu_dormant(void) 
{ 
        return (unsigned long *)0; 
}

#endif


/*********************************
 * glabal variable
 **********************************/
/*
 * Top level structure which encapsulates the context of the entire
 * Kingfisher system
 */

system_context dormant_data[1];
volatile int debug_dormant_bypass=0;
static int mt_dormant_initialized = 0;


/*********************************
 * function
 **********************************/
//inline unsigned read_mpidr(void)
#define read_isr()							\
	({								\
		register unsigned int ret;				\
		__asm__ __volatile__ ("mrc   p15, 0, %0, c12, c1, 0 \n\t" \
				      :"=r"(ret));			\
		ret;							\
	})

#define read_mpidr()							\
	({								\
		register unsigned int ret;				\
		__asm__ __volatile__ ("mrc   p15, 0, %0, c0, c0, 5 \n\t" \
				      :"=r"(ret));			\
		ret;							\
	})

//inline unsigned read_midr(void)
#define read_midr()							\
	({								\
		register unsigned int ret;				\
		__asm__ __volatile__ ("mrc   p15, 0, %0, c0, c0, 0 \n\t" \
				      :"=r"(ret));			\
		ret;							\
	})


#define read_scuctlr()							\
	({								\
		register unsigned int ret;				\
		__asm__ __volatile__ ("mrc   p15, 1, %0, c9, c0, 4 \n\t" \
				      :"=r"(ret));			\
		ret;							\
	})


#define CA12_TYPEID 0x410FC0D0
#define CA17_TYPEID 0x410FC0E0
#define CA7_TYPEID 0x410FC070
#define CPU_TYPEID_MASK 0xfffffff0

//inline int is_cpu_type(int type) 
#define is_cpu_type(type)						\
	({								\
		((read_midr() & CPU_TYPEID_MASK) == type) ? 1 : 0;	\
	})
	
//inline int boot_cpu(void)
#define boot_cpu()					\
	({						\
		((read_mpidr() & 0xf0f) == 0) ? 1 : 0;	\
	})

//inline int cpu_id(void)
#define cpu_id()				\
	({					\
		(read_mpidr() & 0x03);		\
	})

//inline int cluster_id(void)
#define cluster_id()				\
	({					\
		((read_mpidr() >> 8) & 0x0f);	\
	})

#define core_idx()                                                      \
	({                                                              \
                int mpidr = read_mpidr();                               \
		((( mpidr & (0x0f << 8)) >> 6) | (mpidr & 0x03));	\
	})

inline int read_id(int *cpu_id, int *cluster_id)
{
	int mpidr = read_mpidr();
	
	*cpu_id = mpidr & 0x0f;
	*cluster_id = (mpidr >> 8) & 0x0f;

	return mpidr;
}

#define system_cluster(system, clusterid)	(&((system_context *)system)->cluster[clusterid])
#define cluster_core(cluster, cpuid)	(&((cluster_context *)cluster)->core[cpuid])

void *_get_data(int core_or_cluster)
{
	int cpuid, clusterid;
	cluster_context *cluster;
	core_context *core;
					  
	read_id(&cpuid, &clusterid);
	
	cluster = system_cluster(dormant_data, clusterid);
	if (core_or_cluster == 1) 
		return (void *)cluster;

	core = cluster_core(cluster, cpuid);
	return (void *)core;
}

#define GET_CORE_DATA() ((core_context *)_get_data(0))
#define GET_CLUSTER_DATA() ((cluster_context *)_get_data(1))
#define GET_SYSTEM_DATA() ((system_context *)dormant_data)

/********************/
/* .global save_vfp */
/********************/
unsigned *save_vfp(unsigned int *container)
{

	__asm__ __volatile__ (
		".fpu neon \n\t"
		"@ FPU state save/restore.	   \n\t"
		"@    Save configuration registers and enable. \n\t"
                
                "@ CPACR allows CP10 and CP11 access \n\t"
                "mrc    p15,0,r4,c1,c0,2    \n\t"
                "ORR    r2,r4,#0xF00000 \n\t"
                "mcr    p15,0,r2,c1,c0,2 \n\t"
                "isb    \n\t"
                "mrc    p15,0,r2,c1,c0,2 \n\t"
                "and    r2,r2,#0xF00000 \n\t"
                "cmp    r2,#0xF00000 \n\t"
                "beq    0f \n\t"
                "movs   r2, #0 \n\t"
                "b      2f \n\t"

                "0: \n\t"
                "@ Enable FPU access to save/restore the other registers. \n\t"
		"FMRX   r1,FPEXC          @ vmrs   r1,FPEXC \n\t"
		"ldr    r2,=0x40000000  \n\t"
		"orr    r2, r1         \n\t"
		"FMXR   FPEXC,r2           @ vmsr   FPEXC,r2 \n\t"

		"@ Store the VFP-D16 registers. \n\t"
		"vstm   %0!, {D0-D15} \n\t"

		"@ Check for Advanced SIMD/VFP-D32 support \n\t"
		"FMRX   r2,MVFR0           @ vmrs   r2,MVFR0 \n\t"
		"and    r2,r2,#0xF         @ extract the A_SIMD bitfield \n\t"
		"cmp    r2, #0x2 \n\t"

		"@ Store the Advanced SIMD/VFP-D32 additional registers. \n\t"
		"vstmiaeq   %0!, {D16-D31} \n\t"
                "addne  %0, %0, #128 \n\t"

		"FMRX   r2,FPSCR           @ vmrs   r2,FPSCR \n\t"

                "tst	r1, #0x80000000    @#FPEXC_EX  \n\t"
                "beq	3f \n\t"
                "FMRX	r3, FPINST	   @ FPINST (only if FPEXC.EX is set) \n\t"
                
                "tst	r1, #0x10000000    @FPEXC_FP2V, is there an FPINST2 to read? \n\t"
                "beq	3f \n\t"
                "FMRX	ip, FPINST2		@ FPINST2 if needed (and present) \n\t"
                
                "3: \n\t"
                "@ IMPLEMENTATION DEFINED: save any subarchitecture defined state \n\t"
		"@ NOTE: Dont change the order of the FPEXC and CPACR restores \n\t"
                "stm	%0!, {r1, r2, r3, ip} \n\t"

		"@ Restore the original En bit of FPU. \n\t"
		"FMXR   FPEXC, r1          @ vmsr   FPEXC,r1           \n\t"
        
                "@ Restore the original CPACR value. \n\t"
                "2:     \n\t"
                "mcr    p15,0,r4,c1,c0,2   \n\t"

		:"+r"(container)
                :
                :"r1", "r2", "r3", "r4", "ip");

		
        
	return container;
}


/***********************/
/* .global restore_vfp */
/***********************/
void restore_vfp(int *container)
{
	__asm__ __volatile__ (
		".fpu neon \n\t"
		"@ FPU state save/restore. Obviously FPSID,MVFR0 and MVFR1 dont get \n\t"
		"@ serialized (RO). \n\t"
		"@ Modify CPACR to allow CP10 and CP11 access \n\t"
                "mrc    p15,0,r4,c1,c0,2 \n\t"
                "ORR    r2,r4,#0x00F00000  \n\t"
		"mcr    p15,0,r2,c1,c0,2 \n\t"
                "isb    \n\t"

		"@ Enable FPU access to save/restore the rest of registers. \n\t"
		"FMRX   r1,FPEXC          @ vmrs   r1,FPEXC \n\t"

		"ldr    r2,=0x40000000 \n\t"
                "orr    r2, r1 \n\t"
		"FMXR   FPEXC, r2        @ vmsr   FPEXC, r2 \n\t"

		"@ Restore the VFP-D16 registers. \n\t"
		"vldm   %0!, {D0-D15} \n\t"

		"@ Check for Advanced SIMD/VFP-D32 support \n\t"
		"FMRX   r2, MVFR0        @ vmrs   r2, MVFR0 \n\t"
		"and    r2,r2,#0xF       @ extract the A_SIMD bitfield \n\t"
		"cmp    r2, #0x2 \n\t"
        
		"@ Store the Advanced SIMD/VFP-D32 additional registers. \n\t"
		"vldmiaeq    %0!, {D16-D31} \n\t"
                "addne  %0, %0, #128 \n\t"

                "ldm	%0, {r1, r2, r3, ip} \n\t"

                "tst	r1, #0x80000000   @#FPEXC_EX  \n\t"
                "beq	3f \n\t"
                "FMXR	FPINST, r3	   @ FPINST (only if FPEXC.EX is set) \n\t"
                
                "tst	r1, #0x10000000  @ FPEXC_FP2V, is there an FPINST2 to read? \n\t"
                "beq	3f \n\t"
                "FMXR	FPINST2, ip		@ FPINST2 if needed (and present) \n\t"
                
                "3: \n\t"
                
                "@ Restore configuration registers and enable. \n\t"
                "@ Restore FPSCR _before_ FPEXC since FPEXC could disable FPU \n\t"
                "@ and make setting FPSCR unpredictable. \n\t"
		"FMXR    FPSCR,r2       @ vmsr    FPSCR,r2 \n\t"

		"FMXR    FPEXC,r1        @ vmsr    FPEXC,r1                 \n\t"

                "mcr     p15,0,r4,c1,c0,2 \n\t"

		:
		:"r"(container)
                :"r1", "r2", "r3", "r4", "ip" );
	return;
}

/*************************************/
/* .global save_performance_monitors */
/*************************************/
unsigned *save_pmu_context(unsigned *container)
{
	__asm__ __volatile__ (
		"mrc    p15,0,r8,c9,c12,0    @ PMon: Control Register \n\t"
		"bic    r1,r8,#1 \n\t"
		"mcr    p15,0,r1,c9,c12,0    @ disable counter updates from here \n\t"
		"isb                         @ 0b0 => PMCR<0> \n\t"
		"mrc    p15,0,r9,c9,c12,5    @ PMon: Event Counter Selection Register \n\t"
		"mrc    p15,0,r10,c9,c12,1   @ PMon: Count Enable Set Reg \n\t"
		"stm    %0!, {r8-r10} \n\t"
		"mrc    p15,0,r8,c9,c12,2    @ PMon: Count Enable Clear Register \n\t"
		"mrc    p15,0,r9,c9,c13,0    @ PMon: Cycle Counter Register \n\t"
		"mrc    p15,0,r10,c9,c12,3   @ PMon: Overflow flag Status Register \n\t"
		"stm    %0!, {r8-r10} \n\t"
		"mrc    p15,0,r8,c9,c14,1    @ PMon: Interrupt Enable Set Registern \n\t"
		"mrc    p15,0,r9,c9,c14,2    @ PMon: Interrupt Enable Clear Register \n\t"
		"stm    %0!, {r8-r9} \n\t"
		"mrc    p15,0,r8,c9,c12,0    @ Read PMon Control Register \n\t"
		"ubfx   r9,r8,#11,#5         @ extract # of event counters, N \n\t"
		"tst    r9, r9 \n\t"
		"beq    1f \n\t"
        
		"mov    r8,#0 \n\t"
		"0:         \n\t"
		"mcr    p15,0,r8,c9,c12,5    @ PMon: select CounterN \n\t"
		"isb \n\t"
		"mrc    p15,0,r3,c9,c13,1    @ PMon: save Event Type Register \n\t"
		"mrc    p15,0,r4,c9,c13,2    @ PMon: save Event Counter Register \n\t"
		"stm    %0!, {r3,r4} \n\t"
		"add    r8,r8,#1             @ increment index \n\t"
		"cmp    r8,r9 \n\t"
		"bne    0b \n\t"
		"1: \n\t"
		: "+r"(container)
		:
		:"r1", "r3", "r4", "r8", "9", "r10");

	return container;
}

/****************************************/
/* .global restore_performance_monitors */
/****************************************/
void restore_pmu_context(int *container)
{
	__asm__ __volatile__ (
		"@ NOTE: all counters disabled by PMCR<0> == 0 on reset \n\t"
        
		"ldr    r8,[%0]                  @ r8 = PMCR \n\t"
		"add    r1,%0,#20                @ r1 now points to saved PMOVSR \n\t"
		"ldr    r9,[r1]                  @ r9 = PMOVSR \n\t"
        
		"mvn    r2,#0                    @ generate Register of all 1s \n\t"
		"mcr    p15,0,r2,c9,c14,2        @ disable all counter related interrupts \n\t"
		"mcr    p15,0,r2,c9,c12,3        @ clear all overflow flags \n\t"
		"isb \n\t"
        
		"ubfx   r12,r8,#11,#5            @ extract # of event counters, N (0-31) \n\t"
		"tst    r12, r12 \n\t"
		"beq    20f \n\t"
        
		"add    r1,%0,#32                @ r1 now points to the 1st saved event counter \n\t"

		"@@ Restore counters \n\t"
		"mov    r6,#0 \n\t"
		"10:     \n\t"
		"mcr    p15,0,r6,c9,c12,5        @ PMon: select CounterN \n\t"
		"isb \n\t"
		"ldm    r1!, {r3,r4}             @ Read saved data \n\t"
		"mcr    p15,0,r3,c9,c13,1        @ PMon: restore Event Type Register \n\t"
		"mcr    p15,0,r4,c9,c13,2        @ PMon: restore Event Counter Register \n\t"
		"add    r6,r6,#1                 @ increment index \n\t"
		"cmp    r6,r12 \n\t"
		"bne    10b \n\t"
        
		"20:     \n\t"
		"tst    r9, #0x80000000          @ check for cycle count overflow flag \n\t"
		"beq    40f \n\t"
		"mcr    p15,0,r2,c9,c13,0        @ set Cycle Counter to all 1s \n\t"
		"isb \n\t"
		"mov    r3, #1 \n\t"
		"mcr    p15,0,r3,c9,c12,0        @ set the PMCR global enable bit \n\t"
		"mov    r3, #0x80000000 \n\t"
		"mcr    p15,0,r3,c9,c12,1        @ enable the Cycle Counter \n\t"
		"isb \n\t"
        
		"30:     \n\t"
		"mrc    p15,0,r4,c9,c12,3        @ check cycle count overflow now set \n\t"
		"movs   r4,r4                    @ test bit<31> \n\t"
		"bpl    30b \n\t"
		"mcr    p15,0,r3,c9,c12,2        @ disable the Cycle Counter \n\t"
        
		"40:     \n\t"
		"mov    r1, #0 \n\t"
		"mcr    p15,0,r1,c9,c12,0        @ clear the PMCR global enable bit \n\t"
		"isb \n\t"
        
		"@@ Restore left regs but PMCR \n\t"
		"add    r1,%0,#4                 @ r1 now points to the PMSELR \n\t"
		"ldm    r1!,{r3,r4} \n\t"
		"mcr    p15,0,r3,c9,c12,5        @ PMon: Event Counter Selection Reg \n\t"
		"mcr    p15,0,r4,c9,c12,1        @ PMon: Count Enable Set Reg \n\t"
		"ldm    r1!, {r3,r4} \n\t"
		"mcr    p15,0,r4,c9,c13,0        @ PMon: Cycle Counter Register \n\t"
		"ldm    r1!,{r3,r4} \n\t"
		"mcr    p15,0,r3,c9,c14,2        @ PMon: Interrupt Enable Clear Reg \n\t"
		"mcr    p15,0,r4,c9,c14,1        @ PMon: Interrupt Enable Set Reg \n\t"
		"ldr    r3,[r1] \n\t"
		"isb \n\t"
		"ldr    %0,[%0] \n\t"
		"mcr    p15,0,%0,c9,c12,0        @ restore the PM Control Register \n\t"
		"isb \n\t"
		:
		: "r"(container)
		: "r1", "r2", "r3", "r4", "r5", "r6", "r8", "r9", "r10", "r12", "lr");
	return;
}

#if 1
/***********************************************************************************/
/* @ If r1 is 0, we assume that the OS is not using the Virtualization extensions, */
/* @ and that the warm boot code will set up CNTHCTL correctly. If r1 is non-zero  */
/* @ then CNTHCTL is saved and restored						   */
/* @ CNTP_CVAL will be preserved as it is in the always-on domain.		   */
/***********************************************************************************/

unsigned *mt_save_generic_timer(unsigned int *container, int sw)
{
	__asm__ __volatile__ (
		" cmp    %1, #0  		  @ non-secure? \n\t"
		" mrcne  p15, 4, %1, c14, c1, 0        @ read CNTHCTL \n\t"
		" strne  %1, [%0], #4 \n\t"
		" mrc    p15,0,r2,c14,c2,1        @ read CNTP_CTL \n\t"
		" mrc    p15,0,r3,c14,c2,0        @ read CNTP_TVAL \n\t"
		" mrc    p15,0,r12,c14,c1,0       @ read CNTKCTL \n\t"
		" stm    %0!, {r2, r3, r12}  \n\t"
		: "+r"(container)
		: "r"(sw)
		:"r2", "r3", "r12");

	return container;
}

void mt_restore_generic_timer(int *container, int sw)
{
	__asm__ __volatile__ (
		" cmp    %1, #0 \n\t"
		" ldrne  %1, [r0], #4 \n\t"
		" mcrne  p15, 4, %1, c14, c1, 0        @ write CNTHCTL \n\t"
		" ldm    %0!, {r2, r3, r12} \n\t"
		" mcr    p15,0,r3,c14,c2,0        @ write CNTP_TVAL \n\t"
		" mcr    p15,0,r12,c14,c1,0       @ write CNTKCTL \n\t"
		" mcr    p15,0,r2,c14,c2,1        @ write CNTP_CTL \n\t"
		:
		:"r"(container), "r"(sw)
		:"r2", "r3", "r12");
	
	return;
}
#endif

void stop_generic_timer(void)
{
	/*
	 * Disable the timer and mask the irq to prevent
	 * suprious interrupts on this cpu interface. It
	 * will bite us when we come back if we don't. It
	 * will be replayed on the inbound cluster.
	 */
	write_cntpctl(read_cntpctl() & ~1);

	return;
}

void start_generic_timer(void)
{
	write_cntpctl(read_cntpctl() | 1);
	return;
}

//#define USE_NEW_GIC_DRV 
#if defined (USE_NEW_GIC_DRV)

/** 
 * gic save/restore from irq-gic.c.
 * if CONFIG_CPU_PM && CONFIG_ARM_GIC is enabled, 
 * this section should be discard and replace with irq-gic.c
 **/
#if !defined(CONFIG_CPU_PM) || !defined(CONFIG_ARM_GIC)

union gic_base {
	void __iomem *common_base;
	void __percpu __iomem **percpu_base;
};

struct gic_chip_data {
	union gic_base dist_base;
	union gic_base cpu_base;
	u32 saved_spi_enable[DIV_ROUND_UP(1020, 32)];
	u32 saved_spi_conf[DIV_ROUND_UP(1020, 16)];
	u32 saved_spi_target[DIV_ROUND_UP(1020, 4)];
	u32 __percpu *saved_ppi_enable;
	u32 __percpu *saved_ppi_conf;
	unsigned int gic_irqs;
};

#define gic_data_dist_base(d)	((d)->dist_base.common_base)
#define gic_data_cpu_base(d)	((d)->cpu_base.common_base)

#ifndef MAX_GIC_NR
#define MAX_GIC_NR	1
#endif

static struct gic_chip_data gic_data[MAX_GIC_NR] __read_mostly;


/*
 * Saves the GIC distributor registers during suspend or idle.  Must be called
 * with interrupts disabled but before powering down the GIC.  After calling
 * this function, no interrupts will be delivered by the GIC, and another
 * platform-specific wakeup source must be enabled.
 */
static void gic_dist_save(void)
{
	unsigned int gic_irqs;
	void __iomem *dist_base;
	int i;

	gic_irqs = gic_data[0].gic_irqs;
	dist_base = gic_data_dist_base(&gic_data[0]);

	if (!dist_base)
		return;

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++)
		gic_data[0].saved_spi_conf[i] =
			readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
		gic_data[0].saved_spi_target[i] =
			readl_relaxed(dist_base + GIC_DIST_TARGET + i * 4);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++)
		gic_data[0].saved_spi_enable[i] =
			readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4);
}

/*
 * Restores the GIC distributor registers during resume or when coming out of
 * idle.  Must be called before enabling interrupts.  If a level interrupt
 * that occured while the GIC was suspended is still present, it will be
 * handled normally, but any edge interrupts that occured will not be seen by
 * the GIC and need to be handled by the platform-specific wakeup source.
 */
static void gic_dist_restore(void)
{
	unsigned int gic_irqs;
	unsigned int i;
	void __iomem *dist_base;

	gic_irqs = gic_data[0].gic_irqs;
	dist_base = gic_data_dist_base(&gic_data[0]);

	if (!dist_base)
		return;

	writel_relaxed(0, dist_base + GIC_DIST_CTRL);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++)
		writel_relaxed(gic_data[0].saved_spi_conf[i],
			       dist_base + GIC_DIST_CONFIG + i * 4);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
		writel_relaxed(0xa0a0a0a0,
			       dist_base + GIC_DIST_PRI + i * 4);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
		writel_relaxed(gic_data[0].saved_spi_target[i],
			       dist_base + GIC_DIST_TARGET + i * 4);

	for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++)
		writel_relaxed(gic_data[0].saved_spi_enable[i],
			       dist_base + GIC_DIST_ENABLE_SET + i * 4);

	writel_relaxed(1, dist_base + GIC_DIST_CTRL);
}

static void gic_cpu_save(void)
{
	int i;
	u32 *ptr;
	void __iomem *dist_base;
	void __iomem *cpu_base;


	dist_base = gic_data_dist_base(&gic_data[0]);
	cpu_base = gic_data_cpu_base(&gic_data[0]);

	if (!dist_base || !cpu_base)
		return;

	ptr = __this_cpu_ptr(gic_data[0].saved_ppi_enable);
	for (i = 0; i < DIV_ROUND_UP(32, 32); i++)
		ptr[i] = readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4);

	ptr = __this_cpu_ptr(gic_data[0].saved_ppi_conf);
	for (i = 0; i < DIV_ROUND_UP(32, 16); i++)
		ptr[i] = readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4);

}

static void gic_cpu_restore(void)
{
	int i;
	u32 *ptr;
	void __iomem *dist_base;
	void __iomem *cpu_base;

	dist_base = gic_data_dist_base(&gic_data[0]);
	cpu_base = gic_data_cpu_base(&gic_data[0]);

	if (!dist_base || !cpu_base)
		return;

	ptr = __this_cpu_ptr(gic_data[0].saved_ppi_enable);
	for (i = 0; i < DIV_ROUND_UP(32, 32); i++)
		writel_relaxed(ptr[i], dist_base + GIC_DIST_ENABLE_SET + i * 4);

	ptr = __this_cpu_ptr(gic_data[0].saved_ppi_conf);
	for (i = 0; i < DIV_ROUND_UP(32, 16); i++)
		writel_relaxed(ptr[i], dist_base + GIC_DIST_CONFIG + i * 4);

	for (i = 0; i < DIV_ROUND_UP(32, 4); i++)
		writel_relaxed(0xa0a0a0a0, dist_base + GIC_DIST_PRI + i * 4);

	writel_relaxed(0xf0, cpu_base + GIC_CPU_PRIMASK);
	writel_relaxed(1, cpu_base + GIC_CPU_CTRL);
}


static void __init gic_pm_init(struct gic_chip_data *gic)
{
	gic->saved_ppi_enable = __alloc_percpu(DIV_ROUND_UP(32, 32) * 4,
					       sizeof(u32));
	BUG_ON(!gic->saved_ppi_enable);

	gic->saved_ppi_conf = __alloc_percpu(DIV_ROUND_UP(32, 16) * 4,
					     sizeof(u32));
	BUG_ON(!gic->saved_ppi_conf);
}


static void __init mt_gic_init_bases(void)
{
	struct gic_chip_data *gic;
	unsigned int gic_irqs;

	gic = &gic_data[0];

	///fixme, needs to validate the base address 
	gic->dist_base.common_base = (void *)GIC_DIST_BASE; 
	gic->cpu_base.common_base = (void *)GIC_CPU_BASE;

	/*
	 * Find out how many interrupts are supported.
	 * The GIC only supports up to 1020 interrupt sources.
	 */
	gic_irqs = readl_relaxed(gic_data_dist_base(gic) + GIC_DIST_CTR) & 0x1f;
	gic_irqs = (gic_irqs + 1) * 32;
	if (gic_irqs > 1020)
		gic_irqs = 1020;
	gic->gic_irqs = gic_irqs;

	gic_pm_init(gic);
}

#endif //#if !defined(CONFIG_CPU_PM) || !defined(CONFIG_ARM_GIC)
#else //#if defined (USE_NEW_GIC_DRV)

struct set_and_clear_regs
{
	volatile unsigned int set[32], clear[32];
};

typedef struct
{
	volatile unsigned int control;                      /* 0x000 */
	const unsigned int controller_type;
	const unsigned int implementer;
	const char padding1[116];
	volatile unsigned int security[32];                 /* 0x080 */
	struct set_and_clear_regs enable;                   /* 0x100 */
	struct set_and_clear_regs pending;                  /* 0x200 */
	struct set_and_clear_regs active;                   /* 0x300 */
	volatile unsigned int priority[256];                /* 0x400 */
	volatile unsigned int target[256];                  /* 0x800 */
	volatile unsigned int configuration[64];            /* 0xC00 */
	const char padding3[512];                           /* 0xD00 */
	volatile unsigned int software_interrupt;           /* 0xF00 */
	volatile unsigned int sgi_clr_pending[4];           /* 0xF10 */
	volatile unsigned int sgi_set_pending[4];           /* 0xF20 */
	const char padding4[176];
	unsigned const int peripheral_id[4];                /* 0xFE0 */
	unsigned const int primecell_id[4];                 /* 0xFF0 */
} interrupt_distributor;



typedef struct
{
	volatile unsigned int control;                      /* 0x00 */
	volatile unsigned int priority_mask;                /* 0x04 */
	volatile unsigned int binary_point;                 /* 0x08 */
	volatile unsigned const int interrupt_ack;          /* 0x0c */
	volatile unsigned int end_of_interrupt;             /* 0x10 */
	volatile unsigned const int running_priority;       /* 0x14 */
	volatile unsigned const int highest_pending;        /* 0x18 */
	volatile unsigned int aliased_binary_point;         /* 0x1c */
	volatile unsigned const int aliased_interrupt_ack;  /* 0x20 */
	volatile unsigned int alias_end_of_interrupt;       /* 0x24 */
	volatile unsigned const int alias_highest_pending;  /* 0x28 */
} cpu_interface;

extern unsigned *copy_words(volatile unsigned *destination, volatile unsigned *source, unsigned num_words);


typedef struct ns_gic_cpu_context {
	unsigned int gic_cpu_if_regs[32];   /* GIC context local to the CPU */
	unsigned int gic_dist_if_pvt_regs[32];  /* GIC SGI/PPI context local to the CPU */
	unsigned int gic_dist_if_regs[512]; /* GIC distributor context to be saved by the last cpu. */
} gic_cpu_context;

gic_cpu_context gic_data[1];
#define gic_data_base() ((gic_cpu_context *)&gic_data[0])




/*
 * Saves the GIC CPU interface context
 * Requires 3 words of memory
 */
static void save_gic_interface(u32 *pointer, unsigned long gic_interface_address)
{
	cpu_interface *ci = (cpu_interface *)gic_interface_address;

	pointer[0] = ci->control;
	pointer[1] = ci->priority_mask;
	pointer[2] = ci->binary_point;
	pointer[3] = ci->aliased_binary_point;

	/* TODO: add nonsecure stuff */

}

/*
 * Saves this CPU's banked parts of the distributor
 * Returns non-zero if an SGI/PPI interrupt is pending (after saving all required context)
 * Requires 19 words of memory
 */
static void save_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)
{
	interrupt_distributor *id = (interrupt_distributor *)gic_distributor_address;
	unsigned int *ptr = 0x0;

	/*  Save SGI,PPI enable status*/
	*pointer = id->enable.set[0];
	++pointer;
	/*  Save SGI,PPI priority status*/
	pointer = copy_words(pointer, id->priority, 8);
	/*  Save SGI,PPI target status*/
	pointer = copy_words(pointer, id->target, 8);
	/*  Save just the PPI configurations (SGIs are not configurable) */
	*pointer = id->configuration[1];
	++pointer;
	/*  Save SGI,PPI security status*/
	*pointer = id->security[0];
	++pointer;
#if 0
	/*
	 * Private peripheral interrupts need to be replayed on
	 * the destination cpu interface for consistency. This
	 * is the responsibility of the peripheral driver. When
	 * it sees a pending interrupt while saving its context
	 * it should record enough information to recreate the
	 * interrupt while restoring.
	 * We don't save the Pending/Active status and clear it
	 * so that it does not interfere when we are back.
	 */
	/*  Clear PPI pending status*/
	id->pending.clear[0] = 0xffffffff;
	id->active.clear[0] = 0xffffffff;
#endif
#if 1 
	/*  Save SGI,PPI pending status*/
	*pointer = id->pending.set[0];
	++pointer;
#endif
	/*
	 * IPIs are different and can be replayed just by saving
	 * and restoring the set/clear pending registers
	 */
	ptr = pointer;
	copy_words(pointer, id->sgi_set_pending, 4);
	pointer += 8; 

	/*
	 * Clear the pending SGIs on this cpuif so that they don't
	 * interfere with the wfi later on.
	 */
	copy_words(id->sgi_clr_pending, ptr, 4);


    
}

/*
 * Saves the shared parts of the distributor
 * Requires 1 word of memory, plus 20 words for each block of 32 SPIs (max 641 words)
 * Returns non-zero if an SPI interrupt is pending (after saving all required context)
 */
static void save_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)
{
	interrupt_distributor *id = (interrupt_distributor *)gic_distributor_address;
	unsigned num_spis, *saved_pending;

	/* Calculate how many SPIs the GIC supports */
	num_spis = 32 * (id->controller_type & 0x1f);

	/* TODO: add nonsecure stuff */

	/* Save rest of GIC configuration */
	if (num_spis) {
		pointer = copy_words(pointer, id->enable.set + 1, num_spis / 32);
		pointer = copy_words(pointer, id->priority + 8, num_spis / 4);
		pointer = copy_words(pointer, id->target + 8, num_spis / 4);
		pointer = copy_words(pointer, id->configuration + 2, num_spis / 16);
		pointer = copy_words(pointer, id->security + 1, num_spis / 32);
		saved_pending = pointer;
		pointer = copy_words(pointer, id->pending.set + 1, num_spis / 32);
	}

	/* Save control register */
	*pointer = id->control;
}
static void restore_gic_interface(u32 *pointer, unsigned long gic_interface_address)
{
	cpu_interface *ci = (cpu_interface *)gic_interface_address;

	/* TODO: add nonsecure stuff */

	ci->priority_mask = pointer[1];
	ci->binary_point = pointer[2];
	ci->aliased_binary_point = pointer[3];

	/* Restore control register last */
	ci->control = pointer[0];
}
static void restore_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)
{
	interrupt_distributor *id = (interrupt_distributor *)gic_distributor_address;
	unsigned tmp;
	//unsigned ctr, prev_val = 0, prev_ctr = 0;

	/* First disable the distributor so we can write to its config registers */
	tmp = id->control;
	id->control = 0;
	/* Restore SGI,PPI enable status*/
	id->enable.set[0] = *pointer;
	++pointer;
	/* Restore SGI,PPI priority  status*/
	copy_words(id->priority, pointer, 8);
	pointer += 8;
	/* Restore SGI,PPI target status*/
	copy_words(id->target, pointer, 8);
	pointer += 8;
	/* Restore just the PPI configurations (SGIs are not configurable) */
	id->configuration[1] = *pointer;
	++pointer;
	/* Restore SGI,PPI security status*/
	id->security[0] = *pointer;
	++pointer;
#if 0
	/*
	 * Clear active and  pending PPIs as they will be recreated by the
	 * peripiherals
	 */
	id->active.clear[0] = 0xffffffff;
	id->pending.clear[0] = 0xffffffff;
#endif
#if 1
	/*  Restore SGI,PPI pending status*/
	id->pending.set[0] = *pointer;
	++pointer;
#endif
	/*
	 * Restore pending SGIs
	 */
	copy_words(id->sgi_set_pending, pointer, 4);
	pointer += 4;

	id->control = tmp;
}
static void restore_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)
{
	interrupt_distributor *id = (interrupt_distributor *)gic_distributor_address;
	unsigned num_spis;
	int i, j;

	/* First disable the distributor so we can write to its config registers */
	id->control = 0;

	/* Calculate how many SPIs the GIC supports */
	num_spis = 32 * ((id->controller_type) & 0x1f);

	/* TODO: add nonsecure stuff */

	/* Restore rest of GIC configuration */
	if (num_spis) {
		copy_words(id->enable.set + 1, pointer, num_spis / 32);
		pointer += num_spis / 32;
		copy_words(id->priority + 8, pointer, num_spis / 4);
		pointer += num_spis / 4;
		copy_words(id->target + 8, pointer, num_spis / 4);
		pointer += num_spis / 4;
		copy_words(id->configuration + 2, pointer, num_spis / 16);
		pointer += num_spis / 16;
		copy_words(id->security + 1, pointer, num_spis / 32);
		pointer += num_spis / 32;
		copy_words(id->pending.set + 1, pointer, num_spis / 32);
		pointer += num_spis / 32;

		/* Set the pending bit for spm wakeup source that is edge triggerd */ 
		if (reg_read(SPM_SLEEP_ISR_RAW_STA) & WAKE_SRC_KP) {
			i = KP_IRQ_BIT_ID / GIC_PRIVATE_SIGNALS;
			j = KP_IRQ_BIT_ID % GIC_PRIVATE_SIGNALS;
			id->pending.set[i] |= (1 << j);
		}
		if (reg_read(SPM_SLEEP_ISR_RAW_STA) & WAKE_SRC_MD_WDT) {
			i = MD_WDT_IRQ_BIT_ID / GIC_PRIVATE_SIGNALS;
			j = MD_WDT_IRQ_BIT_ID % GIC_PRIVATE_SIGNALS;
			id->pending.set[i] |= (1 << j);
		}
		if (reg_read(SPM_SLEEP_ISR_RAW_STA) & WAKE_SRC_LOW_BAT) {
			i = LOWBATTERY_IRQ_BIT_ID / GIC_PRIVATE_SIGNALS;
			j = LOWBATTERY_IRQ_BIT_ID % GIC_PRIVATE_SIGNALS;
			id->pending.set[i] |= (1 << j);
		}
		if (reg_read(SPM_SLEEP_ISR_RAW_STA) & WAKE_SRC_WDT) {
			i = WDT_IRQ_BIT_ID / GIC_PRIVATE_SIGNALS;
			j = WDT_IRQ_BIT_ID % GIC_PRIVATE_SIGNALS;
			id->pending.set[i] |= (1 << j);
		}

	}

	/* We assume the I and F bits are set in the CPSR so that we will not respond to interrupts! */
	/* Restore control register */
	id->control = *pointer;
}


static void gic_cpu_save(void)
{
	save_gic_interface(gic_data_base()->gic_cpu_if_regs, GIC_CPU_BASE);
	/*
	 * TODO:
	 * Is it safe for the secondary cpu to save its context
	 * while the GIC distributor is on. Should be as its
	 * banked context and the cpu itself is the only one
	 * who can change it. Still have to consider cases e.g
	 * SGIs/Localtimers becoming pending.
	 */
	/* Save distributoer interface private context */
	save_gic_distributor_private(gic_data_base()->gic_dist_if_pvt_regs, GIC_DIST_BASE);
}

static void gic_dist_save(void)
{
	/* Save distributoer interface global context */
	save_gic_distributor_shared(gic_data_base()->gic_dist_if_regs, GIC_DIST_BASE); 
}

static void gic_dist_restore(void)
{
	/*restores the global context  */
	restore_gic_distributor_shared(gic_data_base()->gic_dist_if_regs, GIC_DIST_BASE);
}

void gic_cpu_restore(void)
{
	/*restores the private context  */
	restore_gic_distributor_private(gic_data_base()->gic_dist_if_pvt_regs, GIC_DIST_BASE);
	/* Restore GIC context */
	restore_gic_interface(gic_data_base()->gic_cpu_if_regs, GIC_CPU_BASE);
}

#endif //#if defined (USE_NEW_GIC_DRV)
/************************************************************************/

inline void cpu_ddvm(int set)
{
	__asm__ __volatile__ (
		"mrc p15, 0, r0, c1, c0, 1 	\n\t"
		"teq %0, #0 			\n\t"
		"orrne r0, #(1<<15) 		\n\t"
		"biceq r0, #(1<<15) 		\n\t"
		"mcr p15, 0, r0, c1, c0, 1 	\n\t"
		"dsb 				\n\t"
		:
		:"r"(set)
		:"r0", "cc");
}

static inline void cci_dvm_snoop_disable(void)
{
	register int val;

	//disable cpu dvm broadcast, to avoid CCI loopback the DVM message.
	//cpu_ddvm(1); 
	
#if 1 // !defined (CONFIG_MTK_FORCE_CLUSTER1)
	if (is_cpu_type(CA7_TYPEID)) {
		//able to issue dvm/snoop request from this interface?
		val = reg_read(CCI400_CA7_SNOOP_CTLR);
		val = _and(val, ~0x03);
		reg_write(CCI400_CA7_SNOOP_CTLR,  val);
		while (reg_read(CCI400_STATUS) & 0x1);

		
		/** CA7MCU BUS_CONFIG[4], Disable CA7 snoop function 
		 * (Snoop interface is inactive and no longer accepting requests.), 
		 * rg_acinactm	Prevent L2 memory from accepting any new request.
		 **/
		val = reg_read(CA7_BUS_CONFIG);
		val = _or(val, (1<<4));
		reg_write(CA7_BUS_CONFIG,  val);
	}
#endif //#if !defined (CONFIG_MTK_FORCE_CLUSTER1)

#if defined (CONFIG_MTK_FORCE_CLUSTER1)
	if ((cluster_id() == 0) && 
            (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID))) {
		//able to issue dvm/snoop request from this interface ?
		val = reg_read(CCI400_CA15L_SNOOP_CTLR);
		val = _and(val, ~0x03);
		reg_write(CCI400_CA15L_SNOOP_CTLR,  val);
		while (reg_read(CCI400_STATUS) & 0x1);
		
		//ACINACTM & AINACTS
		val = reg_read(CA15L_MISCDBG);
		val = _or(val, 0x11);
		reg_write(CA15L_MISCDBG,  val);
	}
#endif //#if defined (CONFIG_MTK_FORCE_CLUSTER1)
}

static inline void cci_dvm_snoop_enable(void)
{
	int val;
#if 1 //!defined (CONFIG_MTK_FORCE_CLUSTER1)
	if (is_cpu_type(CA7_TYPEID)) {
		/** CA7MCU BUS_CONFIG[4], Disable CA7 snoop function 
		 * (Snoop interface is inactive and no longer accepting requests.), 
		 * rg_acinactm	Prevent L2 memory from accepting any new request.
		 **/
		val = reg_read(CA7_BUS_CONFIG);
		val = _and(val, ~(1<<4));
		reg_write(CA7_BUS_CONFIG,  val);

		//able to issue dvm/snoop request from this interface?
		val = reg_read(CCI400_CA7_SNOOP_CTLR);
		val = _or(val, 0x3);
		reg_write(CCI400_CA7_SNOOP_CTLR,  val);
		while (reg_read(CCI400_STATUS) & 0x1);
		
	}
#endif //#if !defined (CONFIG_MTK_FORCE_CLUSTER1)

#if defined (CONFIG_MTK_FORCE_CLUSTER1)
	if ((cluster_id() == 0) && 
            (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID))) {
		//ACINACTM & AINACTS
		val = reg_read(CA15L_MISCDBG);
		val = _and(val, ~(0x11));
		reg_write(CA15L_MISCDBG,  val);

                if (CHIP_SW_VER_02 <= dormant_data[0].poc.chip_ver) {

                        //able to issue dvm/snoop request from this interface ?
                        val = reg_read(CCI400_CA15L_SNOOP_CTLR);
                        val = _or(val, 0x3);
                        reg_write(CCI400_CA15L_SNOOP_CTLR,  val);
                        while (reg_read(CCI400_STATUS) & 0x1);
                }
                else if (CHIP_SW_VER_01 <= dormant_data[0].poc.chip_ver) {
                        /* do nothing, since E1 bigcore has no snoop function */
                }
                
	}
#endif //#if defined (CONFIG_MTK_FORCE_CLUSTER1)

	//enable cpu dvm broadcast, to avoid CCI loopback the DVM message.
//	cpu_ddvm(0); 


}

DEFINE_SPINLOCK(ca7_l2rstd_lock);
DEFINE_SPINLOCK(ca15l_l2rstd_lock);

static inline void ca7_l2rstdisable(int flags)
{
        unsigned int read_back;
        int reg_val;

        spin_lock(&ca7_l2rstd_lock); //avoid MCDI racing on

        read_back = reg_read(CA7_CACHE_CONFIG);
        reg_val = _aor(read_back, ~L2RSTDISABLE, IS_DORMANT_INNER_OFF(flags) ? 0: L2RSTDISABLE ); 

        reg_write(CA7_CACHE_CONFIG, reg_val);
                
        if (GET_CLUSTER_DATA()->l2rstdisable_rfcnt++ == 0)
                GET_CLUSTER_DATA()->l2rstdisable = read_back & L2RSTDISABLE;

        spin_unlock(&ca7_l2rstd_lock);
}

static inline void ca15l_l2rstdisable(int flags)
{
        unsigned int read_back;
        int reg_val;

        spin_lock(&ca15l_l2rstd_lock); //avoid MCDI racing on 
        
        read_back = reg_read(CA15L_RST_CTL);
        reg_val = _aor(read_back, ~CA15L_L2RSTDISABLE_F, IS_DORMANT_INNER_OFF(flags) ? 0: CA15L_L2RSTDISABLE_F);

        reg_write(CA15L_RST_CTL, reg_val);
        
        if (GET_CLUSTER_DATA()->l2rstdisable_rfcnt++ == 0)
                GET_CLUSTER_DATA()->l2rstdisable = read_back & CA15L_L2RSTDISABLE_F;

        spin_unlock(&ca15l_l2rstd_lock);
}


static inline void ca7_l2rstdisable_restore(int flags) 
{
        unsigned int read_back;
        int reg_val;

        spin_lock(&ca7_l2rstd_lock); //avoid MCDI racing on 
        GET_CLUSTER_DATA()->l2rstdisable_rfcnt--;
        if (GET_CLUSTER_DATA()->l2rstdisable_rfcnt == 0) {
                read_back = reg_read(CA7_CACHE_CONFIG);
                reg_val = _aor(read_back, ~L2RSTDISABLE, GET_CLUSTER_DATA()->l2rstdisable);  //

                reg_write(CA7_CACHE_CONFIG, reg_val);
        }

        spin_unlock(&ca7_l2rstd_lock); //avoid MCDI racing on 
}
static inline void ca15l_l2rstdisable_restore(int flags)
{
        unsigned int read_back;
        int reg_val;

        spin_lock(&ca15l_l2rstd_lock); //avoid MCDI racing on 
        GET_CLUSTER_DATA()->l2rstdisable_rfcnt--;
        if (GET_CLUSTER_DATA()->l2rstdisable_rfcnt == 0) {
                read_back = reg_read(CA15L_RST_CTL);
                reg_val = _aor(read_back, ~CA15L_L2RSTDISABLE_F, GET_CLUSTER_DATA()->l2rstdisable);

                reg_write(CA15L_RST_CTL, reg_val);
        }
        spin_unlock(&ca15l_l2rstd_lock); //avoid MCDI racing on 
}

static inline unsigned int ca7_delayip_clock_on(int on)
{
	unsigned int read_back = reg_read(CA7_MCU_CONFIG);
	int reg_val = _aor(read_back, ~PD_SW_CG_EN, (on) ? PD_SW_CG_EN : 0);
	reg_write(CA7_MCU_CONFIG, reg_val);
	
	return reg_val;
}


/* cluster_save_context: */
static void mt_cluster_save(int flags)
{
	/***************************************/
        /* int cpuid, clusterid;	       */
	/* read_id(&cpuid, &clusterid);	       */
	/* BUG_ON(cpuid != 0);		       */
        /***************************************/


	if (is_cpu_type(CA7_TYPEID)) {
                if (!!IS_DORMANT_CPUSYS_OFF(flags)) {
                        /** to setup delayip clock force on, to avoid SRAM init failure **/
                        ca7_delayip_clock_on(1);
                }
                ca7_l2rstdisable(flags);
	} else if (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID)) {
		ca15l_l2rstdisable(flags);
	}
}

/* cluster_save_context: */
static void mt_cluster_restore(int flags)
{
	int cpuid, clusterid;


	/*************************************/
        /* if (flag != SHUTDOWN_MODE)	     */
	/* 	return;			     */
        /*************************************/

	read_id(&cpuid, &clusterid);


	if (is_cpu_type(CA7_TYPEID)) {
                if (!!IS_DORMANT_CPUSYS_OFF(flags))
                        ca7_delayip_clock_on(0);
		ca7_l2rstdisable_restore(flags);
	} else if (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID)) {
		ca15l_l2rstdisable_restore(flags);
	}
}

void mt_cpu_save(void)
{	
	core_context *core;
        cluster_context *cluster;
	unsigned int *ret;
        unsigned long dbg_base;
        unsigned int sleep_sta;
        int cpuid, clusterid;

	read_id(&cpuid, &clusterid);


	core = GET_CORE_DATA();

	ret = mt_save_generic_timer(core->timer_data, 0x0); 
	stop_generic_timer(); //disable timer irq, and upper layer should enable again.
	
	SENTINEL_CHECK(core->timer_data, ret);

	ret = save_pmu_context(core->pmu_data);
	SENTINEL_CHECK(core->pmu_data, ret);


	ret = save_vfp(core->vfp_data);
	SENTINEL_CHECK(core->vfp_data, ret);


	/** FIXME,
         * To restore preious backup context makeing MCDIed core geting inconsistent.
         * But to do a copy is not 100% right for Multi-core debuging or non-attached cores, 
         * which need to backup/restore itself.
         * However, SW is not able to aware of this 2 conditions.
         *
         * Right now, for 95, copy is prefered for internal debug usage.
         * And, save/restore is by cluster.
         **/
        if (is_cpu_type(CA7_TYPEID)) {
                sleep_sta = (spm_read(SPM_SLEEP_TIMER_STA) >> 16) & 0x0f;
                dbg_base = CA7_DBGAPB_BASE;
        } else { 
                sleep_sta = (spm_read(SPM_SLEEP_TIMER_STA) >> 20) & 0x0f;
                dbg_base = CA15L_DBGAPB_BASE;
        }
         
        if ((sleep_sta | (1<<cpuid)) == 0x0f) { // last core
                cluster = GET_CLUSTER_DATA();
                ret = mt_save_dbg_regs(cluster->dbg_data, dbg_base + cpuid*0x2000);
                SENTINEL_CHECK(cluster->dbg_data, ret);
        }
        else {
                /** do nothing **/
        }

        ret = mt_save_banked_registers(core->banked_regs);
	SENTINEL_CHECK(core->banked_regs, ret);
}

void mt_cpu_restore(void)
{
	core_context *core;
        cluster_context *cluster;
        unsigned long dbg_base;
        unsigned int sleep_sta;
        int cpuid, clusterid;

	read_id(&cpuid, &clusterid);
	

	core = GET_CORE_DATA();

        mt_restore_banked_registers(core->banked_regs);

        /** workaround for errata 828420 
         *  In a multi-cluster system, Cache Clean by MVA to PoC might not be correctly executed.
         **/
        if (is_cpu_type(CA17_TYPEID)) {
                /** Set bit[30] of the CPU diagnostic register (cp15,0,c15,c0,1).   
                 * Every Data Clean operation will transform to Data Clean Invalidate operation.
                 **/
                __asm__ __volatile__ (  
                        "mrc p15, 0, r0, c15, c0, 1 \n\t"
                        "orr r0, #(1<<30) \n\t"
                        "mcr p15, 0, r0, c15, c0, 1 \n\t"
                        :::"r0");
        }


	/** FIXME,
         * To restore preious backup context makeing MCDIed core geting inconsistent.
         * But to do a copy is not 100% right for Multi-core debuging or non-attached cores, 
         * which need to backup/restore itself.
         * However, SW is not able to aware of this 2 conditions.
         *
         * Right now, for 95, copy is prefered for internal debug usage.
         * And, save/restore is by cluster.
         **/
        if (is_cpu_type(CA7_TYPEID)) {
                sleep_sta = (spm_read(SPM_SLEEP_TIMER_STA) >> 16) & 0x0f;
                dbg_base = CA7_DBGAPB_BASE;
        } else { 
                sleep_sta = (spm_read(SPM_SLEEP_TIMER_STA) >> 20) & 0x0f;
                dbg_base = CA15L_DBGAPB_BASE;
        }
         
        sleep_sta = (sleep_sta | (1<<cpuid)); 

        if (sleep_sta == 0x0f) { // first core
                cluster = GET_CLUSTER_DATA();
                mt_restore_dbg_regs(cluster->dbg_data, dbg_base + cpuid*0x2000);
        }
        else {  //otherwise, do copy from anyone
                int any = __builtin_ffs(~sleep_sta) -1;
                mt_copy_dbg_regs(dbg_base, cpuid, any);
        }

        

	restore_vfp(core->vfp_data);
	
	restore_pmu_context(core->pmu_data);

	mt_restore_generic_timer(core->timer_data, 0x0);

}

void mt_platform_save_context(int flags)
{
	/* mcusys_save_context: */
	mt_cpu_save();
	mt_cluster_save(flags);

	if (IS_DORMANT_GIC_OFF(flags)) {
		//mt_gic_save_contex;
		gic_cpu_save();
		gic_dist_save();
	}

	/* infrasys_save_context: */
	/* misc_save_context; */

}


void mt_platform_restore_context(int flags)
{
	/* misc_restore_context: */
	/* infrasys_restore_context: */

	/* mcusys_restore_context: */
	mt_cluster_restore(flags);
	mt_cpu_restore();

	if (IS_DORMANT_GIC_OFF(flags)) {
		gic_dist_restore();
		gic_cpu_restore();
	}
}


/**
 * to workaound different behavior between 2 clusters about non-cacheable hit.
 **/
#define disable_dcache_safe(inner_off, BARRIER_AFTER_COP)					\
	__asm__ __volatile__ (						\
		"MRC p15,0,r0,c1,c0,0 	\n\t"				\
		"dsb			\n\t"				\
		"BIC r0,r0,#4		\n\t"				\
		"MCR p15,0,r0,c1,c0,0	\n\t"				\
		"dsb			\n\t"				\
		"isb			\n\t"				\
		/* Erratum:794322, An instruction fetch can be allocated into the L2 cache after the cache is disabled Status  */ \
		/* 	  This erratum can be avoided by inserting both of the following after the SCTLR.C bit is cleared to 0, and before the caches are cleaned or invalidated:  */ \
		/* 	  1) A TLBIMVA operation to any address.		 */ \
		/* 	  2) A DSB instruction.					 */ \
		"MCR p15,0,r0,c8,c7,1	\n\t"				\
		"dsb			\n\t"				\
									\
		/* flush LOUIS */					\
		"mrc     p15, 1, r0, c0, c0, 1           @ read clidr \n\t" \
		"ands    r3, r0, #0x7000000              @ extract loc from clidr \n\t"	\
		"mov     r3, r3, lsr #23                 @ left align loc bit field \n\t" \
		"beq     L1_finished                        @ if loc is 0, then no need to clean \n\t" \
		"mov     r10, #0                         @ start clean at cache level 1 \n\t" \
		"L1_loop1: \n\t"					\
		"add     r2, r10, r10, lsr #1            @ work out 3x current cache level \n\t" \
		"mov     r1, r0, lsr r2                  @ extract cache type bits from clidr \n\t" \
		"and     r1, r1, #7                      @ mask of the bits for current cache only \n\t" \
		"cmp     r1, #2                          @ see what cache we have at this level \n\t" \
		"blt     L1_skip                            @ skip if no cache, or just i-cache \n\t" \
		"mcr     p15, 2, r10, c0, c0, 0          @ select current cache level in cssr \n\t" \
		"isb                                     @ isb to sych the new cssr&csidr \n\t"	\
		"mrc     p15, 1, r1, c0, c0, 0           @ read the new csidr \n\t" \
		"and     r2, r1, #7                      @ extract the length of the cache lines \n\t" \
		"add     r2, r2, #4                      @ add 4 (line length offset) \n\t" \
		/* "ldr     r4, =0x3ff \n\t" */				\
		"mov	r4, #0x400 \n\t"				\
		"sub	r4, #1 \n\t"					\
		"ands    r4, r4, r1, lsr #3              @ find maximum number on the way size \n\t" \
		"clz     r5, r4                          @ find bit position of way size increment \n\t" \
		/* "ldr     r7, =0x7fff \n\t" */			\
		"mov	r7, #0x8000 \n\t"				\
		"sub	r7, #1 \n\t"					\
		"ands    r7, r7, r1, lsr #13             @ extract max number of the index size \n\t" \
		"L1_loop2: \n\t"					\
		"mov     r9, r4                          @ create working copy of max way size \n\t" \
		"L1_loop3: \n\t"					\
		"orr     r6, r10, r9, lsl r5            @ factor way and cache number into r6 \n\t" \
		"orr     r6, r6, r7, lsl r2            @ factor index number into r6 \n\t" \
		"mcr     p15, 0, r6, c7, c14, 2         @ clean & invalidate by set/way \n\t" \
		/* "mcr     p15, 0, r6, c7, c10, 2         @ clean by set/way \n\t"  */	\
		/* "mcr     p15, 0, r6, c7, c6, 2         @  invalidate by set/way \n\t" */ \
                BARRIER_AFTER_COP                                     \
		"subs    r9, r9, #1                      @ decrement the way \n\t" \
		"bge     L1_loop3 \n\t"					\
		"subs    r7, r7, #1                      @ decrement the index \n\t" \
		"bge     L1_loop2 \n\t"					\
		"L1_skip: \n\t"						\
		"@add     r10, r10, #2                    @ increment cache number \n\t" \
		"@cmp     r3, r10 \n\t"					\
		"@bgt     L1_loop1 \n\t"				\
		"L1_finished: \n\t"					\
		"mov     r10, #0                         @ swith back to cache level 0 \n\t" \
		"mcr     p15, 2, r10, c0, c0, 0          @ select current cache level in cssr \n\t" \
		"dsb \n\t"						\
		"isb \n\t"						\
									\
									\
		/* clean or flush L2 */					\
		"mrc     p15, 1, r0, c0, c0, 1           @ read clidr \n\t" \
		"isb \n\t"						\
		"ands    r3, r0, #0x7000000              @ extract loc from clidr \n\t"	\
		"mov     r3, r3, lsr #23                 @ left align loc bit field \n\t" \
		"beq     L2_cl_finished                        @ if loc is 0, then no need to clean \n\t" \
		"mov     r10, #2                         @ start clean at cache level 2 \n\t" \
		"L2_cl_loop1: \n\t"					\
		"add     r2, r10, r10, lsr #1            @ work out 3x current cache level \n\t" \
		"mov     r1, r0, lsr r2                  @ extract cache type bits from clidr \n\t" \
		"and     r1, r1, #7                      @ mask of the bits for current cache only \n\t" \
		"cmp     r1, #2                          @ see what cache we have at this level \n\t" \
		"blt     L2_cl_skip                            @ skip if no cache, or just i-cache \n\t" \
		"mcr     p15, 2, r10, c0, c0, 0          @ select current cache level in cssr \n\t" \
		"isb                                     @ isb to sych the new cssr&csidr \n\t"	\
		"mrc     p15, 1, r1, c0, c0, 0           @ read the new csidr \n\t" \
		"isb \n\t"						\
		"and     r2, r1, #7                      @ extract the length of the cache lines \n\t" \
		"add     r2, r2, #4                      @ add 4 (line length offset) \n\t" \
		/* "ldr     r4, =0x3ff \n\t" */				\
		"mov	r4, #0x400 \n\t"				\
		"sub	r4, #1 \n\t"					\
		"ands    r4, r4, r1, lsr #3              @ find maximum number on the way size \n\t" \
		"clz     r5, r4                          @ find bit position of way size increment \n\t" \
		/* "ldr     r7, =0x7fff \n\t" */			\
		"mov	r7, #0x8000 \n\t"				\
		"sub	r7, #1 \n\t"					\
		"ands    r7, r7, r1, lsr #13             @ extract max number of the index size \n\t" \
		"L2_cl_loop2: \n\t"					\
		"mov     r9, r4                          @ create working copy of max way size \n\t" \
		"L2_cl_loop3: \n\t"					\
		"orr     r6, r10, r9, lsl r5            @ factor way and cache number into r6 \n\t" \
		"orr     r6, r6, r7, lsl r2            @ factor index number into r6 \n\t" \
		"teq 	 %0, #0 							\n\t" \
		"mcreq     p15, 0, r6, c7, c10, 2         @ clean by set/way \n\t" \
		"mcrne     p15, 0, r6, c7, c14, 2         @ flush by set/way \n\t" \
                BARRIER_AFTER_COP                                     \
		"subs    r9, r9, #1                      @ decrement the way \n\t" \
		"bge     L2_cl_loop3 \n\t"				\
		"subs    r7, r7, #1                      @ decrement the index \n\t" \
		"bge     L2_cl_loop2 \n\t"				\
		"L2_cl_skip: \n\t"					\
		"@add     r10, r10, #2                    @ increment cache number \n\t" \
		"@cmp     r3, r10 \n\t"					\
		"@bgt     L2_cl_loop1 \n\t"				\
		"L2_cl_finished: \n\t"					\
		"mov     r10, #0                         @ swith back to cache level 0 \n\t" \
		"mcr     p15, 2, r10, c0, c0, 0          @ select current cache level in cssr \n\t" \
		"dsb \n\t"						\
		"isb \n\t"						\
		:							\
		: "r"(inner_off)					\
		:"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r9", "r10" );


#define _get_sp() ({ register void *SP asm("sp"); SP; })

int mt_cpu_dormant_reset(unsigned long flags)
{
	register int ret =1; //dormant abort

	int cpuid, clusterid;

#if defined(TSLOG_ENABLE)
        core_context *core = GET_CORE_DATA();
        TSLOG(core->timestamp[1], read_cntpct());
#endif

	read_id(&cpuid, &clusterid);

#if 1
        if (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID)) {
                if (!IS_DORMANT_INNER_OFF(flags)) {
                        __cpuc_flush_dcache_area(&dormant_data[0].poc,
                                                 sizeof(dormant_data[0].poc));
                        __cpuc_flush_dcache_area(_get_sp()-(64*4), 64*8);
#if 1
                        __asm__ __volatile__ (
                                "MRC p15,0,r0,c1,c0,0 	\n\t"
                                "dsb			\n\t"
                                "BIC r0,r0,#4		\n\t"
                                "MCR p15,0,r0,c1,c0,0	\n\t"
                                "dsb			\n\t"
                                "isb			\n\t"
                        
                                "mov  r0, #0 \n\t"
                                "MCR p15, 1, r0, c15, c14, 0    @; DCCIALL L1 \n\t"
                                "dsb \n\t"
                                "isb \n\t"
                               :
                                : "r"(dormant_data), "I"(sizeof(dormant_data))
                                :"r0");
#else
                        disable_dcache_safe(!!IS_DORMANT_INNER_OFF(flags), "\n\t");
#endif
                }
                else {
                        __asm__ __volatile__ (
                                "MRC p15,0,r0,c1,c0,0 	\n\t"
                                "dsb			\n\t"
                                "BIC r0,r0,#4		\n\t"
                                "MCR p15,0,r0,c1,c0,0	\n\t"
                                "dsb			\n\t"
                                "isb			\n\t"
                        
                                "mov  r0, #0 \n\t"
                                "MCR p15, 1, r0, c15, c14, 0    @; DCCIALL L1 \n\t"
                                "dsb \n\t"
                                "isb \n\t"
                                "mov  r0, #(1<<1) \n\t"
                                "MCR p15, 1, r0, c15, c14, 0    @; DCCIALL L2 \n\t"
                                "dsb \n\t"
                                "isb \n\t"
                                :
                                :
                                :"r0" );
                }       
                
        }
        /** ca7 **/
        else {
                if (!!IS_DORMANT_INNER_OFF(flags)) {
                        __disable_dcache__inner_flush_dcache_L1__inner_flush_dcache_L2();
                }
                else {
                        __cpuc_flush_dcache_area(&dormant_data[0].poc,
                                                 sizeof(dormant_data[0].poc));
                        __cpuc_flush_dcache_area(_get_sp()-64, 64*3);

                        __disable_dcache__inner_flush_dcache_L1();
                }
        }


#endif		
        /*** NOTIC!!
         * PLEASE BE REMINDED, 
         * 1) 
         * For the unknown reason of CA12,
         * SHOULE NOT have any cacheable data store after D$ disabled.
         * (to flush the location first before D$ disable may be a tricky workaround,
         *  but not approven.)
         *
         * 2)
         * For CA17, store while D$ disable is through to external memory,
         * thus SHOULD have flush by DCCIMVAC before store.
         ***/

#if defined(TSLOG_ENABLE)
        __cpuc_flush_dcache_area(core->timestamp, sizeof(core->timestamp));
        TSLOG(core->timestamp[2], read_cntpct());
        dsb();
#endif

	
        PCLOG(clusterid*4 + cpuid);	
	if ((unlikely(IS_DORMANT_BREAK_CHECK(flags)) &&
             unlikely(SPM_IS_CPU_IRQ_OCCUR(SPM_CORE_ID()))))
        {
		ret =  2; //dormant break       
		goto _break0;
	}
        
        PCLOG(clusterid*4 + cpuid);
	if (unlikely(IS_DORMANT_SNOOP_OFF(flags))) {
		// disable cpu core DVM broadcast
		cci_dvm_snoop_disable();
	}	

        PCLOG(clusterid*4 + cpuid);

	amp();  // switch to amp

	wfi(); //cpu shutdown, and resume with a 0 as return value.

#if 0    // debug only, 
        if (!(read_isr() & (0x7<<6))) {
                setup_mm_for_reboot();  //use idmap
                cpu_reset((long)cpu_resume);

                BUG();
        }
#endif
        

	smp(); // switch to smp

        PCLOG(clusterid*4 + cpuid);

	if (unlikely(IS_DORMANT_SNOOP_OFF(flags))) {
		cci_dvm_snoop_enable();
	}

_break0:

        PCLOG(clusterid*4 + cpuid);
        __enable_dcache();

        PCLOG(clusterid*4 + cpuid);
        
//_break1:

	return ret; //dormant abort
}

static int mt_cpu_dormant_abort(unsigned long flags)
{
	int cpuid, clusterid;

	read_id(&cpuid, &clusterid);


	/* restore l2rstdisable setting */
	if (is_cpu_type(CA7_TYPEID)) {
                if (!!IS_DORMANT_CPUSYS_OFF(flags))
                        ca7_delayip_clock_on(0);
		ca7_l2rstdisable_restore(flags);
	} else if (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID)) {
		ca15l_l2rstdisable_restore(flags);
	}

	// enable generic timer
	start_generic_timer();

        /* // unlock dbg oslock/dlock */
	/* write_dbgoslar(0); */
        /* isb(); */
	/* write_dbgosdlr(0); */
		
	return 0; 
}

/***************************************************************************/
/* /\*********************************					   */
/*  * cpuidle support 							   */
/*  **********************************\/				   */
/* static DEFINE_PER_CPU(struct cpuidle_device, mt_cpuidle_device);	   */
/* 									   */
/* static int mt_cpu_idle(struct cpuidle_device *dev,			   */
/* 		       struct cpuidle_driver *drv,			   */
/* 		       int index);					   */
/***************************************************************************/
#if !defined (__KERNEL__)
int cpu_pm_resume(void)
{
	return 0;
}

int cpu_pm_suspend(void)
{
	return 0;

}
#else //#if !defined (__KERNEL__)
int cpu_pm_resume(void) {  /* cpu_pm_exit() */;  return 0; }
int cpu_pm_suspend(void) {  /* cpu_pm_enter() */;  return 0; }

#endif //#if !defined (__KERNEL__)

unsigned long CA7_BUS_CONFIG_PHY;
unsigned long CA15L_MISDBG_PHY;
unsigned long CCI400_CA7_SNOOP_CTLR_PHY;
unsigned long CCI400_CA15L_SNOOP_CTLR_PHY;
unsigned long CCI400_STATUS_PHY;



#define NOMMU(a) (((a) & ~0xf0000000) | 0x10000000)
#define get_data_nommu(va)  \
        ({                                              \
                register int data;                      \
                register unsigned long pva = (unsigned long)(void *)(&(va)); \
                __asm__ __volatile__ (                  \
                        "adr r1, 1f 	\n\t"           \
                        "ldr r2, [r1]   \n\t"           \
                        "sub r2, %1, r2 \n\t"           \
                        "add r3, r1, r2	\n\t"           \
                        "ldr %0, [r3]  	\n\t"           \
                        "b 3f \n\t"                     \
                        "1: .long . \n\t"               \
                        "3: \n\t"                       \
                        :"=r"(data)                     \
                        : "r"(pva)                      \
                        : "r1", "r2", "r3");            \
                data;                                   \
        })

/** this wrapper, with supplemental function
 * 1. to enable CCI DVM/snoop request unconditionally,
 * 2. restore L2 SRAM latency
 * 3. ....
 * then finally jump to real cpu_resume.
 * 
 * NOTICE: 
 * 1. no stack usage. (thats' no no-prologue-epilogue, and no function call )
 * 2. 
 **/
__naked void cpu_resume_wrapper(void)
{
	register int val;
        unsigned long addr;

	/*************************************/
        /* //fixme, what is boot_cpu?	     */
	/* if (!unlikely(boot_cpu()))	     */
	/* 	goto start_resume;	     */
        /*************************************/

	/** 
	 * to enable CCI DVM/snoop request unconditionally,
	 **/
#if 1 //!defined (CONFIG_MTK_FORCE_CLUSTER1)
	if (likely(is_cpu_type(CA7_TYPEID))) {
		/** CA7MCU BUS_CONFIG[4], Disable CA7 snoop function 
		 * (Snoop interface is inactive and no longer accepting requests.), 
		 * rg_acinactm	Prevent L2 memory from accepting any new request.
		 **/
		addr = get_data_nommu(CA7_BUS_CONFIG_PHY);
                val = *(unsigned long *)addr;
		val = _and(val, ~(1<<4));
		*(unsigned long *)addr = val;

		//able to issue dvm/snoop request from this interface?
		addr = get_data_nommu(CCI400_CA7_SNOOP_CTLR_PHY);
                val = *(unsigned long *)addr;
		val = _or(val, 0x3);
                *(unsigned long *)addr = val;
                addr = get_data_nommu(CCI400_STATUS_PHY);
		while ((*(volatile unsigned long *)addr) & 0x1);
		
	}
#endif //#if !defined (CONFIG_MTK_FORCE_CLUSTER1)

#if defined (CONFIG_MTK_FORCE_CLUSTER1)
	if (likely((cluster_id() == 0) && 
                   (is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID)))) {
                register int ver;

                /** restore L2 SRAM latency :
                 * This register can only be written when the L2 memory system is 
                 * idle. ARM recommends that you write to this register after a 
                 * powerup reset before the MMU is enabled and before any AXI4 or 
                 * ACP traffic has begun.
                 *
                 **/
                val = get_data_nommu(dormant_data[0].poc.ca17_l2ctlr);
                if (val) {
                        val &= 0x3ffff; 
                        __asm__ __volatile__ (
                                "isb; dsb \n\t"
                                "mrc p15, 1, r0, c9, c0, 2 \n\t"
                                "dsb; isb \n\t"
                                "ubfx r0, r0, #18, #14 \n\t"
                                "orr r0, r0, %0 \n\t"
                                "mcr p15, 1, r0, c9, c0, 2 \n\t"
                                "dsb; isb \n\t"
                                :
                                :"r"(val)
                                :"r0");
                }

		//ACINACTM & AINACTS
		addr = get_data_nommu(CA15L_MISCDBG_PHY);
                val = *(unsigned long *)addr;
		val = _and(val, ~(0x11));
		*(unsigned long *)addr = val;
                
                ver = get_data_nommu(dormant_data[0].poc.chip_ver);
                if (CHIP_SW_VER_02 <= ver) {
                        //able to issue dvm/snoop request from this interface ?
                        addr = get_data_nommu(CCI400_CA15L_SNOOP_CTLR_PHY);
                        val = *(unsigned long *)addr;
                        val = _or(val, 0x3);
                        *(unsigned long *)addr = val;
                        addr = get_data_nommu(CCI400_STATUS_PHY);
                        while ((*(volatile unsigned long *)addr) & 0x1);
                }
                /******************************************/
                /* else if (CHIP_SW_VER_01 <= ver) { */
                /*         /\* do nothing *\/             */
                /* }                                      */
                /******************************************/

	}
#endif //#if defined (CONFIG_MTK_FORCE_CLUSTER1)

        //start_resume:
	// jump to cpu_resume()
	__asm__ __volatile__ (
		"adr r0, 1f 	\n\t"
		"ldr r2, [r0] \n\t"
                "sub r2, %0, r2 \n\t"
		"add r3, r0, r2	\n\t"
		"ldr r3, [r3]  	\n\t"
		"bx r3		\n\t"
		"1: 		\n\t"
		".long  . \n\t"
                :
                : "r" (&(dormant_data[0].poc.cpu_resume_phys))
                : "r0", "r2", "r3");
}


int mt_cpu_dormant(unsigned long flags)
{
	int ret;
	int cpuid, clusterid;
        static unsigned int dormant_count;
	core_context *core = GET_CORE_DATA();

        /* if (mt_dormant_initialized == 0) */
        /*         return MT_CPU_DORMANT_BYPASS; */


	read_id(&cpuid, &clusterid);

        dormant_count++;
#if defined(TSLOG_ENABLE)
        if ((core->count & 0x01ff) == 0) 
                CPU_DORMANT_INFO("dormant(%d) flags:%x start (cluster/cpu:%d/%d) !\n", 
                                 dormant_count, flags, clusterid, cpuid);
#endif

	// debug purpose, just bypass
	if (DEBUG_DORMANT_BYPASS || debug_dormant_bypass == 1)
		return MT_CPU_DORMANT_BYPASS;



        TSLOG(core->timestamp[0], read_cntpct());
        core->count++;

	BUG_ON(!irqs_disabled());




	/* set reset vector */
	if (unlikely(IS_DORMANT_SNOOP_OFF(flags))) {
		/** to workaround :
		 * what CCI400 needs to enable snoop request before any DVM message broadcasting.
		 **/
		dormant_data[0].poc.cpu_resume_phys = (void (*)(void))(long)virt_to_phys(cpu_resume);
		mt_smp_set_boot_addr(virt_to_phys(cpu_resume_wrapper), clusterid*4+cpuid);

	}
	else {
		mt_smp_set_boot_addr(virt_to_phys(cpu_resume), clusterid*4+cpuid);
	}

	// for cpu_pm callback
	if (cpu_pm_suspend()) {
		ret = MT_CPU_DORMANT_BREAK_V(CPU_PM_BREAK);
		goto _back;
	}

	// dormant break
	if (IS_DORMANT_BREAK_CHECK(flags) && 
	    SPM_IS_CPU_IRQ_OCCUR(SPM_CORE_ID())) {
		ret = MT_CPU_DORMANT_BREAK_V(IRQ_PENDING_1);
		goto _back;
	}

	//
	mt_platform_save_context(flags);


	// dormant break
	if (IS_DORMANT_BREAK_CHECK(flags) && 
	    SPM_IS_CPU_IRQ_OCCUR(SPM_CORE_ID())) {
		mt_cpu_dormant_abort(flags);
		ret = MT_CPU_DORMANT_BREAK_V(IRQ_PENDING_2);
		goto _back;
	}

	// cpu power down and cpu reset flow with idmap. 
	ret = cpu_suspend(flags, mt_cpu_dormant_reset);

        TSLOG(core->timestamp[3], read_cntpct());
		
	switch (ret) {
	case 0: // back from dormant reset
                local_fiq_enable();  /** cpu reset mask F-bit, but nobody clear that **/
		mt_platform_restore_context(flags);
#ifdef CONFIG_MTK_ETM
                trace_start_dormant();
#endif    
                core->rst++;
		ret = MT_CPU_DORMANT_RESET;
		break;

	case 1: // back from dormant abort,
		mt_cpu_dormant_abort(flags);
                core->abt++;
		ret = MT_CPU_DORMANT_ABORT;
		break;
		
	default: // back from dormant break, do nothing for return
	case 2:
		mt_cpu_dormant_abort(flags);
                core->brk++;
		ret = MT_CPU_DORMANT_BREAK_V(IRQ_PENDING_3);
		break;
	}

        cpu_pm_resume();

_back:

        TSLOG(core->timestamp[4], read_cntpct());

#if defined(TSLOG_ENABLE)
        if (MT_CPU_DORMANT_BREAK & ret)
                CPU_DORMANT_INFO("dormant BREAK(%x) !! \n\t", ret);
        if (MT_CPU_DORMANT_ABORT & ret)
                CPU_DORMANT_INFO("dormant ABORT(%x) !! \n\t", ret);

        if ((_IS_DORMANT_SET(flags, DORMANT_CPUSYS_OFF))
            || (core->count & 0x01ff) == 0) {
                CPU_DORMANT_INFO("dormant(flags:%x) (ret:%x) (core:%d/%d) cnt:%d, rst:%d, abt:%d, brk:%d\n",
                                 flags, ret, clusterid, cpuid, 
                                 core->count, core->rst, core->abt, core->brk);
                CPU_DORMANT_INFO("dormant timing: %llu, %llu, %llu, %llu, %llu\n",
                                 core->timestamp[0],
                                 core->timestamp[1],
                                 core->timestamp[2],
                                 core->timestamp[3],
                                 core->timestamp[4]);
        }       
#endif

	return ret & 0x0ff;

}


#if defined (CONFIG_OF)
static int mt_dormant_dts_map(void)
{
        struct device_node *node;
        struct resource r;


        /* dbgapb */
        node = of_find_compatible_node(NULL, NULL, DBGAPB_NODE);
        if (!node) 
        {
                CPU_DORMANT_INFO("error: cannot find node " DBGAPB_NODE); 
                BUG();
        }
        ca7_dbgapb_base = of_iomap(node, 0);
        if(!ca7_dbgapb_base) {
                CPU_DORMANT_INFO("error: cannot iomap 0 " DBGAPB_NODE);
                BUG();
        }

        ca15l_dbgapb_base = of_iomap(node, 4);
        if(!ca15l_dbgapb_base) {
                CPU_DORMANT_INFO("error: cannot iomap 4 " DBGAPB_NODE);
                BUG();
        }

        /* mcucfg */
        node = of_find_compatible_node(NULL, NULL, MCUCFG_NODE);
        if (!node) 
        {
                CPU_DORMANT_INFO("error: cannot find node " MCUCFG_NODE); 
                BUG();
        }
        mcucfg_base = of_iomap(node, 0);
        if(!mcucfg_base) {
                CPU_DORMANT_INFO("error: cannot iomap " MCUCFG_NODE);
                BUG();
        }
        if (of_address_to_resource(node, 0, &r)) {
                CPU_DORMANT_INFO("error: cannot get phys addr" MCUCFG_NODE);
                BUG();
        }
        CA7_BUS_CONFIG_PHY = r.start + 0x100 + 0x1c;
        CA15L_MISDBG_PHY = r.start + 0x200 + 0x0c;
        

        /* cci400 */
        node = of_find_compatible_node(NULL, NULL, CCI400_NODE);
        if (!node) 
        {
                CPU_DORMANT_INFO("error: cannot find node " CCI400_NODE); 
                BUG();
        }
        cci400_base = of_iomap(node, 0);
        if(!cci400_base) {
                CPU_DORMANT_INFO("error: cannot iomap " CCI400_NODE);
                BUG();
        }
        if (of_address_to_resource(node, 0, &r)) {
                CPU_DORMANT_INFO("error: cannot get phys addr" CCI400_NODE);
                BUG();
        }
        CCI400_CA7_SNOOP_CTLR_PHY = r.start + 0x5000;
        CCI400_CA15L_SNOOP_CTLR_PHY = r.start + 0x4000;
        CCI400_STATUS_PHY = r.start + 0x0C;


        /* infracfg_ao */
        node = of_find_compatible_node(NULL, NULL, INFRACFG_AO_NODE);
        if (!node) 
        {
                CPU_DORMANT_INFO("error: cannot find node " INFRACFG_AO_NODE); 
                BUG();
        }
        infracfg_ao_base = of_iomap(node, 0);
        if(!infracfg_ao_base) {
                CPU_DORMANT_INFO("error: cannot iomap " INFRACFG_AO_NODE);
                BUG();
        }

        /* gic */
        node = of_find_compatible_node(NULL, NULL, GIC_NODE);
        if (!node) 
        {
                CPU_DORMANT_INFO("error: cannot find node " GIC_NODE); 
                BUG();
        }
        gic_dist_base = of_iomap(node, 0);
        gic_cpu_base = of_iomap(node, 1);
        if(!gic_dist_base || !gic_cpu_base) {
                CPU_DORMANT_INFO("error: cannot iomap " GIC_NODE);
                BUG();
        }
    
        of_node_put(node);

        CPU_DORMANT_INFO("dts map: %lx %lx %lx %lx %lx %lx %lx\n\n", 
             ca7_dbgapb_base, ca15l_dbgapb_base, mcucfg_base,
             cci400_base, infracfg_ao_base, gic_dist_base, gic_cpu_base); 

        CPU_DORMANT_INFO("dts map: %lx %lx %lx %lx %lx \n\n", 
             CA7_BUS_CONFIG_PHY,
             CA15L_MISDBG_PHY, 
             CCI400_CA7_SNOOP_CTLR_PHY,
             CCI400_CA15L_SNOOP_CTLR_PHY,
             CCI400_STATUS_PHY);
     
        return 0;
}       
#else
static int mt_dormant_dts_map(void) {return 0; }
#endif

int mt_cpu_dormant_init(void)
{
	int cpuid, clusterid;
	read_id(&cpuid, &clusterid);

        if (mt_dormant_initialized == 1)
                return 0;

        //map base address
        mt_dormant_dts_map();

        sleep_aee_rec_cpu_dormant_va = dormant_data[0].poc.cpu_dormant_aee_rr_rec = aee_rr_rec_cpu_dormant();
        sleep_aee_rec_cpu_dormant = (unsigned long *)(unsigned long)virt_to_phys(sleep_aee_rec_cpu_dormant_va);

	//set Boot ROM power-down control to power down
	reg_write(BOOTROM_PWR_CTRL, reg_read(BOOTROM_PWR_CTRL) | 0x80000000);

	// init dormant_data
        dormant_data[0].poc.chip_ver = mt_get_chip_sw_ver();

        dormant_data[0].cluster[0].l2rstdisable_rfcnt = 0;
        dormant_data[0].cluster[1].l2rstdisable_rfcnt = 0;

        if (likely(is_cpu_type(CA17_TYPEID) || is_cpu_type(CA12_TYPEID))) {
                /** backup L2 SRAM latency :
                 **/
                __asm__ __volatile__(
                        "mrc p15, 1, %0, c9, c0, 2 \n\t" 
                        "isb \n\t"
                        "dsb \n\t"
                        : "=r" (dormant_data[0].poc.ca17_l2ctlr)
                        ::"memory");
                        
                CPU_DORMANT_INFO("dormant init (cluster/cpu:%d/%d), l2ctlr(%x) !\n", 
                                 clusterid, cpuid, dormant_data[0].poc.ca17_l2ctlr);
        }       

#if defined (USE_NEW_GIC_DRV)
#if !defined(CONFIG_CPU_PM) || !defined(CONFIG_ARM_GIC)
	mt_gic_init_bases();
#endif //#if !defined(CONFIG_CPU_PM) || !defined(CONFIG_ARM_GIC)
#endif //#if defined (USE_NEW_GIC_DRV)


        mt_dormant_initialized = 1;

}


int mt_cpu_dormant_ready(void)
{
        extern void __iomem *cpuxgpt_regs;
        
        return (mt_dormant_initialized == 1); // && (cpuxgpt_regs!=0));
}



#if defined (MT_DORMANT_UT)
volatile int mt_cpu_dormant_test_mode = (
	CPU_DORMANT_MODE | 
	0
	);
int mt_cpu_dormant_test(void)
{
	return mt_cpu_dormant(mt_cpu_dormant_test_mode);
}

void mt_cpu_dormant_init_test(void)
{

	mt_cpu_dormant_init();

	arm_pm_idle = mt_cpu_dormant_test;

}

late_initcall(mt_cpu_dormant_init_test);
#endif //#if defined (MT_DORMANT_UT)


