// Seed: 2700076377
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    output uwire id_6,
    input wor id_7,
    input wand id_8,
    output tri0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    output tri id_14,
    input wire id_15,
    input uwire id_16,
    output wand id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri id_20,
    input wor id_21,
    output supply1 id_22
);
  assign id_12 = 1'h0;
  assign id_6  = id_8 - 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0
  );
endmodule
