 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 09:40:09 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          8.71
  Critical Path Slack:           1.22
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      70361
  Leaf Cell Count:              34101
  Buf/Inv Cell Count:            3454
  Buf Cell Count:                 669
  Inv Cell Count:                2785
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:     26667
  Sequential Cell Count:         7434
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    76088.680530
  Noncombinational Area: 49401.273447
  Buf/Inv Area:           5806.682172
  Total Buffer Area:          1555.87
  Total Inverter Area:        4250.81
  Macro/Black Box Area:      0.000000
  Net Area:              71893.938393
  Net XLength        :      393006.72
  Net YLength        :      459420.25
  -----------------------------------
  Cell Area:            125489.953977
  Design Area:          197383.892370
  Net Length        :       852427.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         40032
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.65
  -----------------------------------------
  Overall Compile Time:                8.97
  Overall Compile Wall Clock Time:    10.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
